!Device
manufacturer: Freescale Semiconductor, Inc.
part_number: MKW20Z4
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: FTFA_FlashConfig
  description: Flash configuration field
  base_addr: 0x400
  size: 0xe
  registers:
  - !Register
    name: BACKKEY3
    addr: 0x400
    size_bits: 8
    description: Backdoor Comparison Key 3.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY2
    addr: 0x401
    size_bits: 8
    description: Backdoor Comparison Key 2.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY1
    addr: 0x402
    size_bits: 8
    description: Backdoor Comparison Key 1.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY0
    addr: 0x403
    size_bits: 8
    description: Backdoor Comparison Key 0.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY7
    addr: 0x404
    size_bits: 8
    description: Backdoor Comparison Key 7.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY6
    addr: 0x405
    size_bits: 8
    description: Backdoor Comparison Key 6.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY5
    addr: 0x406
    size_bits: 8
    description: Backdoor Comparison Key 5.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY4
    addr: 0x407
    size_bits: 8
    description: Backdoor Comparison Key 4.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT3
    addr: 0x408
    size_bits: 8
    description: Non-volatile P-Flash Protection 1 - Low Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT2
    addr: 0x409
    size_bits: 8
    description: Non-volatile P-Flash Protection 1 - High Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT1
    addr: 0x40a
    size_bits: 8
    description: Non-volatile P-Flash Protection 0 - Low Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT0
    addr: 0x40b
    size_bits: 8
    description: Non-volatile P-Flash Protection 0 - High Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSEC
    addr: 0x40c
    size_bits: 8
    description: Non-volatile Flash Security Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: SEC
      bit_offset: 0
      bit_width: 2
      description: Flash Security
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: FSLACC
      bit_offset: 2
      bit_width: 2
      description: Freescale Failure Analysis Access Code
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: MEEN
      bit_offset: 4
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: KEYEN
      bit_offset: 6
      bit_width: 2
      description: Backdoor Key Security Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
  - !Register
    name: FOPT
    addr: 0x40d
    size_bits: 8
    description: Non-volatile Flash Option Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: LPBOOT0
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: NMI_DIS
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: RESET_PIN_CFG
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: LPBOOT1
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: FAST_INIT
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
- !Module
  name: DMA
  description: DMA Controller
  base_addr: 0x40008000
  size: 0x140
  registers:
  - !Register
    name: SAR0
    addr: 0x40008100
    size_bits: 32
    description: Source Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: SAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAR0
    addr: 0x40008104
    size_bits: 32
    description: Destination Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: DAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSR_BCR0
    addr: 0x40008108
    size_bits: 32
    description: DMA Status Register / Byte Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BCR
      bit_offset: 0
      bit_width: 24
      description: BCR
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 24
      bit_width: 1
      description: Transactions Done
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSY
      bit_offset: 25
      bit_width: 1
      description: Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQ
      bit_offset: 26
      bit_width: 1
      description: Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BED
      bit_offset: 28
      bit_width: 1
      description: Bus Error on Destination
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BES
      bit_offset: 29
      bit_width: 1
      description: Bus Error on Source
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CE
      bit_offset: 30
      bit_width: 1
      description: Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DSR0
    addr: 0x4000810b
    size_bits: 8
    description: DMA_DSR0 register.
    read_allowed: true
    write_allowed: true
  - !Register
    name: DCR0
    addr: 0x4000810c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCH2
      bit_offset: 0
      bit_width: 2
      description: Link Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LCH1
      bit_offset: 2
      bit_width: 2
      description: Link Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LINKCC
      bit_offset: 4
      bit_width: 2
      description: Link Channel Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: D_REQ
      bit_offset: 7
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMOD
      bit_offset: 8
      bit_width: 4
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SMOD
      bit_offset: 12
      bit_width: 4
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: START
      bit_offset: 16
      bit_width: 1
      description: Start Transfer
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSIZE
      bit_offset: 17
      bit_width: 2
      description: Destination Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DINC
      bit_offset: 19
      bit_width: 1
      description: Destination Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIZE
      bit_offset: 20
      bit_width: 2
      description: Source Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SINC
      bit_offset: 22
      bit_width: 1
      description: Source Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EADREQ
      bit_offset: 23
      bit_width: 1
      description: Enable asynchronous DMA requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AA
      bit_offset: 28
      bit_width: 1
      description: Auto-align
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CS
      bit_offset: 29
      bit_width: 1
      description: Cycle Steal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ
      bit_offset: 30
      bit_width: 1
      description: Enable Peripheral Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EINT
      bit_offset: 31
      bit_width: 1
      description: Enable Interrupt on Completion of Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SAR1
    addr: 0x40008110
    size_bits: 32
    description: Source Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: SAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAR1
    addr: 0x40008114
    size_bits: 32
    description: Destination Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: DAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSR_BCR1
    addr: 0x40008118
    size_bits: 32
    description: DMA Status Register / Byte Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BCR
      bit_offset: 0
      bit_width: 24
      description: BCR
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 24
      bit_width: 1
      description: Transactions Done
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSY
      bit_offset: 25
      bit_width: 1
      description: Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQ
      bit_offset: 26
      bit_width: 1
      description: Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BED
      bit_offset: 28
      bit_width: 1
      description: Bus Error on Destination
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BES
      bit_offset: 29
      bit_width: 1
      description: Bus Error on Source
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CE
      bit_offset: 30
      bit_width: 1
      description: Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DSR1
    addr: 0x4000811b
    size_bits: 8
    description: DMA_DSR1 register.
    read_allowed: true
    write_allowed: true
  - !Register
    name: DCR1
    addr: 0x4000811c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCH2
      bit_offset: 0
      bit_width: 2
      description: Link Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LCH1
      bit_offset: 2
      bit_width: 2
      description: Link Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LINKCC
      bit_offset: 4
      bit_width: 2
      description: Link Channel Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: D_REQ
      bit_offset: 7
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMOD
      bit_offset: 8
      bit_width: 4
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SMOD
      bit_offset: 12
      bit_width: 4
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: START
      bit_offset: 16
      bit_width: 1
      description: Start Transfer
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSIZE
      bit_offset: 17
      bit_width: 2
      description: Destination Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DINC
      bit_offset: 19
      bit_width: 1
      description: Destination Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIZE
      bit_offset: 20
      bit_width: 2
      description: Source Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SINC
      bit_offset: 22
      bit_width: 1
      description: Source Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EADREQ
      bit_offset: 23
      bit_width: 1
      description: Enable asynchronous DMA requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AA
      bit_offset: 28
      bit_width: 1
      description: Auto-align
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CS
      bit_offset: 29
      bit_width: 1
      description: Cycle Steal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ
      bit_offset: 30
      bit_width: 1
      description: Enable Peripheral Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EINT
      bit_offset: 31
      bit_width: 1
      description: Enable Interrupt on Completion of Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SAR2
    addr: 0x40008120
    size_bits: 32
    description: Source Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: SAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAR2
    addr: 0x40008124
    size_bits: 32
    description: Destination Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: DAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSR_BCR2
    addr: 0x40008128
    size_bits: 32
    description: DMA Status Register / Byte Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BCR
      bit_offset: 0
      bit_width: 24
      description: BCR
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 24
      bit_width: 1
      description: Transactions Done
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSY
      bit_offset: 25
      bit_width: 1
      description: Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQ
      bit_offset: 26
      bit_width: 1
      description: Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BED
      bit_offset: 28
      bit_width: 1
      description: Bus Error on Destination
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BES
      bit_offset: 29
      bit_width: 1
      description: Bus Error on Source
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CE
      bit_offset: 30
      bit_width: 1
      description: Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DSR2
    addr: 0x4000812b
    size_bits: 8
    description: DMA_DSR2 register.
    read_allowed: true
    write_allowed: true
  - !Register
    name: DCR2
    addr: 0x4000812c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCH2
      bit_offset: 0
      bit_width: 2
      description: Link Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LCH1
      bit_offset: 2
      bit_width: 2
      description: Link Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LINKCC
      bit_offset: 4
      bit_width: 2
      description: Link Channel Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: D_REQ
      bit_offset: 7
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMOD
      bit_offset: 8
      bit_width: 4
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SMOD
      bit_offset: 12
      bit_width: 4
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: START
      bit_offset: 16
      bit_width: 1
      description: Start Transfer
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSIZE
      bit_offset: 17
      bit_width: 2
      description: Destination Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DINC
      bit_offset: 19
      bit_width: 1
      description: Destination Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIZE
      bit_offset: 20
      bit_width: 2
      description: Source Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SINC
      bit_offset: 22
      bit_width: 1
      description: Source Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EADREQ
      bit_offset: 23
      bit_width: 1
      description: Enable asynchronous DMA requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AA
      bit_offset: 28
      bit_width: 1
      description: Auto-align
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CS
      bit_offset: 29
      bit_width: 1
      description: Cycle Steal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ
      bit_offset: 30
      bit_width: 1
      description: Enable Peripheral Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EINT
      bit_offset: 31
      bit_width: 1
      description: Enable Interrupt on Completion of Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SAR3
    addr: 0x40008130
    size_bits: 32
    description: Source Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: SAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAR3
    addr: 0x40008134
    size_bits: 32
    description: Destination Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: DAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSR_BCR3
    addr: 0x40008138
    size_bits: 32
    description: DMA Status Register / Byte Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BCR
      bit_offset: 0
      bit_width: 24
      description: BCR
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 24
      bit_width: 1
      description: Transactions Done
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSY
      bit_offset: 25
      bit_width: 1
      description: Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQ
      bit_offset: 26
      bit_width: 1
      description: Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BED
      bit_offset: 28
      bit_width: 1
      description: Bus Error on Destination
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BES
      bit_offset: 29
      bit_width: 1
      description: Bus Error on Source
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CE
      bit_offset: 30
      bit_width: 1
      description: Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DSR3
    addr: 0x4000813b
    size_bits: 8
    description: DMA_DSR3 register.
    read_allowed: true
    write_allowed: true
  - !Register
    name: DCR3
    addr: 0x4000813c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCH2
      bit_offset: 0
      bit_width: 2
      description: Link Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LCH1
      bit_offset: 2
      bit_width: 2
      description: Link Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LINKCC
      bit_offset: 4
      bit_width: 2
      description: Link Channel Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: D_REQ
      bit_offset: 7
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMOD
      bit_offset: 8
      bit_width: 4
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SMOD
      bit_offset: 12
      bit_width: 4
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: START
      bit_offset: 16
      bit_width: 1
      description: Start Transfer
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSIZE
      bit_offset: 17
      bit_width: 2
      description: Destination Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DINC
      bit_offset: 19
      bit_width: 1
      description: Destination Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIZE
      bit_offset: 20
      bit_width: 2
      description: Source Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SINC
      bit_offset: 22
      bit_width: 1
      description: Source Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EADREQ
      bit_offset: 23
      bit_width: 1
      description: Enable asynchronous DMA requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AA
      bit_offset: 28
      bit_width: 1
      description: Auto-align
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CS
      bit_offset: 29
      bit_width: 1
      description: Cycle Steal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ
      bit_offset: 30
      bit_width: 1
      description: Enable Peripheral Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EINT
      bit_offset: 31
      bit_width: 1
      description: Enable Interrupt on Completion of Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FTFA
  description: Flash Memory Interface
  base_addr: 0x40020000
  size: 0x2c
  registers:
  - !Register
    name: FSTAT
    addr: 0x40020000
    size_bits: 8
    description: Flash Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MGSTAT0
      bit_offset: 0
      bit_width: 1
      description: Memory Controller Command Completion Status Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: FPVIOL
      bit_offset: 4
      bit_width: 1
      description: Flash Protection Violation Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACCERR
      bit_offset: 5
      bit_width: 1
      description: Flash Access Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDCOLERR
      bit_offset: 6
      bit_width: 1
      description: Flash Read Collision Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCIF
      bit_offset: 7
      bit_width: 1
      description: Command Complete Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FCNFG
    addr: 0x40020001
    size_bits: 8
    description: Flash Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERSSUSP
      bit_offset: 4
      bit_width: 1
      description: Erase Suspend
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERSAREQ
      bit_offset: 5
      bit_width: 1
      description: Erase All Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDCOLLIE
      bit_offset: 6
      bit_width: 1
      description: Read Collision Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCIE
      bit_offset: 7
      bit_width: 1
      description: Command Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FSEC
    addr: 0x40020002
    size_bits: 8
    description: Flash Security Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SEC
      bit_offset: 0
      bit_width: 2
      description: Flash Security
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FSLACC
      bit_offset: 2
      bit_width: 2
      description: Factory Security Level Access Code
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: MEEN
      bit_offset: 4
      bit_width: 2
      description: Mass Erase Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: KEYEN
      bit_offset: 6
      bit_width: 2
      description: Backdoor Key Security Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FOPT
    addr: 0x40020003
    size_bits: 8
    description: Flash Option Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OPT
      bit_offset: 0
      bit_width: 8
      description: Nonvolatile Option
      read_allowed: true
      write_allowed: false
  - !Register
    name: FACSS
    addr: 0x40020028
    size_bits: 8
    description: Flash Access Segment Size Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SGSIZE
      bit_offset: 0
      bit_width: 8
      description: Segment Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: FACSN
    addr: 0x4002002b
    size_bits: 8
    description: Flash Access Segment Number Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: NUMSG
      bit_offset: 0
      bit_width: 8
      description: Number of Segments Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        32: '100000'
        40: '101000'
        64: '1000000'
  - !Register
    name: FCCOB3
    addr: 0x40020004
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB2
    addr: 0x40020005
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB1
    addr: 0x40020006
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB0
    addr: 0x40020007
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB7
    addr: 0x40020008
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB6
    addr: 0x40020009
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB5
    addr: 0x4002000a
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB4
    addr: 0x4002000b
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOBB
    addr: 0x4002000c
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOBA
    addr: 0x4002000d
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB9
    addr: 0x4002000e
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB8
    addr: 0x4002000f
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FPROT3
    addr: 0x40020010
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT2
    addr: 0x40020011
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT1
    addr: 0x40020012
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT0
    addr: 0x40020013
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH3
    addr: 0x40020018
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH2
    addr: 0x40020019
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH1
    addr: 0x4002001a
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH0
    addr: 0x4002001b
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL3
    addr: 0x4002001c
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL2
    addr: 0x4002001d
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL1
    addr: 0x4002001e
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL0
    addr: 0x4002001f
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH3
    addr: 0x40020020
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH2
    addr: 0x40020021
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH1
    addr: 0x40020022
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH0
    addr: 0x40020023
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL3
    addr: 0x40020024
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL2
    addr: 0x40020025
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL1
    addr: 0x40020026
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL0
    addr: 0x40020027
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: DMAMUX0
  description: DMA channel multiplexor
  base_addr: 0x40021000
  size: 0x4
  registers:
  - !Register
    name: CHCFG0
    addr: 0x40021000
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        40: '40'
        42: '42'
        45: '45'
        47: '47'
        49: '49'
        50: '50'
        51: '51'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG1
    addr: 0x40021001
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        40: '40'
        42: '42'
        45: '45'
        47: '47'
        49: '49'
        50: '50'
        51: '51'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG2
    addr: 0x40021002
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        40: '40'
        42: '42'
        45: '45'
        47: '47'
        49: '49'
        50: '50'
        51: '51'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG3
    addr: 0x40021003
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        40: '40'
        42: '42'
        45: '45'
        47: '47'
        49: '49'
        50: '50'
        51: '51'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TRNG0
  description: RNG
  base_addr: 0x40029000
  size: 0xf8
  registers:
  - !Register
    name: TRNG0_MCTL
    addr: 0x40029000
    size_bits: 32
    description: RNG Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x12001
    fields:
    - !Field
      name: SAMP_MODE
      bit_offset: 0
      bit_width: 2
      description: Sample Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: OSC_DIV
      bit_offset: 2
      bit_width: 2
      description: Oscillator Divide
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: UNUSED
      bit_offset: 4
      bit_width: 1
      description: This bit is unused but write-able. Must be left as zero.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRNG_ACC
      bit_offset: 5
      bit_width: 1
      description: TRNG Access Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_DEF
      bit_offset: 6
      bit_width: 1
      description: Reset Defaults
      read_allowed: false
      write_allowed: true
    - !Field
      name: FOR_SCLK
      bit_offset: 7
      bit_width: 1
      description: Force System Clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCT_FAIL
      bit_offset: 8
      bit_width: 1
      description: 'Read only: Frequency Count Fail'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FCT_VAL
      bit_offset: 9
      bit_width: 1
      description: 'Read only: Frequency Count Valid. Indicates that a valid frequency
        count may be read from FRQCNT.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENT_VAL
      bit_offset: 10
      bit_width: 1
      description: 'Read only: Entropy Valid'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TST_OUT
      bit_offset: 11
      bit_width: 1
      description: 'Read only: Test point inside ring oscillator.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR
      bit_offset: 12
      bit_width: 1
      description: 'Read: Error status'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTOP_OK
      bit_offset: 13
      bit_width: 1
      description: TRNG_OK_TO_STOP
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRGM
      bit_offset: 16
      bit_width: 1
      description: Programming Mode Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCMISC
    addr: 0x40029004
    size_bits: 32
    description: RNG Statistical Check Miscellaneous Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1001f
    fields:
    - !Field
      name: LRUN_MAX
      bit_offset: 0
      bit_width: 8
      description: LONG RUN MAX LIMIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTY_CT
      bit_offset: 16
      bit_width: 4
      description: RETRY COUNT
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_PKRRNG
    addr: 0x40029008
    size_bits: 32
    description: RNG Poker Range Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x9a3
    fields:
    - !Field
      name: PKR_RNG
      bit_offset: 0
      bit_width: 16
      description: Poker Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_PKRMAX
    addr: 0x4002900c
    size_bits: 32
    description: RNG Poker Maximum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6920
    fields:
    - !Field
      name: PKR_MAX
      bit_offset: 0
      bit_width: 24
      description: Poker Maximum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_PKRSQ
    addr: 0x4002900c
    size_bits: 32
    description: RNG Poker Square Calculation Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_SQ
      bit_offset: 0
      bit_width: 24
      description: Poker Square Calculation Result
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SDCTL
    addr: 0x40029010
    size_bits: 32
    description: RNG Seed Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc8009c4
    fields:
    - !Field
      name: SAMP_SIZE
      bit_offset: 0
      bit_width: 16
      description: Sample Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENT_DLY
      bit_offset: 16
      bit_width: 16
      description: Entropy Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SBLIM
    addr: 0x40029014
    size_bits: 32
    description: RNG Sparse Bit Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f
    fields:
    - !Field
      name: SB_LIM
      bit_offset: 0
      bit_width: 10
      description: Sparse Bit Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_TOTSAM
    addr: 0x40029014
    size_bits: 32
    description: RNG Total Samples Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TOT_SAM
      bit_offset: 0
      bit_width: 20
      description: Total Samples
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_FRQMIN
    addr: 0x40029018
    size_bits: 32
    description: RNG Frequency Count Minimum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x640
    fields:
    - !Field
      name: FRQ_MIN
      bit_offset: 0
      bit_width: 22
      description: Frequency Count Minimum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_FRQCNT
    addr: 0x4002901c
    size_bits: 32
    description: RNG Frequency Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FRQ_CT
      bit_offset: 0
      bit_width: 22
      description: Frequency Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_FRQMAX
    addr: 0x4002901c
    size_bits: 32
    description: RNG Frequency Count Maximum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6400
    fields:
    - !Field
      name: FRQ_MAX
      bit_offset: 0
      bit_width: 22
      description: Frequency Counter Maximum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCMC
    addr: 0x40029020
    size_bits: 32
    description: RNG Statistical Check Monobit Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MONO_CT
      bit_offset: 0
      bit_width: 16
      description: Monobit Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCML
    addr: 0x40029020
    size_bits: 32
    description: RNG Statistical Check Monobit Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10c0568
    fields:
    - !Field
      name: MONO_MAX
      bit_offset: 0
      bit_width: 16
      description: Monobit Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: MONO_RNG
      bit_offset: 16
      bit_width: 16
      description: Monobit Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR1C
    addr: 0x40029024
    size_bits: 32
    description: RNG Statistical Check Run Length 1 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R1_0_CT
      bit_offset: 0
      bit_width: 15
      description: Runs of Zero, Length 1 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R1_1_CT
      bit_offset: 16
      bit_width: 15
      description: Runs of One, Length 1 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR1L
    addr: 0x40029024
    size_bits: 32
    description: RNG Statistical Check Run Length 1 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb20195
    fields:
    - !Field
      name: RUN1_MAX
      bit_offset: 0
      bit_width: 15
      description: Run Length 1 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN1_RNG
      bit_offset: 16
      bit_width: 15
      description: Run Length 1 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR2C
    addr: 0x40029028
    size_bits: 32
    description: RNG Statistical Check Run Length 2 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R2_0_CT
      bit_offset: 0
      bit_width: 14
      description: Runs of Zero, Length 2 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R2_1_CT
      bit_offset: 16
      bit_width: 14
      description: Runs of One, Length 2 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR2L
    addr: 0x40029028
    size_bits: 32
    description: RNG Statistical Check Run Length 2 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7a00dc
    fields:
    - !Field
      name: RUN2_MAX
      bit_offset: 0
      bit_width: 14
      description: Run Length 2 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN2_RNG
      bit_offset: 16
      bit_width: 14
      description: Run Length 2 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR3C
    addr: 0x4002902c
    size_bits: 32
    description: RNG Statistical Check Run Length 3 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R3_0_CT
      bit_offset: 0
      bit_width: 13
      description: Runs of Zeroes, Length 3 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R3_1_CT
      bit_offset: 16
      bit_width: 13
      description: Runs of Ones, Length 3 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR3L
    addr: 0x4002902c
    size_bits: 32
    description: RNG Statistical Check Run Length 3 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x58007d
    fields:
    - !Field
      name: RUN3_MAX
      bit_offset: 0
      bit_width: 13
      description: Run Length 3 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN3_RNG
      bit_offset: 16
      bit_width: 13
      description: Run Length 3 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR4C
    addr: 0x40029030
    size_bits: 32
    description: RNG Statistical Check Run Length 4 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R4_0_CT
      bit_offset: 0
      bit_width: 12
      description: Runs of Zero, Length 4 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R4_1_CT
      bit_offset: 16
      bit_width: 12
      description: Runs of One, Length 4 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR4L
    addr: 0x40029030
    size_bits: 32
    description: RNG Statistical Check Run Length 4 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40004b
    fields:
    - !Field
      name: RUN4_MAX
      bit_offset: 0
      bit_width: 12
      description: Run Length 4 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN4_RNG
      bit_offset: 16
      bit_width: 12
      description: Run Length 4 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR5C
    addr: 0x40029034
    size_bits: 32
    description: RNG Statistical Check Run Length 5 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R5_0_CT
      bit_offset: 0
      bit_width: 11
      description: Runs of Zero, Length 5 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R5_1_CT
      bit_offset: 16
      bit_width: 11
      description: Runs of One, Length 5 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR5L
    addr: 0x40029034
    size_bits: 32
    description: RNG Statistical Check Run Length 5 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2e002f
    fields:
    - !Field
      name: RUN5_MAX
      bit_offset: 0
      bit_width: 11
      description: Run Length 5 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN5_RNG
      bit_offset: 16
      bit_width: 11
      description: Run Length 5 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR6PC
    addr: 0x40029038
    size_bits: 32
    description: RNG Statistical Check Run Length 6+ Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R6P_0_CT
      bit_offset: 0
      bit_width: 11
      description: Runs of Zero, Length 6+ Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R6P_1_CT
      bit_offset: 16
      bit_width: 11
      description: Runs of One, Length 6+ Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR6PL
    addr: 0x40029038
    size_bits: 32
    description: RNG Statistical Check Run Length 6+ Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2e002f
    fields:
    - !Field
      name: RUN6P_MAX
      bit_offset: 0
      bit_width: 11
      description: Run Length 6+ Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN6P_RNG
      bit_offset: 16
      bit_width: 11
      description: Run Length 6+ Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_STATUS
    addr: 0x4002903c
    size_bits: 32
    description: RNG Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TF1BR0
      bit_offset: 0
      bit_width: 1
      description: Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF1BR1
      bit_offset: 1
      bit_width: 1
      description: Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF2BR0
      bit_offset: 2
      bit_width: 1
      description: Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF2BR1
      bit_offset: 3
      bit_width: 1
      description: Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF3BR0
      bit_offset: 4
      bit_width: 1
      description: Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF3BR1
      bit_offset: 5
      bit_width: 1
      description: Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF4BR0
      bit_offset: 6
      bit_width: 1
      description: Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF4BR1
      bit_offset: 7
      bit_width: 1
      description: Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF5BR0
      bit_offset: 8
      bit_width: 1
      description: Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF5BR1
      bit_offset: 9
      bit_width: 1
      description: Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF6PBR0
      bit_offset: 10
      bit_width: 1
      description: Test Fail, 6 Plus Bit Run, Sampling 0s
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF6PBR1
      bit_offset: 11
      bit_width: 1
      description: Test Fail, 6 Plus Bit Run, Sampling 1s
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFSB
      bit_offset: 12
      bit_width: 1
      description: Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFLR
      bit_offset: 13
      bit_width: 1
      description: Test Fail, Long Run. If TFLR=1, the Long Run Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFP
      bit_offset: 14
      bit_width: 1
      description: Test Fail, Poker. If TFP=1, the Poker Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFMB
      bit_offset: 15
      bit_width: 1
      description: Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RETRY_CT
      bit_offset: 16
      bit_width: 4
      description: RETRY COUNT
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT0
    addr: 0x40029040
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT1
    addr: 0x40029044
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT2
    addr: 0x40029048
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT3
    addr: 0x4002904c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT4
    addr: 0x40029050
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT5
    addr: 0x40029054
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT6
    addr: 0x40029058
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT7
    addr: 0x4002905c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT8
    addr: 0x40029060
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT9
    addr: 0x40029064
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT10
    addr: 0x40029068
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT11
    addr: 0x4002906c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT12
    addr: 0x40029070
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT13
    addr: 0x40029074
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT14
    addr: 0x40029078
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT15
    addr: 0x4002907c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT10
    addr: 0x40029080
    size_bits: 32
    description: RNG Statistical Check Poker Count 1 and 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_0_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 0h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_1_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 1h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT32
    addr: 0x40029084
    size_bits: 32
    description: RNG Statistical Check Poker Count 3 and 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_2_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 2h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_3_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 3h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT54
    addr: 0x40029088
    size_bits: 32
    description: RNG Statistical Check Poker Count 5 and 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_4_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 4h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_5_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 5h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT76
    addr: 0x4002908c
    size_bits: 32
    description: RNG Statistical Check Poker Count 7 and 6 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_6_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 6h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_7_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 7h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT98
    addr: 0x40029090
    size_bits: 32
    description: RNG Statistical Check Poker Count 9 and 8 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_8_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 8h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_9_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 9h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNTBA
    addr: 0x40029094
    size_bits: 32
    description: RNG Statistical Check Poker Count B and A Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_A_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Ah Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_B_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Bh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNTDC
    addr: 0x40029098
    size_bits: 32
    description: RNG Statistical Check Poker Count D and C Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_C_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Ch Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_D_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Dh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNTFE
    addr: 0x4002909c
    size_bits: 32
    description: RNG Statistical Check Poker Count F and E Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_E_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Eh Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_F_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Fh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SEC_CFG
    addr: 0x400290b0
    size_bits: 32
    description: RNG Security Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SH0
      bit_offset: 0
      bit_width: 1
      description: Reserved. DRNG specific, not applicable to this version.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NO_PRGM
      bit_offset: 1
      bit_width: 1
      description: If set the TRNG registers cannot be programmed
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SK_VAL
      bit_offset: 2
      bit_width: 1
      description: Reserved. DRNG-specific, not applicable to this version.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TRNG0_INT_CTRL
    addr: 0x400290b4
    size_bits: 32
    description: RNG Interrupt Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: Bit position that can be cleared if corresponding bit of INT_STATUS
        has been asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UNUSED
      bit_offset: 3
      bit_width: 29
      description: Reserved but writeable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_INT_MASK
    addr: 0x400290b8
    size_bits: 32
    description: RNG Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: Bit position that can be cleared if corresponding bit of INT_STATUS
        has been asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TRNG0_INT_STATUS
    addr: 0x400290bc
    size_bits: 32
    description: RNG Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: 'Read: Error status'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: 'Read only: Entropy Valid'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: 'Read only: Frequency Count Fail'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TRNG0_VID1
    addr: 0x400290f0
    size_bits: 32
    description: RNG Version ID Register (MS)
    read_allowed: true
    write_allowed: false
    reset_value: 0x300100
    fields:
    - !Field
      name: RNG_MIN_REV
      bit_offset: 0
      bit_width: 8
      description: Shows the Freescale IP's Minor revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_MAJ_REV
      bit_offset: 8
      bit_width: 8
      description: Shows the Freescale IP's Major revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0x01'
    - !Field
      name: RNG_IP_ID
      bit_offset: 16
      bit_width: 16
      description: Shows the Freescale IP ID.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_VID2
    addr: 0x400290f4
    size_bits: 32
    description: RNG Version ID Register (LS)
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RNG_CONFIG_OPT
      bit_offset: 0
      bit_width: 8
      description: Shows the Freescale IP's Configuaration options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_ECO_REV
      bit_offset: 8
      bit_width: 8
      description: Shows the Freescale IP's ECO revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_INTG_OPT
      bit_offset: 16
      bit_width: 8
      description: Shows the Freescale integration options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_ERA
      bit_offset: 24
      bit_width: 8
      description: Shows the Freescale compile options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
- !Module
  name: SPI0
  description: Serial Peripheral Interface
  base_addr: 0x4002c000
  size: 0x8c
  registers:
  - !Register
    name: MCR
    addr: 0x4002c000
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: HALT
      bit_offset: 0
      bit_width: 1
      description: Halt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPL_PT
      bit_offset: 8
      bit_width: 2
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: CLR_RXF
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_RXF
      bit_offset: 12
      bit_width: 1
      description: Disable Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_TXF
      bit_offset: 13
      bit_width: 1
      description: Disable Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 15
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSIS
      bit_offset: 16
      bit_width: 4
      description: Peripheral Chip Select x Inactive State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROOE
      bit_offset: 24
      bit_width: 1
      description: Receive FIFO Overflow Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTFE
      bit_offset: 26
      bit_width: 1
      description: Modified Transfer Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 27
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCONF
      bit_offset: 28
      bit_width: 2
      description: SPI Configuration.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
    - !Field
      name: CONT_SCKE
      bit_offset: 30
      bit_width: 1
      description: Continuous SCK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 31
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR
    addr: 0x4002c008
    size_bits: 32
    description: Transfer Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI_TCNT
      bit_offset: 16
      bit_width: 16
      description: SPI Transfer Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTAR_SLAVE
    addr: 0x4002c00c
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Slave Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x4002c02c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: POPNXTPTR
      bit_offset: 0
      bit_width: 4
      description: Pop Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCTR
      bit_offset: 4
      bit_width: 4
      description: RX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXNXTPTR
      bit_offset: 8
      bit_width: 4
      description: Transmit Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCTR
      bit_offset: 12
      bit_width: 4
      description: TX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RFDF
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF
      bit_offset: 28
      bit_width: 1
      description: End of Queue Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRXS
      bit_offset: 30
      bit_width: 1
      description: TX and RX Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 31
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RSER
    addr: 0x4002c030
    size_bits: 32
    description: DMA/Interrupt Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFDF_DIRS
      bit_offset: 16
      bit_width: 1
      description: Receive FIFO Drain DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFDF_RE
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF_RE
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_DIRS
      bit_offset: 24
      bit_width: 1
      description: Transmit FIFO Fill DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_RE
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF_RE
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF_RE
      bit_offset: 28
      bit_width: 1
      description: Finished Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF_RE
      bit_offset: 31
      bit_width: 1
      description: Transmission Complete Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR
    addr: 0x4002c034
    size_bits: 32
    description: PUSH TX FIFO Register In Master Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCS
      bit_offset: 16
      bit_width: 4
      description: Select which PCS signals are to be asserted for the transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTCNT
      bit_offset: 26
      bit_width: 1
      description: Clear Transfer Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQ
      bit_offset: 27
      bit_width: 1
      description: End Of Queue
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTAS
      bit_offset: 28
      bit_width: 3
      description: Clock and Transfer Attributes Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
    - !Field
      name: CONT
      bit_offset: 31
      bit_width: 1
      description: Continuous Peripheral Chip Select Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR_SLAVE
    addr: 0x4002c034
    size_bits: 32
    description: PUSH TX FIFO Register In Slave Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: Transmit Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: POPR
    addr: 0x4002c038
    size_bits: 32
    description: POP RX FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Received Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTAR0
    addr: 0x4002c00c
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTAR1
    addr: 0x4002c010
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TXFR0
    addr: 0x4002c03c
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR1
    addr: 0x4002c040
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR2
    addr: 0x4002c044
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR3
    addr: 0x4002c048
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR0
    addr: 0x4002c07c
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR1
    addr: 0x4002c080
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR2
    addr: 0x4002c084
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR3
    addr: 0x4002c088
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: SPI1
  description: Serial Peripheral Interface
  base_addr: 0x4002d000
  size: 0x8c
  registers:
  - !Register
    name: MCR
    addr: 0x4002d000
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: HALT
      bit_offset: 0
      bit_width: 1
      description: Halt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPL_PT
      bit_offset: 8
      bit_width: 2
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: CLR_RXF
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_RXF
      bit_offset: 12
      bit_width: 1
      description: Disable Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_TXF
      bit_offset: 13
      bit_width: 1
      description: Disable Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 15
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSIS
      bit_offset: 16
      bit_width: 4
      description: Peripheral Chip Select x Inactive State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROOE
      bit_offset: 24
      bit_width: 1
      description: Receive FIFO Overflow Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTFE
      bit_offset: 26
      bit_width: 1
      description: Modified Transfer Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 27
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCONF
      bit_offset: 28
      bit_width: 2
      description: SPI Configuration.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
    - !Field
      name: CONT_SCKE
      bit_offset: 30
      bit_width: 1
      description: Continuous SCK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 31
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR
    addr: 0x4002d008
    size_bits: 32
    description: Transfer Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI_TCNT
      bit_offset: 16
      bit_width: 16
      description: SPI Transfer Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTAR_SLAVE
    addr: 0x4002d00c
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Slave Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x4002d02c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: POPNXTPTR
      bit_offset: 0
      bit_width: 4
      description: Pop Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCTR
      bit_offset: 4
      bit_width: 4
      description: RX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXNXTPTR
      bit_offset: 8
      bit_width: 4
      description: Transmit Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCTR
      bit_offset: 12
      bit_width: 4
      description: TX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RFDF
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF
      bit_offset: 28
      bit_width: 1
      description: End of Queue Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRXS
      bit_offset: 30
      bit_width: 1
      description: TX and RX Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 31
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RSER
    addr: 0x4002d030
    size_bits: 32
    description: DMA/Interrupt Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFDF_DIRS
      bit_offset: 16
      bit_width: 1
      description: Receive FIFO Drain DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFDF_RE
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF_RE
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_DIRS
      bit_offset: 24
      bit_width: 1
      description: Transmit FIFO Fill DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_RE
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF_RE
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF_RE
      bit_offset: 28
      bit_width: 1
      description: Finished Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF_RE
      bit_offset: 31
      bit_width: 1
      description: Transmission Complete Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR
    addr: 0x4002d034
    size_bits: 32
    description: PUSH TX FIFO Register In Master Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCS
      bit_offset: 16
      bit_width: 4
      description: Select which PCS signals are to be asserted for the transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTCNT
      bit_offset: 26
      bit_width: 1
      description: Clear Transfer Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQ
      bit_offset: 27
      bit_width: 1
      description: End Of Queue
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTAS
      bit_offset: 28
      bit_width: 3
      description: Clock and Transfer Attributes Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
    - !Field
      name: CONT
      bit_offset: 31
      bit_width: 1
      description: Continuous Peripheral Chip Select Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR_SLAVE
    addr: 0x4002d034
    size_bits: 32
    description: PUSH TX FIFO Register In Slave Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: Transmit Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: POPR
    addr: 0x4002d038
    size_bits: 32
    description: POP RX FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Received Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTAR0
    addr: 0x4002d00c
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTAR1
    addr: 0x4002d010
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TXFR0
    addr: 0x4002d03c
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR1
    addr: 0x4002d040
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR2
    addr: 0x4002d044
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR3
    addr: 0x4002d048
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR0
    addr: 0x4002d07c
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR1
    addr: 0x4002d080
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR2
    addr: 0x4002d084
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR3
    addr: 0x4002d088
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: PIT
  description: Periodic Interrupt Timer
  base_addr: 0x40037000
  size: 0x120
  registers:
  - !Register
    name: MCR
    addr: 0x40037000
    size_bits: 32
    description: PIT Module Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: FRZ
      bit_offset: 0
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 1
      bit_width: 1
      description: Module Disable - (PIT section)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LTMR64H
    addr: 0x400370e0
    size_bits: 32
    description: PIT Upper Lifetime Timer Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LTH
      bit_offset: 0
      bit_width: 32
      description: Life Timer value
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTMR64L
    addr: 0x400370e4
    size_bits: 32
    description: PIT Lower Lifetime Timer Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LTL
      bit_offset: 0
      bit_width: 32
      description: Life Timer value
      read_allowed: true
      write_allowed: false
  - !Register
    name: LDVAL0
    addr: 0x40037100
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LDVAL1
    addr: 0x40037110
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVAL0
    addr: 0x40037104
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CVAL1
    addr: 0x40037114
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCTRL0
    addr: 0x40037108
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCTRL1
    addr: 0x40037118
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG0
    addr: 0x4003710c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG1
    addr: 0x4003711c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TPM0
  description: Timer/PWM Module
  base_addr: 0x40038000
  size: 0x88
  registers:
  - !Register
    name: SC
    addr: 0x40038000
    size_bits: 32
    description: Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CMOD
      bit_offset: 3
      bit_width: 2
      description: Clock Mode Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x40038004
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x40038008
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo value
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x40038050
    size_bits: 32
    description: Capture and Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 8
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x40038064
    size_bits: 32
    description: Combine Channel Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels 0 and 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP0
      bit_offset: 1
      bit_width: 1
      description: Combine Channel 0 and 1 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels 2 and 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP1
      bit_offset: 9
      bit_width: 1
      description: Combine Channels 2 and 3 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x40038070
    size_bits: 32
    description: Channel Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x40038078
    size_bits: 32
    description: Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Filter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x40038080
    size_bits: 32
    description: Quadrature Decoder Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Enables the quadrature decoder mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Indicates if the TOF bit was set on the top or the bottom of counting.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: Counter Direction in Quadrature Decode Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x40038084
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOZEEN
      bit_offset: 5
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGMODE
      bit_offset: 6
      bit_width: 2
      description: Debug Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        3: '11'
    - !Field
      name: GTBSYNC
      bit_offset: 8
      bit_width: 1
      description: Global Time Base Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global time base enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOT
      bit_offset: 16
      bit_width: 1
      description: Counter Start on Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOO
      bit_offset: 17
      bit_width: 1
      description: Counter Stop On Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CROT
      bit_offset: 18
      bit_width: 1
      description: Counter Reload On Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOT
      bit_offset: 19
      bit_width: 1
      description: Counter Pause On Trigger
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRGPOL
      bit_offset: 22
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSRC
      bit_offset: 23
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 4
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: C0SC
    addr: 0x4003800c
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x40038014
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2SC
    addr: 0x4003801c
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3SC
    addr: 0x40038024
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x40038010
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x40038018
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2V
    addr: 0x40038020
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C3V
    addr: 0x40038028
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: TPM1
  description: Timer/PWM Module
  base_addr: 0x40039000
  size: 0x88
  registers:
  - !Register
    name: SC
    addr: 0x40039000
    size_bits: 32
    description: Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CMOD
      bit_offset: 3
      bit_width: 2
      description: Clock Mode Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x40039004
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x40039008
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo value
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x40039050
    size_bits: 32
    description: Capture and Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 8
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x40039064
    size_bits: 32
    description: Combine Channel Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels 0 and 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP0
      bit_offset: 1
      bit_width: 1
      description: Combine Channel 0 and 1 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels 2 and 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP1
      bit_offset: 9
      bit_width: 1
      description: Combine Channels 2 and 3 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x40039070
    size_bits: 32
    description: Channel Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x40039078
    size_bits: 32
    description: Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Filter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x40039080
    size_bits: 32
    description: Quadrature Decoder Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Enables the quadrature decoder mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Indicates if the TOF bit was set on the top or the bottom of counting.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: Counter Direction in Quadrature Decode Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x40039084
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOZEEN
      bit_offset: 5
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGMODE
      bit_offset: 6
      bit_width: 2
      description: Debug Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        3: '11'
    - !Field
      name: GTBSYNC
      bit_offset: 8
      bit_width: 1
      description: Global Time Base Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global time base enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOT
      bit_offset: 16
      bit_width: 1
      description: Counter Start on Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOO
      bit_offset: 17
      bit_width: 1
      description: Counter Stop On Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CROT
      bit_offset: 18
      bit_width: 1
      description: Counter Reload On Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOT
      bit_offset: 19
      bit_width: 1
      description: Counter Pause On Trigger
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRGPOL
      bit_offset: 22
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSRC
      bit_offset: 23
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 4
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: C0SC
    addr: 0x4003900c
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x40039014
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x40039010
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x40039018
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: TPM2
  description: Timer/PWM Module
  base_addr: 0x4003a000
  size: 0x88
  registers:
  - !Register
    name: SC
    addr: 0x4003a000
    size_bits: 32
    description: Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CMOD
      bit_offset: 3
      bit_width: 2
      description: Clock Mode Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x4003a004
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x4003a008
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo value
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x4003a050
    size_bits: 32
    description: Capture and Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 8
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x4003a064
    size_bits: 32
    description: Combine Channel Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels 0 and 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP0
      bit_offset: 1
      bit_width: 1
      description: Combine Channel 0 and 1 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels 2 and 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP1
      bit_offset: 9
      bit_width: 1
      description: Combine Channels 2 and 3 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x4003a070
    size_bits: 32
    description: Channel Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x4003a078
    size_bits: 32
    description: Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Filter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x4003a080
    size_bits: 32
    description: Quadrature Decoder Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Enables the quadrature decoder mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Indicates if the TOF bit was set on the top or the bottom of counting.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: Counter Direction in Quadrature Decode Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x4003a084
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOZEEN
      bit_offset: 5
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGMODE
      bit_offset: 6
      bit_width: 2
      description: Debug Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        3: '11'
    - !Field
      name: GTBSYNC
      bit_offset: 8
      bit_width: 1
      description: Global Time Base Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global time base enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOT
      bit_offset: 16
      bit_width: 1
      description: Counter Start on Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOO
      bit_offset: 17
      bit_width: 1
      description: Counter Stop On Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CROT
      bit_offset: 18
      bit_width: 1
      description: Counter Reload On Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOT
      bit_offset: 19
      bit_width: 1
      description: Counter Pause On Trigger
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRGPOL
      bit_offset: 22
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSRC
      bit_offset: 23
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 4
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: C0SC
    addr: 0x4003a00c
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x4003a014
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x4003a010
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x4003a018
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: ADC0
  description: Analog-to-Digital Converter
  base_addr: 0x4003b000
  size: 0x70
  registers:
  - !Register
    name: CFG1
    addr: 0x4003b008
    size_bits: 32
    description: ADC Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADICLK
      bit_offset: 0
      bit_width: 2
      description: Input Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: MODE
      bit_offset: 2
      bit_width: 2
      description: Conversion mode selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADLSMP
      bit_offset: 4
      bit_width: 1
      description: Sample Time Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADIV
      bit_offset: 5
      bit_width: 2
      description: Clock Divide Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADLPC
      bit_offset: 7
      bit_width: 1
      description: Low-Power Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFG2
    addr: 0x4003b00c
    size_bits: 32
    description: ADC Configuration Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADLSTS
      bit_offset: 0
      bit_width: 2
      description: Long Sample Time Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADHSC
      bit_offset: 2
      bit_width: 1
      description: High-Speed Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADACKEN
      bit_offset: 3
      bit_width: 1
      description: Asynchronous Clock Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUXSEL
      bit_offset: 4
      bit_width: 1
      description: ADC Mux Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC2
    addr: 0x4003b020
    size_bits: 32
    description: Status and Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REFSEL
      bit_offset: 0
      bit_width: 2
      description: Voltage Reference Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        3: '11'
    - !Field
      name: DMAEN
      bit_offset: 2
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACREN
      bit_offset: 3
      bit_width: 1
      description: Compare Function Range Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACFGT
      bit_offset: 4
      bit_width: 1
      description: Compare Function Greater Than Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACFE
      bit_offset: 5
      bit_width: 1
      description: Compare Function Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADTRG
      bit_offset: 6
      bit_width: 1
      description: Conversion Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADACT
      bit_offset: 7
      bit_width: 1
      description: Conversion Active
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC3
    addr: 0x4003b024
    size_bits: 32
    description: Status and Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AVGS
      bit_offset: 0
      bit_width: 2
      description: Hardware Average Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AVGE
      bit_offset: 2
      bit_width: 1
      description: Hardware Average Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADCO
      bit_offset: 3
      bit_width: 1
      description: Continuous Conversion Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CALF
      bit_offset: 6
      bit_width: 1
      description: Calibration Failed Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAL
      bit_offset: 7
      bit_width: 1
      description: Calibration
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFS
    addr: 0x4003b028
    size_bits: 32
    description: ADC Offset Correction Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: OFS
      bit_offset: 0
      bit_width: 16
      description: Offset Error Correction Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PG
    addr: 0x4003b02c
    size_bits: 32
    description: ADC Plus-Side Gain Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8200
    fields:
    - !Field
      name: PG
      bit_offset: 0
      bit_width: 16
      description: Plus-Side Gain
      read_allowed: true
      write_allowed: true
  - !Register
    name: MG
    addr: 0x4003b030
    size_bits: 32
    description: ADC Minus-Side Gain Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8200
    fields:
    - !Field
      name: MG
      bit_offset: 0
      bit_width: 16
      description: Minus-Side Gain
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLPD
    addr: 0x4003b034
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: CLPD
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLPS
    addr: 0x4003b038
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLPS
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP4
    addr: 0x4003b03c
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CLP4
      bit_offset: 0
      bit_width: 10
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP3
    addr: 0x4003b040
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: CLP3
      bit_offset: 0
      bit_width: 9
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP2
    addr: 0x4003b044
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: CLP2
      bit_offset: 0
      bit_width: 8
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP1
    addr: 0x4003b048
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: CLP1
      bit_offset: 0
      bit_width: 7
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP0
    addr: 0x4003b04c
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLP0
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLMD
    addr: 0x4003b054
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: CLMD
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLMS
    addr: 0x4003b058
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLMS
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM4
    addr: 0x4003b05c
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CLM4
      bit_offset: 0
      bit_width: 10
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM3
    addr: 0x4003b060
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: CLM3
      bit_offset: 0
      bit_width: 9
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM2
    addr: 0x4003b064
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: CLM2
      bit_offset: 0
      bit_width: 8
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM1
    addr: 0x4003b068
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: CLM1
      bit_offset: 0
      bit_width: 7
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM0
    addr: 0x4003b06c
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLM0
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: SC1A
    addr: 0x4003b000
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: DIFF
      bit_offset: 5
      bit_width: 1
      description: Differential Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC1B
    addr: 0x4003b004
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: DIFF
      bit_offset: 5
      bit_width: 1
      description: Differential Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x4003b010
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: RB
    addr: 0x4003b014
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: CV1
    addr: 0x4003b018
    size_bits: 32
    description: Compare Value Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV
      bit_offset: 0
      bit_width: 16
      description: Compare Value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CV2
    addr: 0x4003b01c
    size_bits: 32
    description: Compare Value Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV
      bit_offset: 0
      bit_width: 16
      description: Compare Value.
      read_allowed: true
      write_allowed: true
- !Module
  name: RTC
  description: Secure Real Time Clock
  base_addr: 0x4003d000
  size: 0x20
  registers:
  - !Register
    name: TSR
    addr: 0x4003d000
    size_bits: 32
    description: RTC Time Seconds Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSR
      bit_offset: 0
      bit_width: 32
      description: Time Seconds Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TPR
    addr: 0x4003d004
    size_bits: 32
    description: RTC Time Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TPR
      bit_offset: 0
      bit_width: 16
      description: Time Prescaler Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAR
    addr: 0x4003d008
    size_bits: 32
    description: RTC Time Alarm Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAR
      bit_offset: 0
      bit_width: 32
      description: Time Alarm Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCR
    addr: 0x4003d00c
    size_bits: 32
    description: RTC Time Compensation Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCR
      bit_offset: 0
      bit_width: 8
      description: Time Compensation Register
      read_allowed: true
      write_allowed: true
      enum_values:
        128: '10000000'
        255: '11111111'
        0: '0'
        1: '1'
        127: '1111111'
    - !Field
      name: CIR
      bit_offset: 8
      bit_width: 8
      description: Compensation Interval Register
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCV
      bit_offset: 16
      bit_width: 8
      description: Time Compensation Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CIC
      bit_offset: 24
      bit_width: 8
      description: Compensation Interval Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: CR
    addr: 0x4003d010
    size_bits: 32
    description: RTC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWR
      bit_offset: 0
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPE
      bit_offset: 1
      bit_width: 1
      description: Wakeup Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SUP
      bit_offset: 2
      bit_width: 1
      description: Supervisor Access
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UM
      bit_offset: 3
      bit_width: 1
      description: Update Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPS
      bit_offset: 4
      bit_width: 1
      description: Wakeup Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSCE
      bit_offset: 8
      bit_width: 1
      description: Oscillator Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKO
      bit_offset: 9
      bit_width: 1
      description: Clock Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC16P
      bit_offset: 10
      bit_width: 1
      description: Oscillator 16pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC8P
      bit_offset: 11
      bit_width: 1
      description: Oscillator 8pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC4P
      bit_offset: 12
      bit_width: 1
      description: Oscillator 4pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC2P
      bit_offset: 13
      bit_width: 1
      description: Oscillator 2pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OTE
      bit_offset: 14
      bit_width: 1
      description: Oscillator Test Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SR
    addr: 0x4003d014
    size_bits: 32
    description: RTC Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Time Invalid Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 1
      bit_width: 1
      description: Time Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TAF
      bit_offset: 2
      bit_width: 1
      description: Time Alarm Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCE
      bit_offset: 4
      bit_width: 1
      description: Time Counter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LR
    addr: 0x4003d018
    size_bits: 32
    description: RTC Lock Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: TCL
      bit_offset: 3
      bit_width: 1
      description: Time Compensation Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRL
      bit_offset: 4
      bit_width: 1
      description: Control Register Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRL
      bit_offset: 5
      bit_width: 1
      description: Status Register Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LRL
      bit_offset: 6
      bit_width: 1
      description: Lock Register Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IER
    addr: 0x4003d01c
    size_bits: 32
    description: RTC Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: TIIE
      bit_offset: 0
      bit_width: 1
      description: Time Invalid Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 1
      bit_width: 1
      description: Time Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TAIE
      bit_offset: 2
      bit_width: 1
      description: Time Alarm Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSIE
      bit_offset: 4
      bit_width: 1
      description: Time Seconds Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPON
      bit_offset: 7
      bit_width: 1
      description: Wakeup Pin On
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: DAC0
  description: 12-Bit Digital-to-Analog Converter
  base_addr: 0x4003f000
  size: 0x24
  registers:
  - !Register
    name: SR
    addr: 0x4003f020
    size_bits: 8
    description: DAC Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DACBFRPBF
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Read Pointer Bottom Position Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFRPTF
      bit_offset: 1
      bit_width: 1
      description: DAC Buffer Read Pointer Top Position Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0
    addr: 0x4003f021
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACBBIEN
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Read Pointer Bottom Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBTIEN
      bit_offset: 1
      bit_width: 1
      description: DAC Buffer Read Pointer Top Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPEN
      bit_offset: 3
      bit_width: 1
      description: DAC Low Power Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACSWTRG
      bit_offset: 4
      bit_width: 1
      description: DAC Software Trigger
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACTRGSEL
      bit_offset: 5
      bit_width: 1
      description: DAC Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACRFS
      bit_offset: 6
      bit_width: 1
      description: DAC Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1
    addr: 0x4003f022
    size_bits: 8
    description: DAC Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACBFEN
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFMD
      bit_offset: 2
      bit_width: 1
      description: DAC Buffer Work Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 7
      bit_width: 1
      description: DMA Enable Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x4003f023
    size_bits: 8
    description: DAC Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: DACBFUP
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Upper Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DACBFRP
      bit_offset: 4
      bit_width: 1
      description: DAC Buffer Read Pointer
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT0L
    addr: 0x4003f000
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT1L
    addr: 0x4003f002
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT0H
    addr: 0x4003f001
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT1H
    addr: 0x4003f003
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
- !Module
  name: LPTMR0
  description: Low Power Timer
  base_addr: 0x40040000
  size: 0x10
  registers:
  - !Register
    name: CSR
    addr: 0x40040000
    size_bits: 32
    description: Low Power Timer Control Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMS
      bit_offset: 1
      bit_width: 1
      description: Timer Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFC
      bit_offset: 2
      bit_width: 1
      description: Timer Free-Running Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPP
      bit_offset: 3
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPS
      bit_offset: 4
      bit_width: 2
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Timer Compare Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSR
    addr: 0x40040004
    size_bits: 32
    description: Low Power Timer Prescale Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS
      bit_offset: 0
      bit_width: 2
      description: Prescaler Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PBYP
      bit_offset: 2
      bit_width: 1
      description: Prescaler Bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRESCALE
      bit_offset: 3
      bit_width: 4
      description: Prescale Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CMR
    addr: 0x40040008
    size_bits: 32
    description: Low Power Timer Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 16
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNR
    addr: 0x4004000c
    size_bits: 32
    description: Low Power Timer Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
- !Module
  name: TSI0
  description: Touch sense input
  base_addr: 0x40045000
  size: 0xc
  registers:
  - !Register
    name: GENCS
    addr: 0x40045000
    size_bits: 32
    description: TSI General Control and Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CURSW
      bit_offset: 1
      bit_width: 1
      description: CURSW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOSF
      bit_offset: 2
      bit_width: 1
      description: End of Scan Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCNIP
      bit_offset: 3
      bit_width: 1
      description: Scan In Progress Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STM
      bit_offset: 4
      bit_width: 1
      description: Scan Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STPE
      bit_offset: 5
      bit_width: 1
      description: TSI STOP Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSIIEN
      bit_offset: 6
      bit_width: 1
      description: Touch Sensing Input Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSIEN
      bit_offset: 7
      bit_width: 1
      description: Touch Sensing Input Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NSCN
      bit_offset: 8
      bit_width: 5
      description: NSCN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        24: '11000'
        25: '11001'
        26: '11010'
        27: '11011'
        28: '11100'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: PS
      bit_offset: 13
      bit_width: 3
      description: PS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: EXTCHRG
      bit_offset: 16
      bit_width: 3
      description: EXTCHRG
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DVOLT
      bit_offset: 19
      bit_width: 2
      description: DVOLT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: REFCHRG
      bit_offset: 21
      bit_width: 3
      description: REFCHRG
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MODE
      bit_offset: 24
      bit_width: 4
      description: TSI analog modes setup and status bits.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        4: '0100'
        8: '1000'
        12: '1100'
    - !Field
      name: ESOR
      bit_offset: 28
      bit_width: 1
      description: End-of-scan or Out-of-Range Interrupt Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OUTRGF
      bit_offset: 31
      bit_width: 1
      description: Out of Range Flag.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x40045004
    size_bits: 32
    description: TSI DATA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSICNT
      bit_offset: 0
      bit_width: 16
      description: TSI Conversion Counter Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWTS
      bit_offset: 22
      bit_width: 1
      description: Software Trigger Start
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 23
      bit_width: 1
      description: DMA Transfer Enabled
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSICH
      bit_offset: 28
      bit_width: 4
      description: TSICH
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: TSHD
    addr: 0x40045008
    size_bits: 32
    description: TSI Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THRESL
      bit_offset: 0
      bit_width: 16
      description: TSI Wakeup Channel Low-threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRESH
      bit_offset: 16
      bit_width: 16
      description: TSI Wakeup Channel High-threshold
      read_allowed: true
      write_allowed: true
- !Module
  name: SIM
  description: System Integration Module
  base_addr: 0x40047000
  size: 0x1108
  registers:
  - !Register
    name: SOPT1
    addr: 0x40047000
    size_bits: 32
    description: System Options Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSC32KOUT
      bit_offset: 16
      bit_width: 2
      description: 32K oscillator clock output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: OSC32KSEL
      bit_offset: 18
      bit_width: 2
      description: 32K Oscillator Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
    - !Field
      name: SIM_MISCTL
      bit_offset: 20
      bit_width: 1
      description: This bit control the function of RF_ACTIVE on PTC1/PTC19 ALT7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT2
    addr: 0x40048004
    size_bits: 32
    description: System Options Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKOUTSEL
      bit_offset: 5
      bit_width: 3
      description: CLKOUT select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TPMSRC
      bit_offset: 24
      bit_width: 2
      description: TPM Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LPUART0SRC
      bit_offset: 26
      bit_width: 2
      description: LPUART0 Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: SOPT4
    addr: 0x4004800c
    size_bits: 32
    description: System Options Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TPM1CH0SRC
      bit_offset: 18
      bit_width: 1
      description: TPM1 Channel 0 Input Capture Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM2CH0SRC
      bit_offset: 20
      bit_width: 1
      description: TPM2 Channel 0 Input Capture Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM0CLKSEL
      bit_offset: 24
      bit_width: 1
      description: TPM0 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM1CLKSEL
      bit_offset: 25
      bit_width: 1
      description: TPM1 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM2CLKSEL
      bit_offset: 26
      bit_width: 1
      description: TPM2 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT5
    addr: 0x40048010
    size_bits: 32
    description: System Options Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPUART0TXSRC
      bit_offset: 0
      bit_width: 2
      description: LPUART0 Transmit Data Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: LPUART0RXSRC
      bit_offset: 2
      bit_width: 1
      description: LPUART0 Receive Data Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPUART0ODE
      bit_offset: 16
      bit_width: 1
      description: LPUART0 Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT7
    addr: 0x40048018
    size_bits: 32
    description: System Options Register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC0TRGSEL
      bit_offset: 0
      bit_width: 4
      description: ADC0 Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        4: '0100'
        5: '0101'
        8: '1000'
        9: '1001'
        10: '1010'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: ADC0PRETRGSEL
      bit_offset: 4
      bit_width: 1
      description: ADC0 Pretrigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC0ALTTRGEN
      bit_offset: 7
      bit_width: 1
      description: ADC0 Alternate Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SDID
    addr: 0x40048024
    size_bits: 32
    description: System Device Identification Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x5f0000
    fields:
    - !Field
      name: PINID
      bit_offset: 0
      bit_width: 4
      description: Pin count Identification
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '0010'
        4: '0100'
        11: '1011'
    - !Field
      name: DIEID
      bit_offset: 7
      bit_width: 5
      description: Device Die Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: REVID
      bit_offset: 12
      bit_width: 4
      description: Device Revision Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: SRAMSIZE
      bit_offset: 16
      bit_width: 4
      description: System SRAM Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIESID
      bit_offset: 20
      bit_width: 4
      description: Kinetis Series ID
      read_allowed: true
      write_allowed: false
      enum_values:
        5: '0101'
    - !Field
      name: SUBFAMID
      bit_offset: 24
      bit_width: 2
      description: Kinetis Sub-Family ID.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAMID
      bit_offset: 28
      bit_width: 4
      description: Kinetis family ID
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '0010'
        3: '0011'
        4: '0100'
  - !Register
    name: SCGC4
    addr: 0x40048034
    size_bits: 32
    description: System Clock Gating Control Register 4
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0000030
    fields:
    - !Field
      name: CMT
      bit_offset: 2
      bit_width: 1
      description: CMT Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C0
      bit_offset: 6
      bit_width: 1
      description: I2C0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C1
      bit_offset: 7
      bit_width: 1
      description: I2C1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMP
      bit_offset: 19
      bit_width: 1
      description: Comparator Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC5
    addr: 0x40048038
    size_bits: 32
    description: System Clock Gating Control Register 5
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000182
    fields:
    - !Field
      name: LPTMR
      bit_offset: 0
      bit_width: 1
      description: Low Power Timer Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSI
      bit_offset: 5
      bit_width: 1
      description: TSI Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTA
      bit_offset: 9
      bit_width: 1
      description: Port A Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTB
      bit_offset: 10
      bit_width: 1
      description: Port B Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTC
      bit_offset: 11
      bit_width: 1
      description: Port C Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPUART0
      bit_offset: 20
      bit_width: 1
      description: LPUART0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LTC
      bit_offset: 24
      bit_width: 1
      description: LTC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSIM
      bit_offset: 25
      bit_width: 1
      description: RSIM Clock Gate Control
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCDC
      bit_offset: 26
      bit_width: 1
      description: DCDC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BTLL
      bit_offset: 27
      bit_width: 1
      description: BTLL System Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHYDIG
      bit_offset: 28
      bit_width: 1
      description: PHY Digital Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZigBee
      bit_offset: 29
      bit_width: 1
      description: ZigBee Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC6
    addr: 0x4004803c
    size_bits: 32
    description: System Clock Gating Control Register 6
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: FTF
      bit_offset: 0
      bit_width: 1
      description: Flash Memory Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAMUX
      bit_offset: 1
      bit_width: 1
      description: DMA Mux Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRNG
      bit_offset: 9
      bit_width: 1
      description: TRNG Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI0
      bit_offset: 12
      bit_width: 1
      description: SPI0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI1
      bit_offset: 13
      bit_width: 1
      description: SPI1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIT
      bit_offset: 23
      bit_width: 1
      description: PIT Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM0
      bit_offset: 24
      bit_width: 1
      description: TPM0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM1
      bit_offset: 25
      bit_width: 1
      description: TPM1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM2
      bit_offset: 26
      bit_width: 1
      description: TPM2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC0
      bit_offset: 27
      bit_width: 1
      description: ADC0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTC
      bit_offset: 29
      bit_width: 1
      description: RTC Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DAC0
      bit_offset: 31
      bit_width: 1
      description: DAC0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC7
    addr: 0x40048040
    size_bits: 32
    description: System Clock Gating Control Register 7
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CLKDIV1
    addr: 0x40048044
    size_bits: 32
    description: System Clock Divider Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000
    fields:
    - !Field
      name: OUTDIV4
      bit_offset: 16
      bit_width: 3
      description: Clock 4 Output Divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: OUTDIV1
      bit_offset: 28
      bit_width: 4
      description: Clock 1 Output Divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: FCFG1
    addr: 0x4004804c
    size_bits: 32
    description: Flash Configuration Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000000
    fields:
    - !Field
      name: FLASHDIS
      bit_offset: 0
      bit_width: 1
      description: Flash Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLASHDOZE
      bit_offset: 1
      bit_width: 1
      description: Flash Doze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFSIZE
      bit_offset: 24
      bit_width: 4
      description: Program Flash Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: FCFG2
    addr: 0x40048050
    size_bits: 32
    description: Flash Configuration Register 2
    read_allowed: true
    write_allowed: false
    reset_value: 0x7fff0000
    fields:
    - !Field
      name: MAXADDR1
      bit_offset: 16
      bit_width: 7
      description: This field concatenated with leading zeros plus the value of the
        MAXADDR1 field indicates the first invalid address of the second program flash
        block (flash block 1)
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAXADDR0
      bit_offset: 24
      bit_width: 7
      description: Max Address lock
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDMH
    addr: 0x40048058
    size_bits: 32
    description: Unique Identification Register Mid-High
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 16
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDML
    addr: 0x4004805c
    size_bits: 32
    description: Unique Identification Register Mid Low
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDL
    addr: 0x40048060
    size_bits: 32
    description: Unique Identification Register Low
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: COPC
    addr: 0x40048100
    size_bits: 32
    description: COP Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc
    fields:
    - !Field
      name: COPW
      bit_offset: 0
      bit_width: 1
      description: COP Windowed Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COPCLKS
      bit_offset: 1
      bit_width: 1
      description: COP Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COPT
      bit_offset: 2
      bit_width: 2
      description: COP Watchdog Timeout
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: COPSTPEN
      bit_offset: 4
      bit_width: 1
      description: COP Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COPDBGEN
      bit_offset: 5
      bit_width: 1
      description: COP Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COPCLKSEL
      bit_offset: 6
      bit_width: 2
      description: COP Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: SRVCOP
    addr: 0x40048104
    size_bits: 32
    description: Service COP
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SRVCOP
      bit_offset: 0
      bit_width: 8
      description: Service COP Register
      read_allowed: false
      write_allowed: true
- !Module
  name: PORTA
  description: Pin Control and Interrupts
  base_addr: 0x40049000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x40049000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x707
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x40049004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x706
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x40049008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x707
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004900c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x40049010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x40049014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x40049018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004901c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x40049020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x40049024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x40049028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004902c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x40049030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x40049034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x40049038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004903c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x40049040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x40049044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x40049048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004904c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x40049050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x40049054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x40049058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004905c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x40049060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x40049064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x40049068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004906c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x40049070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x40049074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x40049078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004907c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x40049080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x40049084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0x400490a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTB
  description: Pin Control and Interrupts
  base_addr: 0x4004a000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x4004a000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4004a004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x4004a008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004a00c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x4004a010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x4004a014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x4004a018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004a01c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x4004a020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x4004a024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x4004a028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004a02c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x4004a030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x4004a034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x4004a038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004a03c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x4004a040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x4004a044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x4004a048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x715
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004a04c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x4004a050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x4004a054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x4004a058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004a05c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x4004a060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x4004a064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x4004a068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004a06c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x4004a070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x4004a074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x4004a078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004a07c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x4004a080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x4004a084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0x4004a0a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTC
  description: Pin Control and Interrupts
  base_addr: 0x4004b000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x4004b000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4004b004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x4004b008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004b00c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x4004b010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x4004b014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x4004b018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004b01c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x4004b020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x4004b024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x4004b028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004b02c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x4004b030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x4004b034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x4004b038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004b03c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x4004b040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x4004b044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x4004b048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004b04c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x4004b050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x4004b054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x4004b058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004b05c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x4004b060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x4004b064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x4004b068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004b06c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x4004b070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x4004b074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x4004b078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004b07c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x4004b080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x4004b084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0x4004b0a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: LPUART0
  description: Universal Asynchronous Receiver/Transmitter
  base_addr: 0x40054000
  size: 0x18
  registers:
  - !Register
    name: BAUD
    addr: 0x40054000
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Oversampling Ratio
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x40054004
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: LPUART_RX Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL
    addr: 0x40054008
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: LPUART_TX Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x4005400c
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: Read receive data buffer 0 or write transmit data buffer 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: Read receive data buffer 1 or write transmit data buffer 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: Read receive data buffer 2 or write transmit data buffer 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: Read receive data buffer 3 or write transmit data buffer 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: Read receive data buffer 4 or write transmit data buffer 4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: Read receive data buffer 5 or write transmit data buffer 5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: Read receive data buffer 6 or write transmit data buffer 6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: Read receive data buffer 7 or write transmit data buffer 7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: Read receive data buffer 8 or write transmit data buffer 8.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: Read receive data buffer 9 or write transmit data buffer 9.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MATCH
    addr: 0x40054010
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x40054014
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: LTC0
  description: LTC
  base_addr: 0x40058000
  size: 0x8fc
  registers:
  - !Register
    name: LTC_MD
    addr: 0x40058000
    size_bits: 32
    description: LTC Mode Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENC
      bit_offset: 0
      bit_width: 1
      description: Encrypt/Decrypt. This bit selects encryption or decryption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICV_TEST
      bit_offset: 1
      bit_width: 1
      description: ICV Checking / Test AES fault detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: AS
      bit_offset: 2
      bit_width: 2
      description: Algorithm State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AAI
      bit_offset: 4
      bit_width: 9
      description: Additional Algorithm information
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALG
      bit_offset: 16
      bit_width: 8
      description: Algorithm. This field specifies which algorithm is being selected.
      read_allowed: true
      write_allowed: true
      enum_values:
        16: '00010000'
  - !Register
    name: LTC_KS
    addr: 0x40058008
    size_bits: 32
    description: LTC Key Size Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: KS
      bit_offset: 0
      bit_width: 5
      description: Key Size. This is the size of a Key measured in bytes
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_DS
    addr: 0x40058010
    size_bits: 32
    description: LTC Data Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DS
      bit_offset: 0
      bit_width: 12
      description: Data Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_ICVS
    addr: 0x40058018
    size_bits: 32
    description: LTC ICV Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICVS
      bit_offset: 0
      bit_width: 5
      description: ICV Size, in Bytes.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_COM
    addr: 0x40058030
    size_bits: 32
    description: LTC Command Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALL
      bit_offset: 0
      bit_width: 1
      description: Reset All Internal Logic
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AES
      bit_offset: 1
      bit_width: 1
      description: Reset AESA. Writing a 1 to this bit resets the AES Accelerator
        core engine.
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LTC_CTL
    addr: 0x40058034
    size_bits: 32
    description: LTC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IM
      bit_offset: 0
      bit_width: 1
      description: Interrupt Mask. Once this bit is set, it can only be cleared by
        hard reset.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IFE
      bit_offset: 8
      bit_width: 1
      description: Input FIFO DMA Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IFR
      bit_offset: 9
      bit_width: 1
      description: Input FIFO DMA Request Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFE
      bit_offset: 12
      bit_width: 1
      description: Output FIFO DMA Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFR
      bit_offset: 13
      bit_width: 1
      description: Output FIFO DMA Request Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IFS
      bit_offset: 16
      bit_width: 1
      description: Input FIFO Byte Swap. Byte swap all data that is written to the
        Input FIFO.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFS
      bit_offset: 17
      bit_width: 1
      description: Output FIFO Byte Swap. Byte swap all data that is read from the
        Onput FIFO.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KIS
      bit_offset: 20
      bit_width: 1
      description: Key Register Input Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KOS
      bit_offset: 21
      bit_width: 1
      description: Key Register Output Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CIS
      bit_offset: 22
      bit_width: 1
      description: Context Register Input Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 23
      bit_width: 1
      description: Context Register Output Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KAL
      bit_offset: 31
      bit_width: 1
      description: Key Register Access Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LTC_CW
    addr: 0x40058040
    size_bits: 32
    description: LTC Clear Written Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CM
      bit_offset: 0
      bit_width: 1
      description: Clear the Mode Register. Writing a one to this bit causes the Mode
        Register to be cleared.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CDS
      bit_offset: 2
      bit_width: 1
      description: Clear the Data Size Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: CICV
      bit_offset: 3
      bit_width: 1
      description: Clear the ICV Size Register. Writing a one to this bit causes the
        ICV Size Register to be cleared.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CCR
      bit_offset: 5
      bit_width: 1
      description: Clear the Context Register. Writing a one to this bit causes the
        Context Register to be cleared.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CKR
      bit_offset: 6
      bit_width: 1
      description: Clear the Key Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: COF
      bit_offset: 30
      bit_width: 1
      description: Clear Output FIFO. Writing a 1 to this bit causes the Output FIFO
        to be cleared.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CIF
      bit_offset: 31
      bit_width: 1
      description: Clear Input FIFO. Writing a 1 to this bit causes the Input Data
        FIFO.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LTC_STA
    addr: 0x40058048
    size_bits: 32
    description: LTC Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AB
      bit_offset: 1
      bit_width: 1
      description: AESA Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DI
      bit_offset: 16
      bit_width: 1
      description: Done Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: EI
      bit_offset: 20
      bit_width: 1
      description: Error Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LTC_ESTA
    addr: 0x4005804c
    size_bits: 32
    description: LTC Error Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERRID1
      bit_offset: 0
      bit_width: 4
      description: Error ID 1
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        6: '0110'
        10: '1010'
        11: '1011'
        12: '1100'
        15: '1111'
    - !Field
      name: CL1
      bit_offset: 8
      bit_width: 4
      description: algorithms. The algorithms field indicates which algorithm is asserting
        an error. Others reserved
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
  - !Register
    name: LTC_AADSZ
    addr: 0x40058058
    size_bits: 32
    description: LTC AAD Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AADSZ
      bit_offset: 0
      bit_width: 4
      description: AAD size in Bytes, mod 16.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AL
      bit_offset: 31
      bit_width: 1
      description: AAD Last. Only AAD data will be written into the Input FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_0
    addr: 0x40058100
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_1
    addr: 0x40058104
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_2
    addr: 0x40058108
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_3
    addr: 0x4005810c
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_4
    addr: 0x40058110
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_5
    addr: 0x40058114
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_6
    addr: 0x40058118
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_7
    addr: 0x4005811c
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_8
    addr: 0x40058120
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_9
    addr: 0x40058124
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_10
    addr: 0x40058128
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_11
    addr: 0x4005812c
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_12
    addr: 0x40058130
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_13
    addr: 0x40058134
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_14
    addr: 0x40058138
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_CTX_15
    addr: 0x4005813c
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_KEY_0
    addr: 0x40058200
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_KEY_1
    addr: 0x40058204
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_KEY_2
    addr: 0x40058208
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_KEY_3
    addr: 0x4005820c
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC_VID2
    addr: 0x400584f4
    size_bits: 32
    description: LTC Version ID 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ECO_REV
      bit_offset: 0
      bit_width: 8
      description: ECO revision number.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARCH_ERA
      bit_offset: 8
      bit_width: 8
      description: Architectural ERA.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC_FIFOSTA
    addr: 0x400587c0
    size_bits: 32
    description: LTC FIFO Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IFL
      bit_offset: 0
      bit_width: 7
      description: Input FIFO Level. These bits indicate the current number of entries
        in the Input FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IFF
      bit_offset: 15
      bit_width: 1
      description: Input FIFO Full. The Input FIFO is full and should not be written
        to.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OFL
      bit_offset: 16
      bit_width: 7
      description: Output FIFO Level. These bits indicate the current number of entries
        in the Output FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: 'OFF'
      bit_offset: 31
      bit_width: 1
      description: Output FIFO Full. The Output FIFO is full and should not be written
        to.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC_IFIFO
    addr: 0x400587e0
    size_bits: 32
    description: LTC Input Data FIFO
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: IFIFO
      bit_offset: 0
      bit_width: 32
      description: IFIFO
      read_allowed: false
      write_allowed: true
  - !Register
    name: LTC_OFIFO
    addr: 0x400587f0
    size_bits: 32
    description: LTC Output Data FIFO
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OFIFO
      bit_offset: 0
      bit_width: 32
      description: Output FIFO
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC_VID1
    addr: 0x400588f0
    size_bits: 32
    description: LTC Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x340100
    fields:
    - !Field
      name: MIN_REV
      bit_offset: 0
      bit_width: 8
      description: Minor revision number.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJ_REV
      bit_offset: 8
      bit_width: 8
      description: Major revision number.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IP_ID
      bit_offset: 16
      bit_width: 16
      description: no description available
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC_CHAVID
    addr: 0x400588f8
    size_bits: 32
    description: LTC CHA Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x51
    fields:
    - !Field
      name: AESREV
      bit_offset: 0
      bit_width: 4
      description: AES Revision Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: AESVID
      bit_offset: 4
      bit_width: 4
      description: AES Version ID
      read_allowed: true
      write_allowed: false
- !Module
  name: RSIM
  description: Radio System Integration Module
  base_addr: 0x40059000
  size: 0x14
  registers:
  - !Register
    name: CONTROL
    addr: 0x40059000
    size_bits: 32
    description: RSIM Control
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: BLE_RF_OSC_REQ_EN
      bit_offset: 0
      bit_width: 1
      description: BLE Ref Osc (Sysclk) Request Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLE_RF_OSC_REQ_STAT
      bit_offset: 1
      bit_width: 1
      description: BLE Ref Osc (Sysclk) Request Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: BLE_RF_OSC_REQ_INT_EN
      bit_offset: 4
      bit_width: 1
      description: BLE Ref Osc (Sysclk) Request Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLE_RF_OSC_REQ_INT
      bit_offset: 5
      bit_width: 1
      description: BLE Ref Osc (Sysclk) Request Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF_OSC_EN
      bit_offset: 8
      bit_width: 4
      description: RF Ref Osc Enable [3:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        3: '0011'
        7: '0111'
        15: '1111'
    - !Field
      name: GASKET_BYPASS_OVRD_EN
      bit_offset: 12
      bit_width: 1
      description: Gasket Bypass Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: GASKET_BYPASS_OVRD
      bit_offset: 13
      bit_width: 1
      description: Gasket Bypass Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF_OSC_BYPASS_EN
      bit_offset: 14
      bit_width: 1
      description: RF Ref Osc Bypass Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLE_ACTIVE_PORT_1_SEL
      bit_offset: 16
      bit_width: 1
      description: BLE Active port 1 select
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLE_ACTIVE_PORT_2_SEL
      bit_offset: 17
      bit_width: 1
      description: BLE Active port 2 select
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLE_DEEP_SLEEP_EXIT
      bit_offset: 20
      bit_width: 1
      description: BLE Deep Sleep Exit
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_ACK_OVRD_EN
      bit_offset: 22
      bit_width: 1
      description: Stop Acknowledge Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_ACK_OVRD
      bit_offset: 23
      bit_width: 1
      description: Stop Acknowledge Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF_OSC_READY
      bit_offset: 24
      bit_width: 1
      description: RF Ref Osc Ready
      read_allowed: true
      write_allowed: false
    - !Field
      name: RF_OSC_READY_OVRD_EN
      bit_offset: 25
      bit_width: 1
      description: RF Ref Osc Ready Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF_OSC_READY_OVRD
      bit_offset: 26
      bit_width: 1
      description: RF Ref Osc Ready Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLOCK_RADIO_RESETS
      bit_offset: 28
      bit_width: 1
      description: Block Radio Resets
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLOCK_RADIO_OUTPUTS
      bit_offset: 29
      bit_width: 1
      description: Block Radio Outputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_RESET
      bit_offset: 31
      bit_width: 1
      description: Software Reset for the Radio
      read_allowed: true
      write_allowed: true
  - !Register
    name: ACTIVE_DELAY
    addr: 0x40059004
    size_bits: 32
    description: RSIM BLE Active Delay
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLE_ACTIVE_FINE_DELAY
      bit_offset: 0
      bit_width: 6
      description: The SoC Flash is presented with a BLE Active early warning signal
        to allow the Flash to complete any program or erase activities prior to a
        Radio communication event
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLE_ACTIVE_COARSE_DELAY
      bit_offset: 16
      bit_width: 4
      description: The SoC Flash is presented with a BLE Active early warning signal
        to allow the Flash to complete any program or erase activities prior to a
        Radio communication event
      read_allowed: true
      write_allowed: true
  - !Register
    name: MAC_MSB
    addr: 0x40059008
    size_bits: 32
    description: RSIM MAC MSB
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MAC_ADDR_MSB
      bit_offset: 0
      bit_width: 8
      description: MAC Address MSB
      read_allowed: true
      write_allowed: false
  - !Register
    name: MAC_LSB
    addr: 0x4005900c
    size_bits: 32
    description: RSIM MAC LSB
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MAC_ADDR_LSB
      bit_offset: 0
      bit_width: 32
      description: MAC Address LSB
      read_allowed: true
      write_allowed: false
  - !Register
    name: ANA_TEST
    addr: 0x40059010
    size_bits: 32
    description: RSIM Analog Test
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000000
    fields:
    - !Field
      name: ATST_GATE_EN
      bit_offset: 0
      bit_width: 5
      description: ATST Transmission Gate Enables
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_ID
      bit_offset: 24
      bit_width: 4
      description: Radio Version ID number
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
- !Module
  name: DCDC
  description: DC to DC Converter
  base_addr: 0x4005a000
  size: 0x20
  registers:
  - !Register
    name: REG0
    addr: 0x4005a000
    size_bits: 32
    description: DCDC REGISTER 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4180000
    fields:
    - !Field
      name: DCDC_DISABLE_AUTO_CLK_SWITCH
      bit_offset: 1
      bit_width: 1
      description: Disable automatic clock switch from internal oscillator to external
        clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_SEL_CLK
      bit_offset: 2
      bit_width: 1
      description: Select external clock for DCDC when DCDC_DISABLE_AUTO_CLK_SWITCH
        is set.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_PWD_OSC_INT
      bit_offset: 3
      bit_width: 1
      description: Power down internal oscillator. Only set this bit when 32M crystal
        oscillator is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LP_DF_CMP_ENABLE
      bit_offset: 9
      bit_width: 1
      description: Enable low power differential comparators, to sense lower supply
        in pulsed mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_VBAT_DIV_CTRL
      bit_offset: 10
      bit_width: 2
      description: Controls VBAT voltage divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LP_STATE_HYS_L
      bit_offset: 17
      bit_width: 2
      description: Configure the hysteretic lower threshold value in low power mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DCDC_LP_STATE_HYS_H
      bit_offset: 19
      bit_width: 2
      description: Configure the hysteretic upper threshold value in low power mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: HYST_LP_COMP_ADJ
      bit_offset: 21
      bit_width: 1
      description: Adjust hysteretic value in low power comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST_LP_CMP_DISABLE
      bit_offset: 22
      bit_width: 1
      description: Disable hysteresis in low power comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OFFSET_RSNS_LP_ADJ
      bit_offset: 23
      bit_width: 1
      description: Adjust hysteretic value in low power voltage sense.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OFFSET_RSNS_LP_DISABLE
      bit_offset: 24
      bit_width: 1
      description: Disable hysteresis in low power voltage sense.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LESS_I
      bit_offset: 25
      bit_width: 1
      description: Reduce DCDC current. It will save approximately 20 uA in RUN.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWD_CMP_OFFSET
      bit_offset: 26
      bit_width: 1
      description: Power down output range comparator
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_XTALOK_DISABLE
      bit_offset: 27
      bit_width: 1
      description: Disable xtalok detection circuit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSWITCH_STATUS
      bit_offset: 28
      bit_width: 1
      description: Status register to indicate PSWITCH status
      read_allowed: true
      write_allowed: false
    - !Field
      name: VLPS_CONFIG_DCDC_HP
      bit_offset: 29
      bit_width: 1
      description: Selects behavior of DCDC in device VLPS low power mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: VLPR_VLPW_CONFIG_DCDC_HP
      bit_offset: 30
      bit_width: 1
      description: Selects behavior of DCDC in device VLPR and VLPW low power modes
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_STS_DC_OK
      bit_offset: 31
      bit_width: 1
      description: Status register to indicate DCDC lock
      read_allowed: true
      write_allowed: false
  - !Register
    name: REG1
    addr: 0x4005a004
    size_bits: 32
    description: DCDC REGISTER 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x17c21c
    fields:
    - !Field
      name: POSLIMIT_BUCK_IN
      bit_offset: 0
      bit_width: 7
      description: Upper limit duty cycle limit in DC-DC converter
      read_allowed: true
      write_allowed: true
    - !Field
      name: POSLIMIT_BOOST_IN
      bit_offset: 7
      bit_width: 7
      description: Upper limit duty cycle limit in DC-DC converter
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_CM_HST_THRESH
      bit_offset: 21
      bit_width: 1
      description: Enable hysteresis in switching converter common mode analog comparators
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_DF_HST_THRESH
      bit_offset: 22
      bit_width: 1
      description: Enable hysteresis in switching converter differential mode analog
        comparators
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_EN_CM_HYST
      bit_offset: 23
      bit_width: 1
      description: Enable hysteresis in switching converter common mode analog comparators
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_EN_DF_HYST
      bit_offset: 24
      bit_width: 1
      description: Enable hysteresis in switching converter differential mode analog
        comparators
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG2
    addr: 0x4005a008
    size_bits: 32
    description: DCDC REGISTER 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x4009
    fields:
    - !Field
      name: DCDC_LOOPCTRL_DC_C
      bit_offset: 0
      bit_width: 2
      description: Ratio of integral control parameter to proportional control parameter
        in the switching DC-DC converter, it can be used to optimize efficiency and
        loop response
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_DC_FF
      bit_offset: 6
      bit_width: 3
      description: Two complement feed forward step in duty cycle in the switching
        DC-DC converter
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_HYST_SIGN
      bit_offset: 13
      bit_width: 1
      description: Invert the sign of the hysteresis in DC-DC analog comparators.
        This bit is set when in Pulsed mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_TOGGLE_DIF
      bit_offset: 14
      bit_width: 1
      description: Set high to enable supply stepping to change, only after the differential
        control loop has toggled
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_BATTMONITOR_EN_BATADJ
      bit_offset: 15
      bit_width: 1
      description: This bit enables the DC-DC to improve efficiency and minimize ripple
        using the information from the BATT_VAL field
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_BATTMONITOR_BATT_VAL
      bit_offset: 16
      bit_width: 10
      description: Software should be configured to place the battery voltage in this
        register measured with an 8 mV LSB resolution through the ADC
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG3
    addr: 0x4005a00c
    size_bits: 32
    description: DCDC REGISTER 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xa9c6
    fields:
    - !Field
      name: DCDC_VDD1P8CTRL_TRG
      bit_offset: 0
      bit_width: 6
      description: Target value of VDD1P8, 25 mV each step in two ranges, from 0x00
        to 0x11 and 0x20 to 0x3F.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        6: '110'
        17: '10001'
        32: '100000'
        52: '110100'
        63: '111111'
    - !Field
      name: DCDC_VDD1P45CTRL_TRG_BUCK
      bit_offset: 6
      bit_width: 5
      description: Target value of VDD1P45 in buck mode, 25 mV each step from 0x00
        to 0x0F
      read_allowed: true
      write_allowed: true
      enum_values:
        15: '1111'
        7: '111'
        0: '0'
    - !Field
      name: DCDC_VDD1P45CTRL_TRG_BOOST
      bit_offset: 11
      bit_width: 5
      description: Target value of VDD1P45 in boost mode, 25 mV each step from 0x00
        to 0x0F
      read_allowed: true
      write_allowed: true
      enum_values:
        21: '10101'
        15: '1111'
        7: '111'
        0: '0'
    - !Field
      name: DCDC_VDD1P45CTRL_ADJTN
      bit_offset: 17
      bit_width: 4
      description: Adjust value of duty cycle when switching between VDD1P45 and VDD1P8.
        The unit is 1/32 or 3.125%.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_DC_HALFCLK_PULSED
      bit_offset: 21
      bit_width: 1
      description: Set DCDC clock to half frequency for the Pulsed mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_DOUBLE_FETS_PULSED
      bit_offset: 22
      bit_width: 1
      description: Use double switch FET for the Pulsed mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_HALF_FETS_PULSED
      bit_offset: 23
      bit_width: 1
      description: Use half switch FET for the Pulsed mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_DC_HALFCLK
      bit_offset: 24
      bit_width: 1
      description: Set DCDC clock to half frequency for the continuous mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_DOUBLE_FETS
      bit_offset: 25
      bit_width: 1
      description: Use double switch FET for the continuous mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_HALF_FETS
      bit_offset: 26
      bit_width: 1
      description: Use half switch FET for the continuous mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_VDD1P45CTRL_DISABLE_STEP
      bit_offset: 29
      bit_width: 1
      description: Disable stepping for VDD1P45. Must set this bit before enter low
        power modes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_VDD1P8CTRL_DISABLE_STEP
      bit_offset: 30
      bit_width: 1
      description: Disable stepping for VDD1P8. Must set this bit before enter low
        power modes.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG4
    addr: 0x4005a010
    size_bits: 32
    description: DCDC REGISTER 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCDC_SW_SHUTDOWN
      bit_offset: 0
      bit_width: 1
      description: Shut down DCDC in buck mode. DCDC can be turned on by pulling PSWITCH
        to high momentarily (min 50 ms).
      read_allowed: true
      write_allowed: true
    - !Field
      name: UNLOCK
      bit_offset: 16
      bit_width: 16
      description: 0x3E77 KEY-Key needed to unlock HW_POWER_RESET register
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG6
    addr: 0x4005a018
    size_bits: 32
    description: DCDC REGISTER 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSWITCH_INT_RISE_EN
      bit_offset: 0
      bit_width: 1
      description: Enable rising edge detect for interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSWITCH_INT_FALL_EN
      bit_offset: 1
      bit_width: 1
      description: Enable falling edge detect for interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSWITCH_INT_CLEAR
      bit_offset: 2
      bit_width: 1
      description: Write 1 to clear interrupt. Set to 0 after clear.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSWITCH_INT_MUTE
      bit_offset: 3
      bit_width: 1
      description: Mask interrupt to SoC, edge detection result can be read from PSIWTCH_INT_STS.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSWITCH_INT_STS
      bit_offset: 31
      bit_width: 1
      description: PSWITCH edge detection interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: REG7
    addr: 0x4005a01c
    size_bits: 32
    description: DCDC REGISTER 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTEGRATOR_VALUE
      bit_offset: 0
      bit_width: 19
      description: Integrator value which can be loaded in pulsed mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTEGRATOR_VALUE_SEL
      bit_offset: 19
      bit_width: 1
      description: Select the integrator value from above register or saved value
        in hardware.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULSE_RUN_SPEEDUP
      bit_offset: 20
      bit_width: 1
      description: Enable pulse run speedup
      read_allowed: true
      write_allowed: true
- !Module
  name: BLE_RF_REGS
  description: Bluetooth Low Energy RF Registers
  base_addr: 0x4005b000
  size: 0xd0e
  registers:
  - !Register
    name: BLE_PART_ID
    addr: 0x4005bd00
    size_bits: 16
    description: Bluetooth Low Energy Part ID
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: BLE_PART_ID
      bit_offset: 0
      bit_width: 16
      description: BLE Part ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: DSM_STATUS
    addr: 0x4005bd04
    size_bits: 16
    description: DSM Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ORF_SYSCLK_REQ
      bit_offset: 0
      bit_width: 1
      description: RF Oscillator Requested
      read_allowed: true
      write_allowed: false
    - !Field
      name: RIF_LL_ACTIVE
      bit_offset: 1
      bit_width: 1
      description: Link Layer Active
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLE_AFC
    addr: 0x4005bd08
    size_bits: 16
    description: Bluetooth Low Energy AFC
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLE_AFC
      bit_offset: 0
      bit_width: 14
      description: BLE AFC Result
      read_allowed: true
      write_allowed: false
    - !Field
      name: LATCH_AFC_ON_ACCESS_MATCH
      bit_offset: 15
      bit_width: 1
      description: Latch AFC Estimation on Access Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BLE_BSM
    addr: 0x4005bd0c
    size_bits: 16
    description: Bluetooth Low Energy BSM
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BSM_EN_BLE
      bit_offset: 0
      bit_width: 1
      description: BLE Bit Streaming Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: XCVR
  description: Apache 1.0 Transceiver
  base_addr: 0x4005c000
  size: 0x480
  registers:
  - !Register
    name: RX_DIG_CTRL
    addr: 0x4005c000
    size_bits: 32
    description: RX Digital Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_ADC_NEGEDGE
      bit_offset: 0
      bit_width: 1
      description: Receive ADC Negative Edge Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_CH_FILT_BYPASS
      bit_offset: 1
      bit_width: 1
      description: Receive Channel Filter Bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_ADC_RAW_EN
      bit_offset: 2
      bit_width: 1
      description: ADC Raw Mode selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DEC_FILT_OSR
      bit_offset: 4
      bit_width: 3
      description: Decimation Filter Oversampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
    - !Field
      name: RX_INTERP_EN
      bit_offset: 8
      bit_width: 1
      description: Interpolator Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_NORM_EN
      bit_offset: 9
      bit_width: 1
      description: Normalizer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_RSSI_EN
      bit_offset: 10
      bit_width: 1
      description: RSSI Measurement Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_AGC_EN
      bit_offset: 11
      bit_width: 1
      description: AGC Global Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DCOC_EN
      bit_offset: 12
      bit_width: 1
      description: DCOC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DCOC_CAL_EN
      bit_offset: 13
      bit_width: 1
      description: DCOC Calibration Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_IQ_SWAP
      bit_offset: 14
      bit_width: 1
      description: RX IQ Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: AGC_CTRL_0
    addr: 0x4005c004
    size_bits: 32
    description: AGC Control 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLOW_AGC_EN
      bit_offset: 0
      bit_width: 1
      description: Slow AGC Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOW_AGC_SRC
      bit_offset: 1
      bit_width: 2
      description: Slow AGC Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
    - !Field
      name: AGC_FREEZE_EN
      bit_offset: 3
      bit_width: 1
      description: AGC Freeze Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREEZE_AGC_SRC
      bit_offset: 4
      bit_width: 2
      description: Freeze AGC Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
    - !Field
      name: AGC_UP_EN
      bit_offset: 6
      bit_width: 1
      description: AGC Up Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_UP_SRC
      bit_offset: 7
      bit_width: 1
      description: AGC Up Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AGC_DOWN_BBF_STEP_SZ
      bit_offset: 8
      bit_width: 4
      description: AGC_DOWN_BBF_STEP_SZ
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_DOWN_TZA_STEP_SZ
      bit_offset: 12
      bit_width: 4
      description: AGC_DOWN_TZA_STEP_SZ
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_UP_RSSI_THRESH
      bit_offset: 16
      bit_width: 8
      description: AGC UP RSSI Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_DOWN_RSSI_THRESH
      bit_offset: 24
      bit_width: 8
      description: AGC DOWN RSSI Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_CTRL_1
    addr: 0x4005c008
    size_bits: 32
    description: AGC Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_ALT_CODE
      bit_offset: 0
      bit_width: 4
      description: BBF_ALT_CODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_ALT_CODE
      bit_offset: 4
      bit_width: 8
      description: LNM_ALT_CODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_USER_GAIN
      bit_offset: 12
      bit_width: 4
      description: LNM_USER_GAIN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_USER_GAIN
      bit_offset: 16
      bit_width: 4
      description: BBF_USER_GAIN
      read_allowed: true
      write_allowed: true
    - !Field
      name: USER_LNM_GAIN_EN
      bit_offset: 20
      bit_width: 1
      description: User LNM Gain Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: USER_BBF_GAIN_EN
      bit_offset: 21
      bit_width: 1
      description: User BBF Gain Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRESLOW_EN
      bit_offset: 22
      bit_width: 1
      description: Pre-slow Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TZA_GAIN_SETTLE_TIME
      bit_offset: 24
      bit_width: 8
      description: TZA_GAIN_SETTLE_TIME
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_CTRL_2
    addr: 0x4005c00c
    size_bits: 32
    description: AGC Control 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_PDET_RST
      bit_offset: 0
      bit_width: 1
      description: BBF PDET Reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_PDET_RST
      bit_offset: 1
      bit_width: 1
      description: TZA PDET Reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_SETTLE_TIME
      bit_offset: 4
      bit_width: 8
      description: BBF Gain Settle Time
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_PDET_THRESH_LO
      bit_offset: 12
      bit_width: 3
      description: BBF PDET Threshold Low
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: BBF_PDET_THRESH_HI
      bit_offset: 15
      bit_width: 3
      description: BBF PDET Threshold High
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TZA_PDET_THRESH_LO
      bit_offset: 18
      bit_width: 3
      description: TZA PDET Threshold Low
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TZA_PDET_THRESH_HI
      bit_offset: 21
      bit_width: 3
      description: TZA PDET Threshold High
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: AGC_FAST_EXPIRE
      bit_offset: 24
      bit_width: 6
      description: AGC Fast Expire
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_CTRL_3
    addr: 0x4005c010
    size_bits: 32
    description: AGC Control 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AGC_UNFREEZE_TIME
      bit_offset: 0
      bit_width: 13
      description: AGC Unfreeze Time
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_PDET_LO_DLY
      bit_offset: 13
      bit_width: 3
      description: AGC Peak Detect Low Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_RSSI_DELT_H2S
      bit_offset: 16
      bit_width: 7
      description: AGC_RSSI_DELT_H2S
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_H2S_STEP_SZ
      bit_offset: 23
      bit_width: 5
      description: AGC_H2S_STEP_SZ
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_UP_STEP_SZ
      bit_offset: 28
      bit_width: 4
      description: AGC Up Step Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_STAT
    addr: 0x4005c014
    size_bits: 32
    description: AGC Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BBF_PDET_LO_STAT
      bit_offset: 0
      bit_width: 1
      description: BBF Peak Detector Low Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: BBF_PDET_HI_STAT
      bit_offset: 1
      bit_width: 1
      description: BBF Peak Detector High Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZA_PDET_LO_STAT
      bit_offset: 2
      bit_width: 1
      description: TZA Peak Detector Low Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZA_PDET_HI_STAT
      bit_offset: 3
      bit_width: 1
      description: TZA Peak Detector High Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CURR_AGC_IDX
      bit_offset: 4
      bit_width: 5
      description: Current AGC Gain Index
      read_allowed: true
      write_allowed: false
    - !Field
      name: AGC_FROZEN
      bit_offset: 9
      bit_width: 1
      description: AGC Frozen Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSSI_ADC_RAW
      bit_offset: 16
      bit_width: 8
      description: ADC RAW RSSI Reading
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSSI_CTRL_0
    addr: 0x4005c018
    size_bits: 32
    description: RSSI Control 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSSI_USE_VALS
      bit_offset: 0
      bit_width: 1
      description: RSSI Values Selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_HOLD_SRC
      bit_offset: 1
      bit_width: 2
      description: Hold RSSI Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
    - !Field
      name: RSSI_HOLD_EN
      bit_offset: 3
      bit_width: 1
      description: RSSI Hold Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_DEC_EN
      bit_offset: 4
      bit_width: 1
      description: RSSI Decimation Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_IIR_CW_WEIGHT
      bit_offset: 5
      bit_width: 2
      description: RSSI IIR CW Weighting
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
    - !Field
      name: RSSI_IIR_WEIGHT
      bit_offset: 16
      bit_width: 4
      description: RSSI IIR Weighting
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
    - !Field
      name: RSSI_ADJ
      bit_offset: 24
      bit_width: 8
      description: RSSI Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSSI_CTRL_1
    addr: 0x4005c01c
    size_bits: 32
    description: RSSI Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSSI_ED_THRESH0
      bit_offset: 0
      bit_width: 8
      description: RSSI Energy Detect 0 Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_ED_THRESH1
      bit_offset: 8
      bit_width: 8
      description: RSSI Energy Detect 1 Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_ED_THRESH0_H
      bit_offset: 16
      bit_width: 4
      description: RSSI Energy Detect 0 Hysteresis
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_ED_THRESH1_H
      bit_offset: 20
      bit_width: 4
      description: RSSI Energy Detect 1 Hysteresis
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_OUT
      bit_offset: 24
      bit_width: 8
      description: RSSI Reading
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CTRL_0
    addr: 0x4005c020
    size_bits: 32
    description: DCOC Control 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_MAN
      bit_offset: 1
      bit_width: 1
      description: DCOC Manual Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TRACK_EN
      bit_offset: 3
      bit_width: 1
      description: DCOC Tracking Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_CORRECT_EN
      bit_offset: 4
      bit_width: 1
      description: DCOC Correction Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_SIGN_SCALE_IDX
      bit_offset: 5
      bit_width: 2
      description: DCOC Sign Scaling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DCOC_ALPHAC_SCALE_IDX
      bit_offset: 8
      bit_width: 2
      description: DCOC Alpha-C Scaling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DCOC_ALPHA_RADIUS_IDX
      bit_offset: 12
      bit_width: 3
      description: Alpha-R Scaling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: DCOC_CAL_DURATION
      bit_offset: 15
      bit_width: 5
      description: DCOC Calibration Duration
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_CORR_DLY
      bit_offset: 20
      bit_width: 5
      description: DCOC Correction Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_CORR_HOLD_TIME
      bit_offset: 25
      bit_width: 7
      description: DCOC Correction Hold Time
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_CTRL_1
    addr: 0x4005c024
    size_bits: 32
    description: DCOC Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_DCOC_STEP
      bit_offset: 0
      bit_width: 9
      description: DCOC BBF Step Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRACK_FROM_ZERO
      bit_offset: 24
      bit_width: 1
      description: Track from Zero
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BBA_CORR_POL
      bit_offset: 25
      bit_width: 1
      description: BBA Correction Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TZA_CORR_POL
      bit_offset: 26
      bit_width: 1
      description: TZA Correction Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCOC_CTRL_2
    addr: 0x4005c028
    size_bits: 32
    description: DCOC Control 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_DCOC_STEP_RECIP
      bit_offset: 0
      bit_width: 13
      description: DCOC BBF Reciprocal of Step Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_CTRL_3
    addr: 0x4005c02c
    size_bits: 32
    description: DCOC Control 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_DCOC_INIT_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF Init I
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_DCOC_INIT_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Init Q
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_DCOC_INIT_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA Init I
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_DCOC_INIT_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Init Q
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_CTRL_4
    addr: 0x4005c030
    size_bits: 32
    description: DCOC Control 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIG_DCOC_INIT_I
      bit_offset: 0
      bit_width: 12
      description: DCOC DIG Init I
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_DCOC_INIT_Q
      bit_offset: 16
      bit_width: 12
      description: DCOC DIG Init Q
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_CAL_GAIN
    addr: 0x4005c034
    size_bits: 32
    description: DCOC Calibration Gain
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_CAL_GAIN1
      bit_offset: 8
      bit_width: 4
      description: DCOC BBF Calibration Gain 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_CAL_GAIN1
      bit_offset: 12
      bit_width: 4
      description: DCOC TZA Calibration Gain 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_CAL_GAIN2
      bit_offset: 16
      bit_width: 4
      description: DCOC BBF Calibration Gain 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_CAL_GAIN2
      bit_offset: 20
      bit_width: 4
      description: DCOC TZA Calibration Gain 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_CAL_GAIN3
      bit_offset: 24
      bit_width: 4
      description: DCOC BBF Calibration Gain 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_CAL_GAIN3
      bit_offset: 28
      bit_width: 4
      description: DCOC TZA Calibration Gain 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_STAT
    addr: 0x4005c038
    size_bits: 32
    description: DCOC Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x80802020
    fields:
    - !Field
      name: BBF_DCOC_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF DAC I
      read_allowed: true
      write_allowed: false
    - !Field
      name: BBF_DCOC_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF DAC Q
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZA_DCOC_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA DAC I
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZA_DCOC_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA DAC Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_DC_EST
    addr: 0x4005c03c
    size_bits: 32
    description: DCOC DC Estimate
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DC_EST_I
      bit_offset: 0
      bit_width: 12
      description: DCOC DC Estimate I
      read_allowed: true
      write_allowed: false
    - !Field
      name: DC_EST_Q
      bit_offset: 16
      bit_width: 12
      description: DCOC DC Estimate Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL_RCP
    addr: 0x4005c040
    size_bits: 32
    description: DCOC Calibration Reciprocals
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TMP_CALC_RECIP
      bit_offset: 0
      bit_width: 10
      description: DCOC Calculation Reciprocal
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALPHA_CALC_RECIP
      bit_offset: 10
      bit_width: 11
      description: Alpha Calculation Reciprocal
      read_allowed: true
      write_allowed: true
  - !Register
    name: IQMC_CTRL
    addr: 0x4005c04c
    size_bits: 32
    description: IQMC Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x8000
    fields:
    - !Field
      name: IQMC_CAL_EN
      bit_offset: 0
      bit_width: 1
      description: IQ Mismatch Cal Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: IQMC_NUM_ITER
      bit_offset: 8
      bit_width: 8
      description: IQ Mismatch Cal Num Iter
      read_allowed: true
      write_allowed: true
  - !Register
    name: IQMC_CAL
    addr: 0x4005c050
    size_bits: 32
    description: IQMC Calibration
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: IQMC_GAIN_ADJ
      bit_offset: 0
      bit_width: 11
      description: IQ Mismatch Correction Gain Coeff
      read_allowed: true
      write_allowed: true
    - !Field
      name: IQMC_PHASE_ADJ
      bit_offset: 16
      bit_width: 12
      description: IQ Mismatch Correction Phase Coeff
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCA_AGC_VAL_3_0
    addr: 0x4005c054
    size_bits: 32
    description: TCA AGC Step Values 3..0
    read_allowed: true
    write_allowed: true
    reset_value: 0x3c242c14
    fields:
    - !Field
      name: TCA_AGC_VAL_0
      bit_offset: 0
      bit_width: 8
      description: TCA_AGC step 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_VAL_1
      bit_offset: 8
      bit_width: 8
      description: TCA_AGC step 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_VAL_2
      bit_offset: 16
      bit_width: 8
      description: TCA_AGC step 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_VAL_3
      bit_offset: 24
      bit_width: 8
      description: TCA_AGC step 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCA_AGC_VAL_7_4
    addr: 0x4005c058
    size_bits: 32
    description: TCA AGC Step Values 7..4
    read_allowed: true
    write_allowed: true
    reset_value: 0x9c846c54
    fields:
    - !Field
      name: TCA_AGC_VAL_4
      bit_offset: 0
      bit_width: 8
      description: TCA_AGC step 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_VAL_5
      bit_offset: 8
      bit_width: 8
      description: TCA_AGC step 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_VAL_6
      bit_offset: 16
      bit_width: 8
      description: TCA_AGC step 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_VAL_7
      bit_offset: 24
      bit_width: 8
      description: TCA_AGC step 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCA_AGC_VAL_8
    addr: 0x4005c05c
    size_bits: 32
    description: TCA AGC Step Values 8
    read_allowed: true
    write_allowed: true
    reset_value: 0xb4
    fields:
    - !Field
      name: TCA_AGC_VAL_8
      bit_offset: 0
      bit_width: 8
      description: TCA_AGC step 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBF_RES_TUNE_VAL_7_0
    addr: 0x4005c060
    size_bits: 32
    description: BBF Resistor Tune Values 7..0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_RES_TUNE_VAL_0
      bit_offset: 0
      bit_width: 4
      description: BBF Resistor Tune Step 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_VAL_1
      bit_offset: 4
      bit_width: 4
      description: BBF Resistor Tune Step 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_VAL_2
      bit_offset: 8
      bit_width: 4
      description: BBF Resistor Tune Step 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_VAL_3
      bit_offset: 12
      bit_width: 4
      description: BBF Resistor Tune Step 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_VAL_4
      bit_offset: 16
      bit_width: 4
      description: BBF Resistor Tune Step 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_VAL_5
      bit_offset: 20
      bit_width: 4
      description: BBF Resistor Tune Step 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_VAL_6
      bit_offset: 24
      bit_width: 4
      description: BBF Resistor Tune Step 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_VAL_7
      bit_offset: 28
      bit_width: 4
      description: BBF Resistor Tune Step 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBF_RES_TUNE_VAL_10_8
    addr: 0x4005c064
    size_bits: 32
    description: BBF Resistor Tune Values 10..8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_RES_TUNE_VAL_8
      bit_offset: 0
      bit_width: 4
      description: BBF Resistor Tune Step 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_VAL_9
      bit_offset: 4
      bit_width: 4
      description: BBF Resistor Tune Step 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_VAL_10
      bit_offset: 8
      bit_width: 4
      description: BBF Resistor Tune Step 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCA_AGC_LIN_VAL_2_0
    addr: 0x4005c068
    size_bits: 32
    description: TCA AGC Linear Gain Values 2..0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCA_AGC_LIN_VAL_0
      bit_offset: 0
      bit_width: 10
      description: LNM linear gain value for index 0, e.g. nominal value is 10^(-3/20).
        Stored with 2 fractional bits, e.g. round([10^(-3/20)]*2^2) = 3decimal
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_LIN_VAL_1
      bit_offset: 10
      bit_width: 10
      description: TCA AGC Linear Gain Step 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_LIN_VAL_2
      bit_offset: 20
      bit_width: 10
      description: TCA AGC Linear Gain Step 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCA_AGC_LIN_VAL_5_3
    addr: 0x4005c06c
    size_bits: 32
    description: TCA AGC Linear Gain Values 5..3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCA_AGC_LIN_VAL_3
      bit_offset: 0
      bit_width: 10
      description: TCA AGC Linear Gain Step 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_LIN_VAL_4
      bit_offset: 10
      bit_width: 10
      description: TCA AGC Linear Gain Step 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_LIN_VAL_5
      bit_offset: 20
      bit_width: 10
      description: TCA AGC Linear Gain Step 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCA_AGC_LIN_VAL_8_6
    addr: 0x4005c070
    size_bits: 32
    description: TCA AGC Linear Gain Values 8..6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCA_AGC_LIN_VAL_6
      bit_offset: 0
      bit_width: 10
      description: TCA AGC Linear Gain Step 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_LIN_VAL_7
      bit_offset: 10
      bit_width: 10
      description: TCA AGC Linear Gain Step 7
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_AGC_LIN_VAL_8
      bit_offset: 20
      bit_width: 10
      description: TCA AGC Linear Gain Step 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBF_RES_TUNE_LIN_VAL_3_0
    addr: 0x4005c074
    size_bits: 32
    description: BBF Resistor Tune Values 3..0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_0
      bit_offset: 0
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_1
      bit_offset: 8
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_2
      bit_offset: 16
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_3
      bit_offset: 24
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBF_RES_TUNE_LIN_VAL_7_4
    addr: 0x4005c078
    size_bits: 32
    description: BBF Resistor Tune Values 7..4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_4
      bit_offset: 0
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_5
      bit_offset: 8
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_6
      bit_offset: 16
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_7
      bit_offset: 24
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBF_RES_TUNE_LIN_VAL_10_8
    addr: 0x4005c07c
    size_bits: 32
    description: BBF Resistor Tune Values 10..8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_8
      bit_offset: 0
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_9
      bit_offset: 8
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE_LIN_VAL_10
      bit_offset: 16
      bit_width: 8
      description: BBF Resistor Tune Linear Gain Step 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_03_00
    addr: 0x4005c080
    size_bits: 32
    description: AGC Gain Tables Step 03..00
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_GAIN_00
      bit_offset: 0
      bit_width: 4
      description: BBF Gain 00
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_00
      bit_offset: 4
      bit_width: 4
      description: LNM Gain 00
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_01
      bit_offset: 8
      bit_width: 4
      description: BBF Gain 01
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_01
      bit_offset: 12
      bit_width: 4
      description: LNM Gain 01
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_02
      bit_offset: 16
      bit_width: 4
      description: BBF Gain 02
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_02
      bit_offset: 20
      bit_width: 4
      description: LNM Gain 02
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_03
      bit_offset: 24
      bit_width: 4
      description: BBF Gain 03
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_03
      bit_offset: 28
      bit_width: 4
      description: LNM Gain 03
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_07_04
    addr: 0x4005c084
    size_bits: 32
    description: AGC Gain Tables Step 07..04
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_GAIN_04
      bit_offset: 0
      bit_width: 4
      description: BBF Gain 04
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_04
      bit_offset: 4
      bit_width: 4
      description: LNM Gain 04
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_05
      bit_offset: 8
      bit_width: 4
      description: BBF Gain 05
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_05
      bit_offset: 12
      bit_width: 4
      description: LNM Gain 05
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_06
      bit_offset: 16
      bit_width: 4
      description: BBF Gain 06
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_06
      bit_offset: 20
      bit_width: 4
      description: LNM Gain 06
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_07
      bit_offset: 24
      bit_width: 4
      description: BBF Gain 07
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_07
      bit_offset: 28
      bit_width: 4
      description: LNM Gain 07
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_11_08
    addr: 0x4005c088
    size_bits: 32
    description: AGC Gain Tables Step 11..08
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_GAIN_08
      bit_offset: 0
      bit_width: 4
      description: BBF Gain 08
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_08
      bit_offset: 4
      bit_width: 4
      description: LNM Gain 08
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_09
      bit_offset: 8
      bit_width: 4
      description: BBF Gain 09
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_09
      bit_offset: 12
      bit_width: 4
      description: LNM Gain 09
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_10
      bit_offset: 16
      bit_width: 4
      description: BBF Gain 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_10
      bit_offset: 20
      bit_width: 4
      description: LNM Gain 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_11
      bit_offset: 24
      bit_width: 4
      description: BBF Gain 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_11
      bit_offset: 28
      bit_width: 4
      description: LNM Gain 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_15_12
    addr: 0x4005c08c
    size_bits: 32
    description: AGC Gain Tables Step 15..12
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_GAIN_12
      bit_offset: 0
      bit_width: 4
      description: BBF Gain 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_12
      bit_offset: 4
      bit_width: 4
      description: LNM Gain 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_13
      bit_offset: 8
      bit_width: 4
      description: BBF Gain 13
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_13
      bit_offset: 12
      bit_width: 4
      description: LNM Gain 13
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_14
      bit_offset: 16
      bit_width: 4
      description: BBF Gain 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_14
      bit_offset: 20
      bit_width: 4
      description: LNM Gain 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_15
      bit_offset: 24
      bit_width: 4
      description: BBF Gain 15
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_15
      bit_offset: 28
      bit_width: 4
      description: LNM Gain 15
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_19_16
    addr: 0x4005c090
    size_bits: 32
    description: AGC Gain Tables Step 19..16
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_GAIN_16
      bit_offset: 0
      bit_width: 4
      description: BBF Gain 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_16
      bit_offset: 4
      bit_width: 4
      description: LNM Gain 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_17
      bit_offset: 8
      bit_width: 4
      description: BBF Gain 17
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_17
      bit_offset: 12
      bit_width: 4
      description: LNM Gain 17
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_18
      bit_offset: 16
      bit_width: 4
      description: BBF Gain 18
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_18
      bit_offset: 20
      bit_width: 4
      description: LNM Gain 18
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_19
      bit_offset: 24
      bit_width: 4
      description: BBF Gain 193
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_19
      bit_offset: 28
      bit_width: 4
      description: LNM Gain 19
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_23_20
    addr: 0x4005c094
    size_bits: 32
    description: AGC Gain Tables Step 23..20
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_GAIN_20
      bit_offset: 0
      bit_width: 4
      description: BBF Gain 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_20
      bit_offset: 4
      bit_width: 4
      description: LNM Gain 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_21
      bit_offset: 8
      bit_width: 4
      description: BBF Gain 21
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_21
      bit_offset: 12
      bit_width: 4
      description: LNM Gain 21
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_22
      bit_offset: 16
      bit_width: 4
      description: BBF Gain 22
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_22
      bit_offset: 20
      bit_width: 4
      description: LNM Gain 22
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_23
      bit_offset: 24
      bit_width: 4
      description: BBF Gain 23
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_23
      bit_offset: 28
      bit_width: 4
      description: LNM Gain 23
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_26_24
    addr: 0x4005c098
    size_bits: 32
    description: AGC Gain Tables Step 26..24
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_GAIN_24
      bit_offset: 0
      bit_width: 4
      description: BBF Gain 24
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_24
      bit_offset: 4
      bit_width: 4
      description: LNM Gain 24
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_25
      bit_offset: 8
      bit_width: 4
      description: BBF Gain 25
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_25
      bit_offset: 12
      bit_width: 4
      description: LNM Gain 25
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_GAIN_26
      bit_offset: 16
      bit_width: 4
      description: BBF Gain 26
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_GAIN_26
      bit_offset: 20
      bit_width: 4
      description: LNM Gain 26
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_CAL_ALPHA
    addr: 0x4005c16c
    size_bits: 32
    description: DCOC Calibration Alpha
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_ALPHA_I
      bit_offset: 0
      bit_width: 16
      description: DCOC Calibration I-channel ALPHA constant
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_ALPHA_Q
      bit_offset: 16
      bit_width: 16
      description: DCOC_CAL_ALPHA_Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL_BETA
    addr: 0x4005c170
    size_bits: 32
    description: DCOC Calibration Beta
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_BETA_I
      bit_offset: 0
      bit_width: 16
      description: DCOC_CAL_BETA_I
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_BETA_Q
      bit_offset: 16
      bit_width: 16
      description: DCOC_CAL_BETA_Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL_GAMMA
    addr: 0x4005c174
    size_bits: 32
    description: DCOC Calibration Gamma
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_GAMMA_I
      bit_offset: 0
      bit_width: 16
      description: DCOC_CAL_GAMMA_I
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_GAMMA_Q
      bit_offset: 16
      bit_width: 16
      description: DCOC_CAL_GAMMA_Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL_IIR
    addr: 0x4005c178
    size_bits: 32
    description: DCOC Calibration IIR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_CAL_IIR1A_IDX
      bit_offset: 0
      bit_width: 2
      description: DCOC Calibration IIR 1A Index
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
    - !Field
      name: DCOC_CAL_IIR2A_IDX
      bit_offset: 2
      bit_width: 2
      description: DCOC Calibration IIR 2A Index
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
    - !Field
      name: DCOC_CAL_IIR3A_IDX
      bit_offset: 4
      bit_width: 2
      description: DCOC Calibration IIR 3A Index
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
  - !Register
    name: TX_DIG_CTRL
    addr: 0x4005c200
    size_bits: 32
    description: TX Digital Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x140
    fields:
    - !Field
      name: DFT_MODE
      bit_offset: 0
      bit_width: 3
      description: Radio DFT Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DFT_EN
      bit_offset: 3
      bit_width: 1
      description: Radio DFT Mode Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DFT_LFSR_LEN
      bit_offset: 4
      bit_width: 3
      description: DFT LFSR Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: LFSR_EN
      bit_offset: 7
      bit_width: 1
      description: DFT LFSR Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DFT_CLK_SEL
      bit_offset: 8
      bit_width: 3
      description: DFT Clock Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TONE_SEL
      bit_offset: 12
      bit_width: 2
      description: DFT Tone Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: POL
      bit_offset: 16
      bit_width: 1
      description: Oversample Clock Capture Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DP_SEL
      bit_offset: 20
      bit_width: 1
      description: Data Padding Pattern Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FREQ_WORD_ADJ
      bit_offset: 22
      bit_width: 10
      description: GFSK Frequency Word Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_DATA_PAD_PAT
    addr: 0x4005c204
    size_bits: 32
    description: TX Data Padding Pattern
    read_allowed: true
    write_allowed: true
    reset_value: 0x7fff55aa
    fields:
    - !Field
      name: DATA_PADDING_PAT_0
      bit_offset: 0
      bit_width: 8
      description: Data Padding Pattern 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_PADDING_PAT_1
      bit_offset: 8
      bit_width: 8
      description: Data Padding Pattern 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DFT_LFSR_OUT
      bit_offset: 16
      bit_width: 15
      description: Transmit DFT LFSR Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: LRM
      bit_offset: 31
      bit_width: 1
      description: LFSR Reset Mask
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_GFSK_MOD_CTRL
    addr: 0x4005c208
    size_bits: 32
    description: TX GFSK Modulation Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x3014000
    fields:
    - !Field
      name: GFSK_MULTIPLY_TABLE_MANUAL
      bit_offset: 0
      bit_width: 16
      description: GFSK Multiply Lookup Table Override Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: GFSK_MI
      bit_offset: 16
      bit_width: 2
      description: GFSK Modulation Index
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: GFSK_MLD
      bit_offset: 20
      bit_width: 1
      description: GFSK Multiply Lookup Table Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: GFSK_SYMBOL_RATE
      bit_offset: 24
      bit_width: 3
      description: GFSK Symbol Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
    - !Field
      name: GFSK_FLD
      bit_offset: 28
      bit_width: 1
      description: GFSK Filter Lookup Table Disable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_GFSK_COEFF2
    addr: 0x4005c20c
    size_bits: 32
    description: TX GFSK Filter Coefficients 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0630401
    fields:
    - !Field
      name: GFSK_FILTER_COEFF_MANUAL2
      bit_offset: 0
      bit_width: 32
      description: GFSK Manual Filter Coefficients[63:32]
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_GFSK_COEFF1
    addr: 0x4005c210
    size_bits: 32
    description: TX GFSK Filter Coefficients 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xbb29960d
    fields:
    - !Field
      name: GFSK_FILTER_COEFF_MANUAL1
      bit_offset: 0
      bit_width: 32
      description: GFSK Manual Filter Coefficient [31:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_FSK_MOD_SCALE
    addr: 0x4005c214
    size_bits: 32
    description: TX FSK Modulation Scale
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff1800
    fields:
    - !Field
      name: FSK_MODULATION_SCALE_0
      bit_offset: 0
      bit_width: 13
      description: FSK Modulation Scale for a data 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSK_MODULATION_SCALE_1
      bit_offset: 16
      bit_width: 13
      description: FSK Modulation Scale for a data 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_DFT_MOD_PAT
    addr: 0x4005c218
    size_bits: 32
    description: TX DFT Modulation Pattern
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFT_MOD_PATTERN
      bit_offset: 0
      bit_width: 32
      description: DFT Modulation Pattern
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_DFT_TONE_0_1
    addr: 0x4005c21c
    size_bits: 32
    description: TX DFT Tones 0 and 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000fff
    fields:
    - !Field
      name: DFT_TONE_1
      bit_offset: 0
      bit_width: 13
      description: DFT Tone 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DFT_TONE_0
      bit_offset: 16
      bit_width: 13
      description: DFT Tone 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_DFT_TONE_2_3
    addr: 0x4005c220
    size_bits: 32
    description: TX DFT Tones 2 and 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1e0001ff
    fields:
    - !Field
      name: DFT_TONE_3
      bit_offset: 0
      bit_width: 13
      description: DFT Tone 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DFT_TONE_2
      bit_offset: 16
      bit_width: 13
      description: DFT Tone 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_MOD_OVRD
    addr: 0x4005c228
    size_bits: 32
    description: PLL Modulation Overrides
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODULATION_WORD_MANUAL
      bit_offset: 0
      bit_width: 13
      description: Manual Modulation Word
      read_allowed: true
      write_allowed: true
    - !Field
      name: MOD_DIS
      bit_offset: 15
      bit_width: 1
      description: Disable Modulation Word
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_BANK_MANUAL
      bit_offset: 16
      bit_width: 8
      description: Manual HPM bank
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_BANK_DIS
      bit_offset: 27
      bit_width: 1
      description: Disable HPM Bank
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_LSB_MANUAL
      bit_offset: 28
      bit_width: 2
      description: Manual HPM LSB
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_LSB_DIS
      bit_offset: 31
      bit_width: 1
      description: Disable HPM LSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_CHAN_MAP
    addr: 0x4005c22c
    size_bits: 32
    description: PLL Channel Mapping
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CHANNEL_NUM
      bit_offset: 0
      bit_width: 7
      description: Protocol specific Channel Number for PLL Frequency Mapping
      read_allowed: true
      write_allowed: true
    - !Field
      name: BOC
      bit_offset: 8
      bit_width: 1
      description: BLE Channel Number Override
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BMR
      bit_offset: 9
      bit_width: 1
      description: BLE MBAN Channel Remap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZOC
      bit_offset: 10
      bit_width: 1
      description: Zigbee Channel Number Override
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PLL_LOCK_DETECT
    addr: 0x4005c230
    size_bits: 32
    description: PLL Lock Detect
    read_allowed: true
    write_allowed: true
    reset_value: 0x202600
    fields:
    - !Field
      name: CT_FAIL
      bit_offset: 0
      bit_width: 1
      description: Real time status of Coarse Tune Fail signal
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTFF
      bit_offset: 1
      bit_width: 1
      description: CTUNE Failure Flag, held until cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_FAIL
      bit_offset: 2
      bit_width: 1
      description: Real time status of Cycle Slip circuit
      read_allowed: true
      write_allowed: false
    - !Field
      name: CSFF
      bit_offset: 3
      bit_width: 1
      description: Cycle Slip Failure Flag, held until cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: FT_FAIL
      bit_offset: 4
      bit_width: 1
      description: Real time status of Frequency Target Failure
      read_allowed: true
      write_allowed: false
    - !Field
      name: FTFF
      bit_offset: 5
      bit_width: 1
      description: Frequency Target Failure Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TAFF
      bit_offset: 7
      bit_width: 1
      description: TSM Abort Failure Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_LDF_LEV
      bit_offset: 8
      bit_width: 4
      description: CTUNE Lock Detect Fail Level
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTF_RX_THRSH
      bit_offset: 12
      bit_width: 6
      description: RX Frequency Target Fail Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTW_RX
      bit_offset: 19
      bit_width: 1
      description: RX Frequency Target Window time select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTF_TX_THRSH
      bit_offset: 20
      bit_width: 6
      description: TX Frequency Target Fail Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTW_TX
      bit_offset: 27
      bit_width: 1
      description: TX Frequency Target Window time select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PLL_HP_MOD_CTRL
    addr: 0x4005c234
    size_bits: 32
    description: PLL High Port Modulation Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x840000
    fields:
    - !Field
      name: HPM_SDM_MANUAL
      bit_offset: 0
      bit_width: 10
      description: PLL HPM SDM MANUAL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPFF
      bit_offset: 13
      bit_width: 1
      description: HPM SDM Invalid Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: HP_SDM_INV
      bit_offset: 14
      bit_width: 1
      description: Invert HPM SDM
      read_allowed: true
      write_allowed: true
    - !Field
      name: HP_SDM_DIS
      bit_offset: 15
      bit_width: 1
      description: Disable HPM SDM
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_LFSR_LEN
      bit_offset: 16
      bit_width: 3
      description: HPM LFSR Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: HP_DTH_SCL
      bit_offset: 20
      bit_width: 1
      description: HPM Dither Scale
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_DTH_EN
      bit_offset: 23
      bit_width: 1
      description: Dither Enable for HPM LFSR
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_SCALE
      bit_offset: 24
      bit_width: 2
      description: HPM Scale Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: HP_MOD_INV
      bit_offset: 31
      bit_width: 1
      description: HPM Invert
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_HPM_CAL_CTRL
    addr: 0x4005c238
    size_bits: 32
    description: PLL HPM Calibration Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x400002a2
    fields:
    - !Field
      name: HPM_CAL_FACTOR
      bit_offset: 0
      bit_width: 13
      description: High Port Modulation Calibration Factor
      read_allowed: true
      write_allowed: false
    - !Field
      name: HP_CAL_DIS
      bit_offset: 15
      bit_width: 1
      description: If this bit is set, the lookup table value for the HPM Calibration
        Factor is overridden by the HPM_CAL_FACTOR_MANUAL register
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_CAL_FACTOR_MANUAL
      bit_offset: 16
      bit_width: 13
      description: HPM Manual Calibration Factor
      read_allowed: true
      write_allowed: true
    - !Field
      name: HP_CAL_ARY
      bit_offset: 30
      bit_width: 1
      description: High Port Modulation Calibration Array Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HP_CAL_TIME
      bit_offset: 31
      bit_width: 1
      description: High Port Modulation Calibration Time
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PLL_LD_HPM_CAL1
    addr: 0x4005c23c
    size_bits: 32
    description: PLL Cycle Slip Lock Detect Configuration and HPM Calibration 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x44300000
    fields:
    - !Field
      name: CNT_1
      bit_offset: 0
      bit_width: 17
      description: High Port Modulation Counter Value 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CS_WT
      bit_offset: 20
      bit_width: 3
      description: Cycle Slip Wait Time
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CS_FW
      bit_offset: 24
      bit_width: 3
      description: Cycle Slip Flag Window
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CS_FCNT
      bit_offset: 28
      bit_width: 4
      description: Cycle Slip Flag Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_LD_HPM_CAL2
    addr: 0x4005c240
    size_bits: 32
    description: PLL Cycle Slip Lock Detect Configuration and HPM Calibration 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x2100000
    fields:
    - !Field
      name: CNT_2
      bit_offset: 0
      bit_width: 17
      description: High Port Modulation Counter Value 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: CS_RC
      bit_offset: 20
      bit_width: 1
      description: Cycle Slip Recycle
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_FT
      bit_offset: 24
      bit_width: 5
      description: Cycle Slip Flag Timeout
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_HPM_SDM_FRACTION
    addr: 0x4005c244
    size_bits: 32
    description: PLL HPM SDM Fraction
    read_allowed: true
    write_allowed: true
    reset_value: 0x1ff0000
    fields:
    - !Field
      name: HPM_NUM_SELECTED
      bit_offset: 0
      bit_width: 10
      description: HPM_NUM_SELECTED
      read_allowed: true
      write_allowed: false
    - !Field
      name: HPM_DENOM
      bit_offset: 16
      bit_width: 10
      description: High Port Modulation Denominator
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_LP_MOD_CTRL
    addr: 0x4005c248
    size_bits: 32
    description: PLL Low Port Modulation Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x8080000
    fields:
    - !Field
      name: PLL_LOOP_DIVIDER_MANUAL
      bit_offset: 0
      bit_width: 6
      description: PLL Loop Divider Manual
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_LD_DIS
      bit_offset: 11
      bit_width: 1
      description: PLL Loop Divider Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPFF
      bit_offset: 13
      bit_width: 1
      description: LPM SDM Invalid Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_SDM_INV
      bit_offset: 14
      bit_width: 1
      description: Invert LPM SDM
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_SDM_DIS
      bit_offset: 15
      bit_width: 1
      description: Disable LPM SDM
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_DTH_SCL
      bit_offset: 16
      bit_width: 4
      description: LPM Dither Scale
      read_allowed: true
      write_allowed: true
      enum_values:
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
    - !Field
      name: LPM_D_CTRL
      bit_offset: 22
      bit_width: 1
      description: LPM Dither Control in Override Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_D_OVRD
      bit_offset: 23
      bit_width: 1
      description: LPM Dither Override Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_SCALE
      bit_offset: 24
      bit_width: 4
      description: LPM Scale Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
  - !Register
    name: PLL_LP_SDM_CTRL1
    addr: 0x4005c24c
    size_bits: 32
    description: PLL Low Port SDM Control 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x260026
    fields:
    - !Field
      name: LPM_INTG_SELECTED
      bit_offset: 0
      bit_width: 7
      description: Low Port Modulation Integer Value Selected
      read_allowed: true
      write_allowed: false
    - !Field
      name: LPM_INTG
      bit_offset: 16
      bit_width: 7
      description: Low Port Modulation Integer Manual Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDM_MAP_DIS
      bit_offset: 31
      bit_width: 1
      description: SDM Mapping Disable
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_LP_SDM_CTRL2
    addr: 0x4005c250
    size_bits: 32
    description: PLL Low Port SDM Control 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: LPM_NUM
      bit_offset: 0
      bit_width: 28
      description: Low Port Modulation Numerator
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_LP_SDM_CTRL3
    addr: 0x4005c254
    size_bits: 32
    description: PLL Low Port SDM Control 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: LPM_DENOM
      bit_offset: 0
      bit_width: 28
      description: Low Port Modulation Denominator
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_LP_SDM_NUM
    addr: 0x4005c258
    size_bits: 32
    description: PLL Low Port SDM Numerator Applied
    read_allowed: true
    write_allowed: false
    reset_value: 0xe200000
    fields:
    - !Field
      name: LPM_NUM_SELECTED
      bit_offset: 0
      bit_width: 28
      description: Low Port Modulation Numerator Applied
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_LP_SDM_DENOM
    addr: 0x4005c25c
    size_bits: 32
    description: PLL Low Port SDM Denominator Applied
    read_allowed: true
    write_allowed: false
    reset_value: 0x4000000
    fields:
    - !Field
      name: LPM_DENOM_SELECTED
      bit_offset: 0
      bit_width: 28
      description: Low Port Modulation Denominator Selected
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_DELAY_MATCH
    addr: 0x4005c260
    size_bits: 32
    description: PLL Delay Matching
    read_allowed: true
    write_allowed: true
    reset_value: 0x201
    fields:
    - !Field
      name: LP_SDM_DELAY
      bit_offset: 0
      bit_width: 4
      description: LP_SDM_DELAY
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_SDM_DELAY
      bit_offset: 8
      bit_width: 4
      description: HPM_SDM_DELAY
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_BANK_DELAY
      bit_offset: 16
      bit_width: 4
      description: HPM Bank Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_CTUNE_CTRL
    addr: 0x4005c264
    size_bits: 32
    description: PLL Coarse Tune Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTUNE_TARGET_MANUAL
      bit_offset: 0
      bit_width: 12
      description: CTUNE Target Manual
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_TD
      bit_offset: 15
      bit_width: 1
      description: CTUNE Target Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_ADJUST
      bit_offset: 16
      bit_width: 4
      description: CTUNE Count Adjustment
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_MANUAL
      bit_offset: 24
      bit_width: 7
      description: CTUNE Manual
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_DIS
      bit_offset: 31
      bit_width: 1
      description: CTUNE Disable
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_CTUNE_CNT6
    addr: 0x4005c268
    size_bits: 32
    description: PLL Coarse Tune Count 6
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CTUNE_COUNT_6
      bit_offset: 0
      bit_width: 12
      description: CTUNE Count 6
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_CTUNE_CNT5_4
    addr: 0x4005c26c
    size_bits: 32
    description: PLL Coarse Tune Counts 5 and 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CTUNE_COUNT_4
      bit_offset: 0
      bit_width: 12
      description: CTUNE Count 4
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_COUNT_5
      bit_offset: 16
      bit_width: 12
      description: CTUNE Count 5
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_CTUNE_CNT3_2
    addr: 0x4005c270
    size_bits: 32
    description: PLL Coarse Tune Counts 3 and 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CTUNE_COUNT_2
      bit_offset: 0
      bit_width: 12
      description: CTUNE Count 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_COUNT_3
      bit_offset: 16
      bit_width: 12
      description: CTUNE Count 3
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_CTUNE_CNT1_0
    addr: 0x4005c274
    size_bits: 32
    description: PLL Coarse Tune Counts 1 and 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CTUNE_COUNT_0
      bit_offset: 0
      bit_width: 12
      description: CTUNE Count 0
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_COUNT_1
      bit_offset: 16
      bit_width: 12
      description: CTUNE Count 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_CTUNE_RESULTS
    addr: 0x4005c278
    size_bits: 32
    description: PLL Coarse Tune Results
    read_allowed: true
    write_allowed: false
    reset_value: 0x9620040
    fields:
    - !Field
      name: CTUNE_SELECTED
      bit_offset: 0
      bit_width: 7
      description: Coarse Tune Band to VCO
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_BEST_DIFF
      bit_offset: 8
      bit_width: 8
      description: Coarse Tune Absolute Best Difference
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_FREQ_TARGET
      bit_offset: 16
      bit_width: 12
      description: Coarse Tune Frequency Target
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTRL
    addr: 0x4005c280
    size_bits: 32
    description: Transceiver Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROTOCOL
      bit_offset: 0
      bit_width: 3
      description: Radio Protocol Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TGT_PWR_SRC
      bit_offset: 4
      bit_width: 2
      description: Target Power Source
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_CLK_FREQ
      bit_offset: 6
      bit_width: 2
      description: Radio Reference Clock Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
  - !Register
    name: STATUS
    addr: 0x4005c284
    size_bits: 32
    description: Transceiver Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TSM_COUNT
      bit_offset: 0
      bit_width: 8
      description: TSM Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLL_SEQ_STATE
      bit_offset: 8
      bit_width: 4
      description: PLL Sequence State
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        2: '10'
        3: '11'
        6: '110'
        8: '1000'
        12: '1100'
        15: '1111'
    - !Field
      name: RX_MODE
      bit_offset: 12
      bit_width: 1
      description: Receive Mode
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_MODE
      bit_offset: 13
      bit_width: 1
      description: Transmit Mode
      read_allowed: true
      write_allowed: false
    - !Field
      name: BTLE_SYSCLK_REQ
      bit_offset: 16
      bit_width: 1
      description: BTLE System Clock Request
      read_allowed: true
      write_allowed: false
    - !Field
      name: RIF_LL_ACTIVE
      bit_offset: 17
      bit_width: 1
      description: Link Layer Active Indication
      read_allowed: true
      write_allowed: false
    - !Field
      name: XTAL_READY
      bit_offset: 18
      bit_width: 1
      description: RF Osciallator Xtal Ready
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOC_USING_RF_OSC_CLK
      bit_offset: 19
      bit_width: 1
      description: SOC Using RF Clock Indication
      read_allowed: true
      write_allowed: false
  - !Register
    name: SOFT_RESET
    addr: 0x4005c288
    size_bits: 32
    description: Soft Reset
    read_allowed: true
    write_allowed: false
  - !Register
    name: OVERWRITE_VER
    addr: 0x4005c290
    size_bits: 32
    description: Overwrite Version
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERWRITE_VER
      bit_offset: 0
      bit_width: 8
      description: Overwrite Version Number.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CTRL
    addr: 0x4005c294
    size_bits: 32
    description: DMA Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA_I_EN
      bit_offset: 0
      bit_width: 1
      description: DMA I Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA_Q_EN
      bit_offset: 1
      bit_width: 1
      description: DMA Q Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DMA_DATA
    addr: 0x4005c298
    size_bits: 32
    description: DMA Data
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DMA_DATA_11_0
      bit_offset: 0
      bit_width: 12
      description: DMA_DATA_11_0
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_DATA_27_16
      bit_offset: 16
      bit_width: 12
      description: DMA_DATA_27_16
      read_allowed: true
      write_allowed: false
  - !Register
    name: DTEST_CTRL
    addr: 0x4005c29c
    size_bits: 32
    description: Digital Test Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTEST_PAGE
      bit_offset: 0
      bit_width: 6
      description: DTEST Page Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEST_EN
      bit_offset: 7
      bit_width: 1
      description: DTEST Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPIO0_OVLAY_PIN
      bit_offset: 8
      bit_width: 4
      description: GPIO 0 Overlay Pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO1_OVLAY_PIN
      bit_offset: 12
      bit_width: 4
      description: GPIO 1 Overlay Pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_GPIO_OVLAY_0
      bit_offset: 16
      bit_width: 1
      description: TSM GPIO 0 Overlay Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_GPIO_OVLAY_1
      bit_offset: 17
      bit_width: 1
      description: TSM GPIO 1 Overlay Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEST_SHFT
      bit_offset: 24
      bit_width: 3
      description: DTEST Shift Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: RAW_MODE_I
      bit_offset: 28
      bit_width: 1
      description: DTEST Raw Mode Enable for I Channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: RAW_MODE_Q
      bit_offset: 29
      bit_width: 1
      description: DTEST Raw Mode Enable for Q Channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: PB_CTRL
    addr: 0x4005c2a0
    size_bits: 32
    description: Packet Buffer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PB_PROTECT
      bit_offset: 0
      bit_width: 1
      description: PB Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TSM_CTRL
    addr: 0x4005c2c0
    size_bits: 32
    description: Transceiver Sequence Manager Control
    read_allowed: true
    write_allowed: true
    reset_value: 0xff000000
    fields:
    - !Field
      name: FORCE_TX_EN
      bit_offset: 2
      bit_width: 1
      description: Force Transmit Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Force Receive Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PA_RAMP_SEL
      bit_offset: 4
      bit_width: 2
      description: PA Ramp Selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_PADDING_EN
      bit_offset: 6
      bit_width: 1
      description: Data Padding Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_ABORT_DIS
      bit_offset: 16
      bit_width: 1
      description: Transmit Abort Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ABORT_DIS
      bit_offset: 17
      bit_width: 1
      description: Receive Abort Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ABORT_ON_CTUNE
      bit_offset: 18
      bit_width: 1
      description: Abort On Coarse Tune Lock Detect Failure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ABORT_ON_CYCLE_SLIP
      bit_offset: 19
      bit_width: 1
      description: Abort On Cycle Slip Lock Detect Failure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ABORT_ON_FREQ_TARG
      bit_offset: 20
      bit_width: 1
      description: Abort On Frequency Target Lock Detect Failure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BKPT
      bit_offset: 24
      bit_width: 8
      description: TSM Breakpoint
      read_allowed: true
      write_allowed: true
  - !Register
    name: END_OF_SEQ
    addr: 0x4005c2c4
    size_bits: 32
    description: End of Sequence Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x65646a67
    fields:
    - !Field
      name: END_OF_TX_WU
      bit_offset: 0
      bit_width: 8
      description: End of TX Warmup
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_OF_TX_WD
      bit_offset: 8
      bit_width: 8
      description: End of TX Warmdown
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_OF_RX_WU
      bit_offset: 16
      bit_width: 8
      description: End of RX Warmup
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_OF_RX_WD
      bit_offset: 24
      bit_width: 8
      description: End of RX Warmdown
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_OVRD0
    addr: 0x4005c2c8
    size_bits: 32
    description: TSM Override 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PLL_REG_EN_OVRD_EN
      bit_offset: 0
      bit_width: 1
      description: Override control for PLL_REG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_REG_EN_OVRD
      bit_offset: 1
      bit_width: 1
      description: Override value for PLL_REG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_REG_EN_OVRD_EN
      bit_offset: 2
      bit_width: 1
      description: Override control for PLL_VCO_REG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_VCO_REG_EN_OVRD
      bit_offset: 3
      bit_width: 1
      description: Override value for PLL_VCO_REG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: QGEN_REG_EN_OVRD_EN
      bit_offset: 4
      bit_width: 1
      description: Override control for QGEN_REG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QGEN_REG_EN_OVRD
      bit_offset: 5
      bit_width: 1
      description: Override value for QGEN_REG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_TX_REG_EN_OVRD_EN
      bit_offset: 6
      bit_width: 1
      description: Override control for TCA_TX_REG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCA_TX_REG_EN_OVRD
      bit_offset: 7
      bit_width: 1
      description: Override value for TCA_TX_REG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ANA_REG_EN_OVRD_EN
      bit_offset: 8
      bit_width: 1
      description: Override control for ADC_ANA_REG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC_ANA_REG_EN_OVRD
      bit_offset: 9
      bit_width: 1
      description: Override value for ADC_ANA_REG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_DIG_REG_EN_OVRD_EN
      bit_offset: 10
      bit_width: 1
      description: Override control for ADC_DIG_REG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC_DIG_REG_EN_OVRD
      bit_offset: 11
      bit_width: 1
      description: Override value for ADC_DIG_REG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_PLL_REF_CLK_EN_OVRD_EN
      bit_offset: 12
      bit_width: 1
      description: Override control for XTAL_PLL_REF_CLK_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XTAL_PLL_REF_CLK_EN_OVRD
      bit_offset: 13
      bit_width: 1
      description: Override value for XTAL_PLL_REF_CLK_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_ADC_REF_CLK_EN_OVRD_EN
      bit_offset: 14
      bit_width: 1
      description: Override control for XTAL_ADC_REF_CLK_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XTAL_ADC_REF_CLK_EN_OVRD
      bit_offset: 15
      bit_width: 1
      description: Override value for XTAL_ADC_REF_CLK_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_AUTOTUNE_EN_OVRD_EN
      bit_offset: 16
      bit_width: 1
      description: Override control for PLL_VCO_AUTOTUNE_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_VCO_AUTOTUNE_EN_OVRD
      bit_offset: 17
      bit_width: 1
      description: Override value for PLL_VCO_AUTOTUNE_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_CYCLE_SLIP_LD_EN_OVRD_EN
      bit_offset: 18
      bit_width: 1
      description: Override control for PLL_CYCLE_SLIP_LD_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_CYCLE_SLIP_LD_EN_OVRD
      bit_offset: 19
      bit_width: 1
      description: Override value for PLL_CYCLE_SLIP_LD_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_EN_OVRD_EN
      bit_offset: 20
      bit_width: 1
      description: Override control for PLL_VCO_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_VCO_EN_OVRD
      bit_offset: 21
      bit_width: 1
      description: Override value for PLL_VCO_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_BUF_RX_EN_OVRD_EN
      bit_offset: 22
      bit_width: 1
      description: Override control for PLL_VCO_BUF_RX_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_VCO_BUF_RX_EN_OVRD
      bit_offset: 23
      bit_width: 1
      description: Override value for PLL_VCO_BUF_RX_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_BUF_TX_EN_OVRD_EN
      bit_offset: 24
      bit_width: 1
      description: Override control for PLL_VCO_BUF_TX_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_VCO_BUF_TX_EN_OVRD
      bit_offset: 25
      bit_width: 1
      description: Override value for PLL_VCO_BUF_TX_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_PA_BUF_EN_OVRD_EN
      bit_offset: 26
      bit_width: 1
      description: Override control for PLL_PA_BUF_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_PA_BUF_EN_OVRD
      bit_offset: 27
      bit_width: 1
      description: Override value for PLL_PA_BUF_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_LDV_EN_OVRD_EN
      bit_offset: 28
      bit_width: 1
      description: Override control for PLL_LDV_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_LDV_EN_OVRD
      bit_offset: 29
      bit_width: 1
      description: Override value for PLL_LDV_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN
      bit_offset: 30
      bit_width: 1
      description: Override control for PLL_RX_LDV_RIPPLE_MUX_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_RX_LDV_RIPPLE_MUX_EN_OVRD
      bit_offset: 31
      bit_width: 1
      description: Override value for PLL_RX_LDV_RIPPLE_MUX_EN
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_OVRD1
    addr: 0x4005c2cc
    size_bits: 32
    description: TSM Override 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN
      bit_offset: 0
      bit_width: 1
      description: Override control for PLL_TX_LDV_RIPPLE_MUX_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_TX_LDV_RIPPLE_MUX_EN_OVRD
      bit_offset: 1
      bit_width: 1
      description: Override value for PLL_TX_LDV_RIPPLE_MUX_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FILTER_CHARGE_EN_OVRD_EN
      bit_offset: 2
      bit_width: 1
      description: Override control for PLL_FILTER_CHARGE_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_FILTER_CHARGE_EN_OVRD
      bit_offset: 3
      bit_width: 1
      description: Override value for PLL_FILTER_CHARGE_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_PHDET_EN_OVRD_EN
      bit_offset: 4
      bit_width: 1
      description: Override control for PLL_PHDET_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_PHDET_EN_OVRD
      bit_offset: 5
      bit_width: 1
      description: Override value for PLL_PHDET_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: QGEN25_EN_OVRD_EN
      bit_offset: 6
      bit_width: 1
      description: Override control for QGEN25_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QGEN25_EN_OVRD
      bit_offset: 7
      bit_width: 1
      description: Override value for QGEN25_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_EN_OVRD_EN
      bit_offset: 8
      bit_width: 1
      description: Override control for TX_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_EN_OVRD
      bit_offset: 9
      bit_width: 1
      description: Override value for TX_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_EN_OVRD_EN
      bit_offset: 10
      bit_width: 1
      description: Override control for ADC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC_EN_OVRD
      bit_offset: 11
      bit_width: 1
      description: Override value for ADC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_BIAS_EN_OVRD_EN
      bit_offset: 12
      bit_width: 1
      description: Override control for ADC_BIAS_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC_BIAS_EN_OVRD
      bit_offset: 13
      bit_width: 1
      description: Override value for ADC_BIAS_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_CLK_EN_OVRD_EN
      bit_offset: 14
      bit_width: 1
      description: Override control for ADC_CLK_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC_CLK_EN_OVRD
      bit_offset: 15
      bit_width: 1
      description: Override value for ADC_CLK_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_I_ADC_EN_OVRD_EN
      bit_offset: 16
      bit_width: 1
      description: Override control for ADC_I_ADC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC_I_ADC_EN_OVRD
      bit_offset: 17
      bit_width: 1
      description: Override value for ADC_I_ADC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_Q_ADC_EN_OVRD_EN
      bit_offset: 18
      bit_width: 1
      description: Override control for ADC_Q_ADC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC_Q_ADC_EN_OVRD
      bit_offset: 19
      bit_width: 1
      description: Override value for ADC_Q_ADC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_DAC1_EN_OVRD_EN
      bit_offset: 20
      bit_width: 1
      description: Override control for ADC_DAC1_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC_DAC1_EN_OVRD
      bit_offset: 21
      bit_width: 1
      description: Override value for ADC_DAC1_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_DAC2_EN_OVRD_EN
      bit_offset: 22
      bit_width: 1
      description: Override control for ADC_DAC2_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC_DAC2_EN_OVRD
      bit_offset: 23
      bit_width: 1
      description: Override value for ADC_DAC2_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_RST_EN_OVRD_EN
      bit_offset: 24
      bit_width: 1
      description: Override control for ADC_RST_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC_RST_EN_OVRD
      bit_offset: 25
      bit_width: 1
      description: Override value for ADC_RST_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_I_EN_OVRD_EN
      bit_offset: 26
      bit_width: 1
      description: Override control for BBF_I_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BBF_I_EN_OVRD
      bit_offset: 27
      bit_width: 1
      description: Override value for BBF_I_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_Q_EN_OVRD_EN
      bit_offset: 28
      bit_width: 1
      description: Override control for BBF_Q_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BBF_Q_EN_OVRD
      bit_offset: 29
      bit_width: 1
      description: Override value for BBF_Q_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_PDET_EN_OVRD_EN
      bit_offset: 30
      bit_width: 1
      description: Override control for BBF_PDET_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BBF_PDET_EN_OVRD
      bit_offset: 31
      bit_width: 1
      description: Override value for BBF_PDET_EN
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_OVRD2
    addr: 0x4005c2d0
    size_bits: 32
    description: TSM Override 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBF_DCOC_EN_OVRD_EN
      bit_offset: 0
      bit_width: 1
      description: Override control for BBF_DCOC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BBF_DCOC_EN_OVRD
      bit_offset: 1
      bit_width: 1
      description: Override value for BBF_DCOC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_EN_OVRD_EN
      bit_offset: 2
      bit_width: 1
      description: Override control for TCA_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCA_EN_OVRD
      bit_offset: 3
      bit_width: 1
      description: Override value for TCA_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_I_EN_OVRD_EN
      bit_offset: 4
      bit_width: 1
      description: Override control for TZA_I_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TZA_I_EN_OVRD
      bit_offset: 5
      bit_width: 1
      description: Override value for TZA_I_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_Q_EN_OVRD_EN
      bit_offset: 6
      bit_width: 1
      description: Override control for TZA_Q_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TZA_Q_EN_OVRD
      bit_offset: 7
      bit_width: 1
      description: Override value for TZA_Q_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_PDET_EN_OVRD_EN
      bit_offset: 8
      bit_width: 1
      description: Override control for TZA_PDET_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TZA_PDET_EN_OVRD
      bit_offset: 9
      bit_width: 1
      description: Override value for TZA_PDET_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_DCOC_EN_OVRD_EN
      bit_offset: 10
      bit_width: 1
      description: Override control for TZA_DCOC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TZA_DCOC_EN_OVRD
      bit_offset: 11
      bit_width: 1
      description: Override value for TZA_DCOC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_DIG_EN_OVRD_EN
      bit_offset: 12
      bit_width: 1
      description: Override control for PLL_DIG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_DIG_EN_OVRD
      bit_offset: 13
      bit_width: 1
      description: Override value for PLL_DIG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DIG_EN_OVRD_EN
      bit_offset: 14
      bit_width: 1
      description: Override control for TX_DIG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_DIG_EN_OVRD
      bit_offset: 15
      bit_width: 1
      description: Override value for TX_DIG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DIG_EN_OVRD_EN
      bit_offset: 16
      bit_width: 1
      description: Override control for RX_DIG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DIG_EN_OVRD
      bit_offset: 17
      bit_width: 1
      description: Override value for RX_DIG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_INIT_OVRD_EN
      bit_offset: 18
      bit_width: 1
      description: Override control for RX_INIT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_INIT_OVRD
      bit_offset: 19
      bit_width: 1
      description: Override value for RX_INIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGMA_DELTA_EN_OVRD_EN
      bit_offset: 20
      bit_width: 1
      description: Override control for SIGMA_DELTA_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIGMA_DELTA_EN_OVRD
      bit_offset: 21
      bit_width: 1
      description: Override value for SIGMA_DELTA_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ZBDEM_RX_EN_OVRD_EN
      bit_offset: 22
      bit_width: 1
      description: Override control for ZBDEM_RX_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZBDEM_RX_EN_OVRD
      bit_offset: 23
      bit_width: 1
      description: Override value for ZBDEM_RX_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_EN_OVRD_EN
      bit_offset: 24
      bit_width: 1
      description: Override control for DCOC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCOC_EN_OVRD
      bit_offset: 25
      bit_width: 1
      description: Override value for DCOC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_INIT_OVRD_EN
      bit_offset: 26
      bit_width: 1
      description: Override control for DCOC_INIT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCOC_INIT_OVRD
      bit_offset: 27
      bit_width: 1
      description: Override value for DCOC_INIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREQ_TARG_LD_EN_OVRD_EN
      bit_offset: 28
      bit_width: 1
      description: Override control for FREQ_TARG_LD_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FREQ_TARG_LD_EN_OVRD
      bit_offset: 29
      bit_width: 1
      description: Override value for FREQ_TARG_LD_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_ADC_TRIG_EN_OVRD_EN
      bit_offset: 30
      bit_width: 1
      description: Override control for SAR_ADC_TRIG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAR_ADC_TRIG_EN_OVRD
      bit_offset: 31
      bit_width: 1
      description: Override value for SAR_ADC_TRIG_EN
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_OVRD3
    addr: 0x4005c2d4
    size_bits: 32
    description: TSM Override 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSM_SPARE0_EN_OVRD_EN
      bit_offset: 0
      bit_width: 1
      description: Override control for TSM_SPARE0_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_SPARE0_EN_OVRD
      bit_offset: 1
      bit_width: 1
      description: Override value for TSM_SPARE0_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE1_EN_OVRD_EN
      bit_offset: 2
      bit_width: 1
      description: Override control for TSM_SPARE1_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_SPARE1_EN_OVRD
      bit_offset: 3
      bit_width: 1
      description: Override value for TSM_SPARE1_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE2_EN_OVRD_EN
      bit_offset: 4
      bit_width: 1
      description: Override control for TSM_SPARE2_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_SPARE2_EN_OVRD
      bit_offset: 5
      bit_width: 1
      description: Override value for TSM_SPARE2_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE3_EN_OVRD_EN
      bit_offset: 6
      bit_width: 1
      description: Override control for TSM_SPARE3_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_SPARE3_EN_OVRD
      bit_offset: 7
      bit_width: 1
      description: Override value for TSM_SPARE3_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MODE_OVRD_EN
      bit_offset: 8
      bit_width: 1
      description: Override control for TX_MODE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_MODE_OVRD
      bit_offset: 9
      bit_width: 1
      description: Override value for TX_MODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MODE_OVRD_EN
      bit_offset: 10
      bit_width: 1
      description: Override control for RX_MODE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_MODE_OVRD
      bit_offset: 11
      bit_width: 1
      description: Override value for RX_MODE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PA_POWER
    addr: 0x4005c2d8
    size_bits: 32
    description: PA Power
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA_POWER
      bit_offset: 0
      bit_width: 4
      description: PA Power
      read_allowed: true
      write_allowed: true
  - !Register
    name: PA_BIAS_TBL0
    addr: 0x4005c2dc
    size_bits: 32
    description: PA Bias Table 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA_BIAS0
      bit_offset: 0
      bit_width: 4
      description: PA_BIAS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_BIAS1
      bit_offset: 8
      bit_width: 4
      description: PA_BIAS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_BIAS2
      bit_offset: 16
      bit_width: 4
      description: PA_BIAS2
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_BIAS3
      bit_offset: 24
      bit_width: 4
      description: PA_BIAS3
      read_allowed: true
      write_allowed: true
  - !Register
    name: PA_BIAS_TBL1
    addr: 0x4005c2e0
    size_bits: 32
    description: PA Bias Table 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA_BIAS4
      bit_offset: 0
      bit_width: 4
      description: PA_BIAS4
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_BIAS5
      bit_offset: 8
      bit_width: 4
      description: PA_BIAS5
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_BIAS6
      bit_offset: 16
      bit_width: 4
      description: PA_BIAS6
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_BIAS7
      bit_offset: 24
      bit_width: 4
      description: PA_BIAS7
      read_allowed: true
      write_allowed: true
  - !Register
    name: RECYCLE_COUNT
    addr: 0x4005c2e4
    size_bits: 32
    description: Recycle Count Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x826
    fields:
    - !Field
      name: RECYCLE_COUNT0
      bit_offset: 0
      bit_width: 8
      description: TSM RX Recycle Count 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECYCLE_COUNT1
      bit_offset: 8
      bit_width: 8
      description: TSM RX Recycle Count 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING00
    addr: 0x4005c2e8
    size_bits: 32
    description: TSM_TIMING00
    read_allowed: true
    write_allowed: true
    reset_value: 0x65006a00
    fields:
    - !Field
      name: PLL_REG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_REG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_REG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_REG_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_REG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_REG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_REG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_REG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING01
    addr: 0x4005c2ec
    size_bits: 32
    description: TSM_TIMING01
    read_allowed: true
    write_allowed: true
    reset_value: 0x65006a00
    fields:
    - !Field
      name: PLL_VCO_REG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_VCO_REG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_REG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_VCO_REG_EN signal or group TX
        sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_REG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_VCO_REG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_REG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_VCO_REG_EN signal or group RX
        sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING02
    addr: 0x4005c2f0
    size_bits: 32
    description: TSM_TIMING02
    read_allowed: true
    write_allowed: true
    reset_value: 0x65006a00
    fields:
    - !Field
      name: QGEN_REG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for QGEN_REG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QGEN_REG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for QGEN_REG_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QGEN_REG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for QGEN_REG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QGEN_REG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for QGEN_REG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING03
    addr: 0x4005c2f4
    size_bits: 32
    description: TSM_TIMING03
    read_allowed: true
    write_allowed: true
    reset_value: 0x65006a00
    fields:
    - !Field
      name: TCA_TX_REG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TCA_TX_REG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_TX_REG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for TCA_TX_REG_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_TX_REG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for TCA_TX_REG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_TX_REG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for TCA_TX_REG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING04
    addr: 0x4005c2f8
    size_bits: 32
    description: TSM_TIMING04
    read_allowed: true
    write_allowed: true
    reset_value: 0x6500ffff
    fields:
    - !Field
      name: ADC_REG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for ADC_REG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_REG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for ADC_REG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING05
    addr: 0x4005c2fc
    size_bits: 32
    description: TSM_TIMING05
    read_allowed: true
    write_allowed: true
    reset_value: 0x650b6a3f
    fields:
    - !Field
      name: PLL_REF_CLK_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_REF_CLK_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_REF_CLK_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_REF_CLK_EN signal or group TX
        sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_REF_CLK_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_REF_CLK_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_REF_CLK_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_REF_CLK_EN signal or group RX
        sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING06
    addr: 0x4005c300
    size_bits: 32
    description: TSM_TIMING06
    read_allowed: true
    write_allowed: true
    reset_value: 0x651affff
    fields:
    - !Field
      name: ADC_CLK_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for ADC_CLK_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_CLK_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for ADC_CLK_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING07
    addr: 0x4005c304
    size_bits: 32
    description: TSM_TIMING07
    read_allowed: true
    write_allowed: true
    reset_value: 0x1a004e00
    fields:
    - !Field
      name: PLL_VCO_AUTOTUNE_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_VCO_AUTOTUNE_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_AUTOTUNE_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_VCO_AUTOTUNE_EN signal or group
        TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_AUTOTUNE_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_VCO_AUTOTUNE_EN signal or group
        RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_AUTOTUNE_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_VCO_AUTOTUNE_EN signal or group
        RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING08
    addr: 0x4005c308
    size_bits: 32
    description: TSM_TIMING08
    read_allowed: true
    write_allowed: true
    reset_value: 0x65336867
    fields:
    - !Field
      name: PLL_CYCLE_SLIP_LD_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_CYCLE_SLIP_LD_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_CYCLE_SLIP_LD_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_CYCLE_SLIP_LD_EN signal or group
        TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_CYCLE_SLIP_LD_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_CYCLE_SLIP_LD_EN signal or group
        RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_CYCLE_SLIP_LD_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_CYCLE_SLIP_LD_EN signal or group
        RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING09
    addr: 0x4005c30c
    size_bits: 32
    description: TSM_TIMING09
    read_allowed: true
    write_allowed: true
    reset_value: 0x65056a05
    fields:
    - !Field
      name: PLL_VCO_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_VCO_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_VCO_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_VCO_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_VCO_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING10
    addr: 0x4005c310
    size_bits: 32
    description: TSM_TIMING10
    read_allowed: true
    write_allowed: true
    reset_value: 0x6509ffff
    fields:
    - !Field
      name: PLL_VCO_BUF_RX_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_VCO_BUF_RX_EN signal or group RX
        sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_BUF_RX_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_VCO_BUF_RX_EN signal or group
        RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING11
    addr: 0x4005c314
    size_bits: 32
    description: TSM_TIMING11
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6a09
    fields:
    - !Field
      name: PLL_VCO_BUF_TX_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_VCO_BUF_TX_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_BUF_TX_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_VCO_BUF_TX_EN signal or group
        TX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING12
    addr: 0x4005c318
    size_bits: 32
    description: TSM_TIMING12
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6a64
    fields:
    - !Field
      name: PLL_PA_BUF_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_PA_BUF_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_PA_BUF_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_PA_BUF_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING13
    addr: 0x4005c31c
    size_bits: 32
    description: TSM_TIMING13
    read_allowed: true
    write_allowed: true
    reset_value: 0x651a6a4e
    fields:
    - !Field
      name: PLL_LDV_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_LDV_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_LDV_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_LDV_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_LDV_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_LDV_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_LDV_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_LDV_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING14
    addr: 0x4005c320
    size_bits: 32
    description: TSM_TIMING14
    read_allowed: true
    write_allowed: true
    reset_value: 0x650affff
    fields:
    - !Field
      name: PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_RX_LDV_RIPPLE_MUX_EN signal or group
        RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_RX_LDV_RIPPLE_MUX_EN signal or
        group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING15
    addr: 0x4005c324
    size_bits: 32
    description: TSM_TIMING15
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6a0a
    fields:
    - !Field
      name: PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_TX_LDV_RIPPLE_MUX_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_TX_LDV_RIPPLE_MUX_EN signal or
        group TX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING16
    addr: 0x4005c328
    size_bits: 32
    description: TSM_TIMING16
    read_allowed: true
    write_allowed: true
    reset_value: 0x1a104e44
    fields:
    - !Field
      name: PLL_FILTER_CHARGE_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_FILTER_CHARGE_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FILTER_CHARGE_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_FILTER_CHARGE_EN signal or group
        TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FILTER_CHARGE_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_FILTER_CHARGE_EN signal or group
        RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FILTER_CHARGE_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_FILTER_CHARGE_EN signal or group
        RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING17
    addr: 0x4005c32c
    size_bits: 32
    description: TSM_TIMING17
    read_allowed: true
    write_allowed: true
    reset_value: 0x65106a44
    fields:
    - !Field
      name: PLL_PHDET_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_PHDET_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_PHDET_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_PHDET_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_PHDET_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_PHDET_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_PHDET_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_PHDET_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING18
    addr: 0x4005c330
    size_bits: 32
    description: TSM_TIMING18
    read_allowed: true
    write_allowed: true
    reset_value: 0x6505ffff
    fields:
    - !Field
      name: QGEN25_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for QGEN25_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QGEN25_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for QGEN25_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING19
    addr: 0x4005c334
    size_bits: 32
    description: TSM_TIMING19
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6864
    fields:
    - !Field
      name: TX_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TX_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for TX_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING20
    addr: 0x4005c338
    size_bits: 32
    description: TSM_TIMING20
    read_allowed: true
    write_allowed: true
    reset_value: 0x651affff
    fields:
    - !Field
      name: ADC_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for ADC_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for ADC_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING21
    addr: 0x4005c33c
    size_bits: 32
    description: TSM_TIMING21
    read_allowed: true
    write_allowed: true
    reset_value: 0x651affff
    fields:
    - !Field
      name: ADC_I_Q_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for ADC_I_Q_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_I_Q_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for ADC_I_Q_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING22
    addr: 0x4005c340
    size_bits: 32
    description: TSM_TIMING22
    read_allowed: true
    write_allowed: true
    reset_value: 0x651affff
    fields:
    - !Field
      name: ADC_DAC_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for ADC_DAC_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_DAC_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for ADC_DAC_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING23
    addr: 0x4005c344
    size_bits: 32
    description: TSM_TIMING23
    read_allowed: true
    write_allowed: true
    reset_value: 0x651affff
    fields:
    - !Field
      name: ADC_RST_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for ADC_RST_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_RST_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for ADC_RST_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING24
    addr: 0x4005c348
    size_bits: 32
    description: TSM_TIMING24
    read_allowed: true
    write_allowed: true
    reset_value: 0x6518ffff
    fields:
    - !Field
      name: BBF_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BBF_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for BBF_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING25
    addr: 0x4005c34c
    size_bits: 32
    description: TSM_TIMING25
    read_allowed: true
    write_allowed: true
    reset_value: 0x6518ffff
    fields:
    - !Field
      name: TCA_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for TCA_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for TCA_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING26
    addr: 0x4005c350
    size_bits: 32
    description: TSM_TIMING26
    read_allowed: true
    write_allowed: true
    reset_value: 0x65096a09
    fields:
    - !Field
      name: PLL_DIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_DIG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_DIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for PLL_DIG_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_DIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_DIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_DIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for PLL_DIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING27
    addr: 0x4005c354
    size_bits: 32
    description: TSM_TIMING27
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6a67
    fields:
    - !Field
      name: TX_DIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TX_DIG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for TX_DIG_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING28
    addr: 0x4005c358
    size_bits: 32
    description: TSM_TIMING28
    read_allowed: true
    write_allowed: true
    reset_value: 0x6562ffff
    fields:
    - !Field
      name: RX_DIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_DIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for RX_DIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING29
    addr: 0x4005c35c
    size_bits: 32
    description: TSM_TIMING29
    read_allowed: true
    write_allowed: true
    reset_value: 0x6362ffff
    fields:
    - !Field
      name: RX_INIT_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_INIT signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_INIT_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for RX_INIT signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING30
    addr: 0x4005c360
    size_bits: 32
    description: TSM_TIMING30
    read_allowed: true
    write_allowed: true
    reset_value: 0x65106a44
    fields:
    - !Field
      name: SIGMA_DELTA_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SIGMA_DELTA_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGMA_DELTA_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for SIGMA_DELTA_EN signal or group TX
        sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGMA_DELTA_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SIGMA_DELTA_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGMA_DELTA_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for SIGMA_DELTA_EN signal or group RX
        sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING31
    addr: 0x4005c364
    size_bits: 32
    description: TSM_TIMING31
    read_allowed: true
    write_allowed: true
    reset_value: 0x6562ffff
    fields:
    - !Field
      name: ZBDEM_RX_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for ZBDEM_RX_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ZBDEM_RX_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for ZBDEM_RX_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING32
    addr: 0x4005c368
    size_bits: 32
    description: TSM_TIMING32
    read_allowed: true
    write_allowed: true
    reset_value: 0x6526ffff
    fields:
    - !Field
      name: DCOC_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for DCOC_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for DCOC_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING33
    addr: 0x4005c36c
    size_bits: 32
    description: TSM_TIMING33
    read_allowed: true
    write_allowed: true
    reset_value: 0x2726ffff
    fields:
    - !Field
      name: DCOC_INIT_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for DCOC_INIT signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_INIT_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for DCOC_INIT signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING34
    addr: 0x4005c370
    size_bits: 32
    description: TSM_TIMING34
    read_allowed: true
    write_allowed: true
    reset_value: 0x65336865
    fields:
    - !Field
      name: FREQ_TARG_LD_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for FREQ_TARG_LD_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREQ_TARG_LD_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for FREQ_TARG_LD_EN signal or group TX
        sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREQ_TARG_LD_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for FREQ_TARG_LD_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREQ_TARG_LD_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for FREQ_TARG_LD_EN signal or group RX
        sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING35
    addr: 0x4005c374
    size_bits: 32
    description: TSM_TIMING35
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: SAR_ADC_TRIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SAR_ADC_TRIG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_ADC_TRIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for SAR_ADC_TRIG_EN signal or group TX
        sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_ADC_TRIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SAR_ADC_TRIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_ADC_TRIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for SAR_ADC_TRIG_EN signal or group RX
        sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING36
    addr: 0x4005c378
    size_bits: 32
    description: TSM_TIMING36
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TSM_SPARE0_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TSM_SPARE0_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE0_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for TSM_SPARE0_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE0_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for TSM_SPARE0_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE0_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for TSM_SPARE0_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING37
    addr: 0x4005c37c
    size_bits: 32
    description: TSM_TIMING37
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TSM_SPARE1_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TSM_SPARE1_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE1_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for TSM_SPARE1_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE1_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for TSM_SPARE1_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE1_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for TSM_SPARE1_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING38
    addr: 0x4005c380
    size_bits: 32
    description: TSM_TIMING38
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TSM_SPARE2_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TSM_SPARE2_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE2_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for TSM_SPARE2_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE2_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for TSM_SPARE2_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE2_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for TSM_SPARE2_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING39
    addr: 0x4005c384
    size_bits: 32
    description: TSM_TIMING39
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TSM_SPARE3_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TSM_SPARE3_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE3_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for TSM_SPARE3_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE3_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for TSM_SPARE3_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE3_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for TSM_SPARE3_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING40
    addr: 0x4005c388
    size_bits: 32
    description: TSM_TIMING40
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: GPIO0_TRIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for GPIO0_TRIG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO0_TRIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for GPIO0_TRIG_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO0_TRIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for GPIO0_TRIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO0_TRIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for GPIO0_TRIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING41
    addr: 0x4005c38c
    size_bits: 32
    description: TSM_TIMING41
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: GPIO1_TRIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for GPIO1_TRIG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO1_TRIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for GPIO1_TRIG_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO1_TRIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for GPIO1_TRIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO1_TRIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for GPIO1_TRIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING42
    addr: 0x4005c390
    size_bits: 32
    description: TSM_TIMING42
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: GPIO2_TRIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for GPIO2_TRIG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO2_TRIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for GPIO2_TRIG_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO2_TRIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for GPIO2_TRIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO2_TRIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for GPIO2_TRIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSM_TIMING43
    addr: 0x4005c394
    size_bits: 32
    description: TSM_TIMING43
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: GPIO3_TRIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for GPIO3_TRIG_EN TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO3_TRIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: Deassertion time setting for GPIO3_TRIG_EN signal or group TX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO3_TRIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for GPIO3_TRIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO3_TRIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: Deassertion time setting for GPIO3_TRIG_EN signal or group RX sequence.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORR_CTRL
    addr: 0x4005c3c0
    size_bits: 32
    description: CORR_CTRL
    read_allowed: true
    write_allowed: true
    reset_value: 0x482
    fields:
    - !Field
      name: CORR_VT
      bit_offset: 0
      bit_width: 8
      description: CORR_VT
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORR_NVAL
      bit_offset: 8
      bit_width: 3
      description: CORR_NVAL
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX_CORR_EN
      bit_offset: 11
      bit_width: 1
      description: MAX_CORR_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MAX_CORR
      bit_offset: 16
      bit_width: 8
      description: RX_MAX_CORR
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_MAX_PREAMBLE
      bit_offset: 24
      bit_width: 8
      description: RX_MAX_PREAMBLE
      read_allowed: true
      write_allowed: false
  - !Register
    name: PN_TYPE
    addr: 0x4005c3c4
    size_bits: 32
    description: PN_TYPE
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PN_TYPE
      bit_offset: 0
      bit_width: 1
      description: PN_TYPE
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_INV
      bit_offset: 1
      bit_width: 1
      description: TX_INV
      read_allowed: true
      write_allowed: true
  - !Register
    name: PN_CODE
    addr: 0x4005c3c8
    size_bits: 32
    description: PN_CODE
    read_allowed: true
    write_allowed: true
    reset_value: 0x744ac39b
    fields:
    - !Field
      name: PN_LSB
      bit_offset: 0
      bit_width: 16
      description: PN_LSB
      read_allowed: true
      write_allowed: true
    - !Field
      name: PN_MSB
      bit_offset: 16
      bit_width: 16
      description: PN_MSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYNC_CTRL
    addr: 0x4005c3cc
    size_bits: 32
    description: Sync Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: SYNC_PER
      bit_offset: 0
      bit_width: 3
      description: Symbol Sync Tracking Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRACK_ENABLE
      bit_offset: 3
      bit_width: 1
      description: TRACK_ENABLE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SNF_THR
    addr: 0x4005c3d0
    size_bits: 32
    description: SNF_THR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SNF_THR
      bit_offset: 0
      bit_width: 8
      description: SNIFF Mode Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: FAD_THR
    addr: 0x4005c3d4
    size_bits: 32
    description: FAD_THR
    read_allowed: true
    write_allowed: true
    reset_value: 0x82
    fields:
    - !Field
      name: FAD_THR
      bit_offset: 0
      bit_width: 8
      description: FAD_THR
      read_allowed: true
      write_allowed: true
  - !Register
    name: ZBDEM_AFC
    addr: 0x4005c3d8
    size_bits: 32
    description: ZBDEM_AFC
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: AFC_EN
      bit_offset: 0
      bit_width: 1
      description: AFC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCD_EN
      bit_offset: 1
      bit_width: 1
      description: DCD Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AFC_OUT
      bit_offset: 8
      bit_width: 5
      description: AFC_OUT
      read_allowed: true
      write_allowed: false
  - !Register
    name: LPPS_CTRL
    addr: 0x4005c3dc
    size_bits: 32
    description: LPPS Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPPS_ENABLE
      bit_offset: 0
      bit_width: 1
      description: LPPS Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPPS_QGEN25_ALLOW
      bit_offset: 1
      bit_width: 1
      description: LPPS_QGEN25_ALLOW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPPS_ADC_ALLOW
      bit_offset: 2
      bit_width: 1
      description: LPPS_ADC_ALLOW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPPS_ADC_CLK_ALLOW
      bit_offset: 3
      bit_width: 1
      description: LPPS_ADC_CLK_ALLOW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPPS_ADC_I_Q_ALLOW
      bit_offset: 4
      bit_width: 1
      description: LPPS_ADC_I_Q_ALLOW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPPS_ADC_DAC_ALLOW
      bit_offset: 5
      bit_width: 1
      description: LPPS_ADC_DAC_ALLOW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPPS_BBF_ALLOW
      bit_offset: 6
      bit_width: 1
      description: LPPS_BBF_ALLOW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPPS_TCA_ALLOW
      bit_offset: 7
      bit_width: 1
      description: LPPS_TCA_ALLOW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ADC_CTRL
    addr: 0x4005c400
    size_bits: 32
    description: ADC Control
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff0001
    fields:
    - !Field
      name: ADC_32MHZ_SEL
      bit_offset: 0
      bit_width: 1
      description: ADC 32MHZ Clock Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_2X_CLK_SEL
      bit_offset: 2
      bit_width: 1
      description: ADC_2X_CLK_SEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_DITHER_ON
      bit_offset: 9
      bit_width: 1
      description: ADC Dither On
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_TEST_ON
      bit_offset: 10
      bit_width: 1
      description: ADC Test On
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_COMP_ON
      bit_offset: 16
      bit_width: 16
      description: ADC Comparator Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADC_TUNE
    addr: 0x4005c404
    size_bits: 32
    description: ADC Tuning
    read_allowed: true
    write_allowed: true
    reset_value: 0x880033
    fields:
    - !Field
      name: ADC_R1_TUNE
      bit_offset: 0
      bit_width: 3
      description: ADC_R1_TUNE
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_R2_TUNE
      bit_offset: 4
      bit_width: 3
      description: ADC_R2_TUNE
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_C1_TUNE
      bit_offset: 16
      bit_width: 4
      description: ADC_C1_TUNE
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_C2_TUNE
      bit_offset: 20
      bit_width: 4
      description: ADC_C2_TUNE
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADC_ADJ
    addr: 0x4005c408
    size_bits: 32
    description: ADC Adjustment
    read_allowed: true
    write_allowed: true
    reset_value: 0x43033033
    fields:
    - !Field
      name: ADC_IB_OPAMP1_ADJ
      bit_offset: 0
      bit_width: 3
      description: ADC_IB_OPAMP1_ADJ
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_IB_OPAMP2_ADJ
      bit_offset: 4
      bit_width: 3
      description: ADC_IB_OPAMP2_ADJ
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_IB_DAC1_ADJ
      bit_offset: 12
      bit_width: 3
      description: ADC_IB_DAC1_ADJ
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_IB_DAC2_ADJ
      bit_offset: 16
      bit_width: 3
      description: ADC_IB_DAC2_ADJ
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_IB_FLSH_ADJ
      bit_offset: 24
      bit_width: 3
      description: ADC_IB_FLSH_ADJ
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_FLSH_RES_ADJ
      bit_offset: 28
      bit_width: 3
      description: ADC_FLSH_RES_ADJ
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADC_REGS
    addr: 0x4005c40c
    size_bits: 32
    description: ADC Regulators
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC_ANA_REG_SUPPLY
      bit_offset: 0
      bit_width: 4
      description: ADC_ANA_REG_SUPPLY
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
        8: '1000'
        9: '1001'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: ADC_REG_DIG_SUPPLY
      bit_offset: 4
      bit_width: 4
      description: ADC_REG_DIG_SUPPLY
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
        8: '1000'
        9: '1001'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: ADC_ANA_REG_BYPASS_ON
      bit_offset: 8
      bit_width: 1
      description: ADC_ANA_REG_BYPASS_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_DIG_REG_BYPASS_ON
      bit_offset: 9
      bit_width: 1
      description: ADC_DIG_REG_BYPASS_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_VCMREF_BYPASS_ON
      bit_offset: 15
      bit_width: 1
      description: ADC_VCMREF_BYPASS_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_INTERNAL_IREF_BYPASS_ON
      bit_offset: 17
      bit_width: 1
      description: ADC_INTERNAL_IREF_BYPASS_ON
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADC_TRIMS
    addr: 0x4005c410
    size_bits: 32
    description: ADC Regulator Trims
    read_allowed: true
    write_allowed: true
    reset_value: 0x444
    fields:
    - !Field
      name: ADC_IREF_OPAMPS_RES_TRIM
      bit_offset: 0
      bit_width: 3
      description: ADC_IREF_OPAMPS_RES_TRIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_IREF_FLSH_RES_TRIM
      bit_offset: 4
      bit_width: 3
      description: ADC_IREF_FLSH_RES_TRIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_VCM_TRIM
      bit_offset: 8
      bit_width: 3
      description: ADC_VCM_TRIM
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADC_TEST_CTRL
    addr: 0x4005c414
    size_bits: 32
    description: ADC Test Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC_ATST_SEL
      bit_offset: 0
      bit_width: 5
      description: ADC Analog Test Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
    - !Field
      name: ADC_DIG_REG_ATST_SEL
      bit_offset: 8
      bit_width: 2
      description: ADC_DIG_REG_ATST_SEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ANA_REG_ATST_SEL
      bit_offset: 12
      bit_width: 2
      description: ADC_ANA_REG_ATST_SEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_ALPHA_RADIUS_GS_IDX
      bit_offset: 24
      bit_width: 3
      description: Alpha-R Scaling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: ADC_SPARE3
      bit_offset: 27
      bit_width: 1
      description: ADC_SPARE3
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBF_CTRL
    addr: 0x4005c420
    size_bits: 32
    description: Baseband Filter Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x173
    fields:
    - !Field
      name: BBF_CAP_TUNE
      bit_offset: 0
      bit_width: 4
      description: BBF_CAP_TUNE
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_RES_TUNE2
      bit_offset: 4
      bit_width: 4
      description: BBF_RES_TUNE2
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_CUR_CNTL
      bit_offset: 8
      bit_width: 1
      description: BBF_CUR_CNTL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BBF_DCOC_ON
      bit_offset: 9
      bit_width: 1
      description: BBF_DCOC_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBF_TMUX_ON
      bit_offset: 11
      bit_width: 1
      description: BBF_TMUX_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_ALPHAC_SCALE_GS_IDX
      bit_offset: 12
      bit_width: 2
      description: DCOC Alpha-C Scaling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: BBF_SPARE_3_2
      bit_offset: 14
      bit_width: 2
      description: BBF_SPARE_3_2
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_ANA_CTRL
    addr: 0x4005c42c
    size_bits: 32
    description: RX Analog Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_ATST_SEL
      bit_offset: 0
      bit_width: 4
      description: RX_ATST_SEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: IQMC_DC_GAIN_ADJ_EN
      bit_offset: 4
      bit_width: 1
      description: IQMC_DC_GAIN_ADJ_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNM_SPARE_3_2_1
      bit_offset: 5
      bit_width: 3
      description: LNM_SPARE_3_2_1
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL_CTRL
    addr: 0x4005c434
    size_bits: 32
    description: Crystal Oscillator Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xacac177
    fields:
    - !Field
      name: XTAL_TRIM
      bit_offset: 0
      bit_width: 8
      description: XTAL Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_GM
      bit_offset: 8
      bit_width: 5
      description: XTAL_GM
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_BYPASS
      bit_offset: 13
      bit_width: 1
      description: XTAL Bypass
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_READY_COUNT_SEL
      bit_offset: 14
      bit_width: 2
      description: XTAL Ready Count Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: XTAL_COMP_BIAS_LO
      bit_offset: 16
      bit_width: 5
      description: XTAL_COMP_BIAS (Low)
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_ALC_START_512U
      bit_offset: 22
      bit_width: 1
      description: XTAL_ALC_START_512U
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XTAL_ALC_ON
      bit_offset: 23
      bit_width: 1
      description: XTAL_ALC_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_COMP_BIAS_HI
      bit_offset: 24
      bit_width: 5
      description: XTAL_COMP_BIAS (High)
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_READY
      bit_offset: 31
      bit_width: 1
      description: XTAL Ready Indicator
      read_allowed: true
      write_allowed: false
  - !Register
    name: XTAL_CTRL2
    addr: 0x4005c438
    size_bits: 32
    description: Crystal Oscillator Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: XTAL_REG_SUPPLY
      bit_offset: 0
      bit_width: 4
      description: XTAL_REG_SUPPLY
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
        8: '1000'
        9: '1001'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: XTAL_REG_BYPASS_ON
      bit_offset: 4
      bit_width: 1
      description: XTAL_REG_BYPASS_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_REG_ON_OVRD_ON
      bit_offset: 8
      bit_width: 1
      description: XTAL_REG_ON_OVRD_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_REG_ON_OVRD
      bit_offset: 9
      bit_width: 1
      description: XTAL_REG_ON_OVRD
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_ON_OVRD_ON
      bit_offset: 10
      bit_width: 1
      description: XTAL_ON_OVRD_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_ON_OVRD
      bit_offset: 11
      bit_width: 1
      description: XTAL_ON_OVRD
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_DIG_CLK_OUT_ON
      bit_offset: 12
      bit_width: 1
      description: XTAL_DIG_CLK_OUT_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_REG_ATST_SEL
      bit_offset: 16
      bit_width: 2
      description: XTAL_REG_ATST_SEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_ATST_SEL
      bit_offset: 24
      bit_width: 2
      description: XTAL_ATST_SEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_ATST_ON
      bit_offset: 26
      bit_width: 1
      description: XTAL_ATST_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_SPARE
      bit_offset: 28
      bit_width: 4
      description: XTAL_SPARE
      read_allowed: true
      write_allowed: true
  - !Register
    name: BGAP_CTRL
    addr: 0x4005c43c
    size_bits: 32
    description: Bandgap Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x87
    fields:
    - !Field
      name: BGAP_CURRENT_TRIM
      bit_offset: 0
      bit_width: 4
      description: BGAP_CURRENT_TRIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: BGAP_VOLTAGE_TRIM
      bit_offset: 4
      bit_width: 4
      description: BGAP_VOLTAGE_TRIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: BGAP_ATST_SEL
      bit_offset: 8
      bit_width: 4
      description: BGAP_ATST_SEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: BGAP_ATST_ON
      bit_offset: 12
      bit_width: 1
      description: BGAP_ATST_ON
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_CTRL
    addr: 0x4005c444
    size_bits: 32
    description: PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x23
    fields:
    - !Field
      name: PLL_VCO_BIAS
      bit_offset: 0
      bit_width: 3
      description: PLL VCO Bias Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_LFILT_CNTL
      bit_offset: 4
      bit_width: 3
      description: PLL Loop Filter Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_REG_SUPPLY
      bit_offset: 8
      bit_width: 4
      description: PLL_REG_SUPPLY
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
        8: '1000'
        9: '1001'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: PLL_REG_BYPASS_ON
      bit_offset: 16
      bit_width: 1
      description: PLL_REG_BYPASS_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_LDO_BYPASS
      bit_offset: 17
      bit_width: 1
      description: PLL_VCO_LDO_BYPASS
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_BIAS
      bit_offset: 24
      bit_width: 7
      description: HPM Array Bias
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_SPARE7
      bit_offset: 31
      bit_width: 1
      description: PLL_VCO_SPARE7
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_CTRL2
    addr: 0x4005c448
    size_bits: 32
    description: PLL Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: PLL_VCO_KV
      bit_offset: 0
      bit_width: 3
      description: PLL_VCO_KV
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_KMOD_SLOPE
      bit_offset: 3
      bit_width: 1
      description: PLL_KMOD_SLOPE
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_REG_SUPPLY
      bit_offset: 4
      bit_width: 2
      description: PLL_VCO_REG_SUPPLY
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
    - !Field
      name: PLL_TMUX_ON
      bit_offset: 8
      bit_width: 1
      description: PLL_TMUX_ON
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_TEST_CTRL
    addr: 0x4005c44c
    size_bits: 32
    description: PLL Test Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PLL_TMUX_SEL
      bit_offset: 0
      bit_width: 2
      description: PLL_TMUX_SEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_REG_ATST
      bit_offset: 4
      bit_width: 2
      description: PLL_VCO_REG_ATST
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_REG_ATST_SEL
      bit_offset: 8
      bit_width: 2
      description: PLL_REG_ATST_SEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_VCO_TEST_CLK_MODE
      bit_offset: 12
      bit_width: 1
      description: PLL_VCO_TEST_CLK_MODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FORCE_VTUNE_EXTERNALLY
      bit_offset: 13
      bit_width: 1
      description: PLL_FORCE_VTUNE_EXTERNALLY
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_RIPPLE_COUNTER_TEST_MODE
      bit_offset: 14
      bit_width: 1
      description: PLL_RIPPLE_COUNTER_TEST_MODE
      read_allowed: true
      write_allowed: true
  - !Register
    name: QGEN_CTRL
    addr: 0x4005c458
    size_bits: 32
    description: QGEN Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QGEN_REG_SUPPLY
      bit_offset: 0
      bit_width: 4
      description: QGEN_REG_SUPPLY
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
        8: '1000'
        9: '1001'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: QGEN_REG_ATST_SEL
      bit_offset: 4
      bit_width: 4
      description: QGEN_REG_ATST_SEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: QGEN_REG_BYPASS_ON
      bit_offset: 8
      bit_width: 1
      description: QGEN_REG_BYPASS_ON
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCA_CTRL
    addr: 0x4005c464
    size_bits: 32
    description: TCA Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCA_BIAS_CURR
      bit_offset: 0
      bit_width: 2
      description: TCA_BIAS_CURR
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_LOW_PWR_ON
      bit_offset: 2
      bit_width: 1
      description: TCA_LOW_PWR_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_TX_REG_BYPASS_ON
      bit_offset: 3
      bit_width: 1
      description: TCA_TX_REG_BYPASS_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCA_TX_REG_SUPPLY
      bit_offset: 4
      bit_width: 4
      description: TCA_TX_REG_SUPPLY
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
        8: '1000'
        9: '1001'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: TCA_TX_REG_ATST_SEL
      bit_offset: 8
      bit_width: 2
      description: TCA_TX_REG_ATST_SEL
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZA_CTRL
    addr: 0x4005c468
    size_bits: 32
    description: TZA Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x44
    fields:
    - !Field
      name: TZA_CAP_TUNE
      bit_offset: 0
      bit_width: 4
      description: TZA_CAP_TUNE
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_GAIN
      bit_offset: 4
      bit_width: 1
      description: TZA_GAIN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_DCOC_ON
      bit_offset: 5
      bit_width: 1
      description: TZA_DCOC_ON
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_CUR_CNTL
      bit_offset: 6
      bit_width: 2
      description: TZA_CUR_CNTL
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_SPARE
      bit_offset: 20
      bit_width: 4
      description: TZA_SPARE
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_ANA_CTRL
    addr: 0x4005c474
    size_bits: 32
    description: TX Analog Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HPM_CAL_ADJUST
      bit_offset: 0
      bit_width: 4
      description: HPM Cal Count Adjust
      read_allowed: true
      write_allowed: true
  - !Register
    name: ANA_SPARE
    addr: 0x4005c47c
    size_bits: 32
    description: Analog Spare
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IQMC_DC_GAIN_ADJ
      bit_offset: 0
      bit_width: 11
      description: IQ Mismatch Correction DC Gain Coeff
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TRK_EST_GS_CNT
      bit_offset: 11
      bit_width: 3
      description: DCOC Tracking Estimator Gearshift Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: HPM_LSB_INVERT
      bit_offset: 14
      bit_width: 2
      description: High port LSB array inversion control
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANA_DTEST
      bit_offset: 16
      bit_width: 6
      description: ANA_DTEST
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_OFFSET_00
    addr: 0x4005c0a0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_01
    addr: 0x4005c0a4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_02
    addr: 0x4005c0a8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_03
    addr: 0x4005c0ac
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_04
    addr: 0x4005c0b0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_05
    addr: 0x4005c0b4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_06
    addr: 0x4005c0b8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_07
    addr: 0x4005c0bc
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_08
    addr: 0x4005c0c0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_09
    addr: 0x4005c0c4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_10
    addr: 0x4005c0c8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_11
    addr: 0x4005c0cc
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_12
    addr: 0x4005c0d0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_13
    addr: 0x4005c0d4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_14
    addr: 0x4005c0d8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_15
    addr: 0x4005c0dc
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_16
    addr: 0x4005c0e0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_17
    addr: 0x4005c0e4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_18
    addr: 0x4005c0e8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_19
    addr: 0x4005c0ec
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_20
    addr: 0x4005c0f0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_21
    addr: 0x4005c0f4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_22
    addr: 0x4005c0f8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_23
    addr: 0x4005c0fc
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_24
    addr: 0x4005c100
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_25
    addr: 0x4005c104
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_26
    addr: 0x4005c108
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBF_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBF I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBF_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBF Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_00
    addr: 0x4005c110
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_01
    addr: 0x4005c114
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_02
    addr: 0x4005c118
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_03
    addr: 0x4005c11c
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_04
    addr: 0x4005c120
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_05
    addr: 0x4005c124
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_06
    addr: 0x4005c128
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_07
    addr: 0x4005c12c
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_08
    addr: 0x4005c130
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_09
    addr: 0x4005c134
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_10
    addr: 0x4005c138
    size_bits: 32
    description: DCOC TZA DC step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_CAL1
    addr: 0x4005c180
    size_bits: 32
    description: DCOC Calibration Result
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_RES_I
      bit_offset: 0
      bit_width: 12
      description: DCOC Calibration Result - I Channel
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_RES_Q
      bit_offset: 16
      bit_width: 12
      description: DCOC Calibration Result - Q Channel
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL2
    addr: 0x4005c184
    size_bits: 32
    description: DCOC Calibration Result
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_RES_I
      bit_offset: 0
      bit_width: 12
      description: DCOC Calibration Result - I Channel
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_RES_Q
      bit_offset: 16
      bit_width: 12
      description: DCOC Calibration Result - Q Channel
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL3
    addr: 0x4005c188
    size_bits: 32
    description: DCOC Calibration Result
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_RES_I
      bit_offset: 0
      bit_width: 12
      description: DCOC Calibration Result - I Channel
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_RES_Q
      bit_offset: 16
      bit_width: 12
      description: DCOC Calibration Result - Q Channel
      read_allowed: true
      write_allowed: false
  - !Register
    name: RX_CHF_COEF0
    addr: 0x4005c1a0
    size_bits: 32
    description: Receive Channel Filter Coefficient
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_HX
      bit_offset: 0
      bit_width: 8
      description: RX Channel Filter Coefficient
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF1
    addr: 0x4005c1a4
    size_bits: 32
    description: Receive Channel Filter Coefficient
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_HX
      bit_offset: 0
      bit_width: 8
      description: RX Channel Filter Coefficient
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF2
    addr: 0x4005c1a8
    size_bits: 32
    description: Receive Channel Filter Coefficient
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_HX
      bit_offset: 0
      bit_width: 8
      description: RX Channel Filter Coefficient
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF3
    addr: 0x4005c1ac
    size_bits: 32
    description: Receive Channel Filter Coefficient
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_HX
      bit_offset: 0
      bit_width: 8
      description: RX Channel Filter Coefficient
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF4
    addr: 0x4005c1b0
    size_bits: 32
    description: Receive Channel Filter Coefficient
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_HX
      bit_offset: 0
      bit_width: 8
      description: RX Channel Filter Coefficient
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF5
    addr: 0x4005c1b4
    size_bits: 32
    description: Receive Channel Filter Coefficient
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_HX
      bit_offset: 0
      bit_width: 8
      description: RX Channel Filter Coefficient
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF6
    addr: 0x4005c1b8
    size_bits: 32
    description: Receive Channel Filter Coefficient
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_HX
      bit_offset: 0
      bit_width: 8
      description: RX Channel Filter Coefficient
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF7
    addr: 0x4005c1bc
    size_bits: 32
    description: Receive Channel Filter Coefficient
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_HX
      bit_offset: 0
      bit_width: 8
      description: RX Channel Filter Coefficient
      read_allowed: true
      write_allowed: true
- !Module
  name: ZLL
  description: Zigbee Link Layer
  base_addr: 0x4005d000
  size: 0x180
  registers:
  - !Register
    name: IRQSTS
    addr: 0x4005d000
    size_bits: 32
    description: INTERRUPT REQUEST STATUS
    read_allowed: true
    write_allowed: true
    reset_value: 0xf00000
    fields:
    - !Field
      name: SEQIRQ
      bit_offset: 0
      bit_width: 1
      description: Sequence-end Interrupt Status bit. A '1' indicates the completion
        of an autosequence. This interrupt will assert whenever the Sequence Manager
        transitions from non-idle to idle state, for any reason. This is write a '1'
        to clear bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXIRQ
      bit_offset: 1
      bit_width: 1
      description: Transmitter Interrupt Status bit. A '1' indicates the completion
        of a transmit operation. This is write a '1' to clear bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXIRQ
      bit_offset: 2
      bit_width: 1
      description: Receiver Interrupt Status bit. A '1' indicates the completion of
        a receive operation. This is write a '1' to clear bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCAIRQ
      bit_offset: 3
      bit_width: 1
      description: Clear Channel Assessment Interrupt Status bit. A '1' indicates
        completion of CCA operation. This is write '1' to clear bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXWTRMRKIRQ
      bit_offset: 4
      bit_width: 1
      description: Receiver Byte Count Water Mark Interrupt Status bit. A '1' indicates
        that the number of bytes specified in the RX_WTR_MARK register has been reached.
        This is write a '1' to clear bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FILTERFAIL_IRQ
      bit_offset: 5
      bit_width: 1
      description: 'Receiver Packet Filter Fail Interrupt Status bit. A ''1'' indicates
        that the most-recently received packet has been rejected due to elements within
        the packet. This is write a ''1'' to clear bit. In Dual PAN mode, FILTERFAIL_IRQ
        applies to either or both networks, as follows: A: If PAN0 and PAN1 occupy
        different channels and CURRENT_NETWORK=0, FILTERFAIL_IRQ applies to PAN0.
        B: If PAN0 and PAN1 occupy different channels and CURRENT_NETWORK=1, FILTERFAIL_IRQ
        applies to PAN1. C: If PAN0 and PAN1 occupy the same channel, FILTERFAIL_IRQ
        is the logical ''AND'' of the individual PANs'' Filter Fail status.'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_UNLOCK_IRQ
      bit_offset: 6
      bit_width: 1
      description: PLL Un-lock Interrupt Status bit. A '1' indicates an unlock event
        has occurred in the PLL. This is write a '1' to clear bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_FRM_PEND
      bit_offset: 7
      bit_width: 1
      description: Status of the frame pending bit of the frame control field for
        the most-recently received packet. Read-only.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PB_ERR_IRQ
      bit_offset: 9
      bit_width: 1
      description: Packet Buffer Underrun Error IRQ
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMRSTATUS
      bit_offset: 11
      bit_width: 1
      description: Composite TMR Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PI
      bit_offset: 12
      bit_width: 1
      description: Poll Indication
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRCADDR
      bit_offset: 13
      bit_width: 1
      description: Source Address Match Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CCA
      bit_offset: 14
      bit_width: 1
      description: CCA Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRCVALID
      bit_offset: 15
      bit_width: 1
      description: CRC Valid Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR1IRQ
      bit_offset: 16
      bit_width: 1
      description: Timer 1 IRQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMR2IRQ
      bit_offset: 17
      bit_width: 1
      description: Timer 2 IRQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMR3IRQ
      bit_offset: 18
      bit_width: 1
      description: Timer 3 IRQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMR4IRQ
      bit_offset: 19
      bit_width: 1
      description: Timer 4 IRQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMR1MSK
      bit_offset: 20
      bit_width: 1
      description: Timer Comperator 1 Interrupt Mask bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR2MSK
      bit_offset: 21
      bit_width: 1
      description: Timer Comperator 2 Interrupt Mask bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR3MSK
      bit_offset: 22
      bit_width: 1
      description: Timer Comperator 3 Interrupt Mask bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR4MSK
      bit_offset: 23
      bit_width: 1
      description: Timer Comperator 4 Interrupt Mask bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_FRAME_LENGTH
      bit_offset: 24
      bit_width: 7
      description: Receive Frame Length
      read_allowed: true
      write_allowed: false
  - !Register
    name: PHY_CTRL
    addr: 0x4005d004
    size_bits: 32
    description: PHY CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x802ff00
    fields:
    - !Field
      name: XCVSEQ
      bit_offset: 0
      bit_width: 3
      description: Zigbee Transceiver Sequence Selector
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
    - !Field
      name: AUTOACK
      bit_offset: 3
      bit_width: 1
      description: Auto Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXACKRQD
      bit_offset: 4
      bit_width: 1
      description: Receive Acknowledge Frame required
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCABFRTX
      bit_offset: 5
      bit_width: 1
      description: CCA Before TX
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLOTTED
      bit_offset: 6
      bit_width: 1
      description: Slotted Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMRTRIGEN
      bit_offset: 7
      bit_width: 1
      description: Timer2 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SEQMSK
      bit_offset: 8
      bit_width: 1
      description: Sequencer Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXMSK
      bit_offset: 9
      bit_width: 1
      description: TX Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXMSK
      bit_offset: 10
      bit_width: 1
      description: RX Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCAMSK
      bit_offset: 11
      bit_width: 1
      description: CCA Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_WMRK_MSK
      bit_offset: 12
      bit_width: 1
      description: RX Watermark Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FILTERFAIL_MSK
      bit_offset: 13
      bit_width: 1
      description: FilterFail Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_UNLOCK_MSK
      bit_offset: 14
      bit_width: 1
      description: PLL Unlock Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_MSK
      bit_offset: 15
      bit_width: 1
      description: CRC Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PB_ERR_MSK
      bit_offset: 17
      bit_width: 1
      description: Packet Buffer Error Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR1CMP_EN
      bit_offset: 20
      bit_width: 1
      description: Timer 1 Compare Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR2CMP_EN
      bit_offset: 21
      bit_width: 1
      description: Timer 2 Compare Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR3CMP_EN
      bit_offset: 22
      bit_width: 1
      description: Timer 3 Compare Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR4CMP_EN
      bit_offset: 23
      bit_width: 1
      description: Timer 4 Compare Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC2PRIME_EN
      bit_offset: 24
      bit_width: 1
      description: Timer 2 Prime Compare Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PROMISCUOUS
      bit_offset: 25
      bit_width: 1
      description: Promiscuous Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMRLOAD
      bit_offset: 26
      bit_width: 1
      description: Event Timer Load Enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: CCATYPE
      bit_offset: 27
      bit_width: 2
      description: Clear Channel Assessment Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
    - !Field
      name: PANCORDNTR0
      bit_offset: 29
      bit_width: 1
      description: Device is a PAN Coordinator on PAN0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TC3TMOUT
      bit_offset: 30
      bit_width: 1
      description: TMR3 Timeout Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRCV_MSK
      bit_offset: 31
      bit_width: 1
      description: Transceiver Global Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EVENT_TMR
    addr: 0x4005d008
    size_bits: 32
    description: EVENT TIMER
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EVENT_TMR
      bit_offset: 0
      bit_width: 24
      description: Event Timer
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMESTAMP
    addr: 0x4005d00c
    size_bits: 32
    description: TIMESTAMP
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TIMESTAMP
      bit_offset: 0
      bit_width: 24
      description: Timestamp
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1CMP
    addr: 0x4005d010
    size_bits: 32
    description: T1 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T1CMP
      bit_offset: 0
      bit_width: 24
      description: TMR1 Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: T2CMP
    addr: 0x4005d014
    size_bits: 32
    description: T2 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T2CMP
      bit_offset: 0
      bit_width: 24
      description: TMR2 Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: T2PRIMECMP
    addr: 0x4005d018
    size_bits: 32
    description: T2 PRIME COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: T2PRIMECMP
      bit_offset: 0
      bit_width: 16
      description: TMR2 Prime Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: T3CMP
    addr: 0x4005d01c
    size_bits: 32
    description: T3 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T3CMP
      bit_offset: 0
      bit_width: 24
      description: TMR3 Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: T4CMP
    addr: 0x4005d020
    size_bits: 32
    description: T4 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T4CMP
      bit_offset: 0
      bit_width: 24
      description: TMR4 Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PA_PWR
    addr: 0x4005d024
    size_bits: 32
    description: PA POWER
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: PA_PWR
      bit_offset: 0
      bit_width: 4
      description: PA Power
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHANNEL_NUM0
    addr: 0x4005d028
    size_bits: 32
    description: CHANNEL NUMBER 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x12
    fields:
    - !Field
      name: CHANNEL_NUM0
      bit_offset: 0
      bit_width: 7
      description: Channel Number for PAN0
      read_allowed: true
      write_allowed: true
  - !Register
    name: LQI_AND_RSSI
    addr: 0x4005d02c
    size_bits: 32
    description: LQI AND RSSI
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LQI_VALUE
      bit_offset: 0
      bit_width: 8
      description: LQI Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: RSSI
      bit_offset: 8
      bit_width: 8
      description: RSSI Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CCA1_ED_FNL
      bit_offset: 16
      bit_width: 8
      description: RSSI Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: MACSHORTADDRS0
    addr: 0x4005d030
    size_bits: 32
    description: MAC SHORT ADDRESS 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACPANID0
      bit_offset: 0
      bit_width: 16
      description: MAC PAN ID for PAN0
      read_allowed: true
      write_allowed: true
    - !Field
      name: MACSHORTADDRS0
      bit_offset: 16
      bit_width: 16
      description: MAC SHORT ADDRESS for PAN0
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACLONGADDRS0_LSB
    addr: 0x4005d034
    size_bits: 32
    description: MAC LONG ADDRESS 0 LSB
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACLONGADDRS0_LSB
      bit_offset: 0
      bit_width: 32
      description: MAC LONG ADDRESS for PAN0 LSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACLONGADDRS0_MSB
    addr: 0x4005d038
    size_bits: 32
    description: MAC LONG ADDRESS 0 MSB
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACLONGADDRS0_MSB
      bit_offset: 0
      bit_width: 32
      description: MAC LONG ADDRESS for PAN0 MSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_FRAME_FILTER
    addr: 0x4005d03c
    size_bits: 32
    description: RECEIVE FRAME FILTER
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: BEACON_FT
      bit_offset: 0
      bit_width: 1
      description: Beacon Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DATA_FT
      bit_offset: 1
      bit_width: 1
      description: Data Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACK_FT
      bit_offset: 2
      bit_width: 1
      description: Ack Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMD_FT
      bit_offset: 3
      bit_width: 1
      description: MAC Command Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NS_FT
      bit_offset: 4
      bit_width: 1
      description: Not Specified Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE_PROMISCUOUS
      bit_offset: 5
      bit_width: 1
      description: Active Promiscuous
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRM_VER
      bit_offset: 6
      bit_width: 2
      description: Frame Version Selector
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCA_LQI_CTRL
    addr: 0x4005d040
    size_bits: 32
    description: CCA AND LQI CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x866004b
    fields:
    - !Field
      name: CCA1_THRESH
      bit_offset: 0
      bit_width: 8
      description: CCA Mode 1 Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: LQI_OFFSET_COMP
      bit_offset: 16
      bit_width: 8
      description: LQI Offset Compensation
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCA3_AND_NOT_OR
      bit_offset: 27
      bit_width: 1
      description: CCA Mode 3 AND not OR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CCA2_CTRL
    addr: 0x4005d044
    size_bits: 32
    description: CCA2 CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x8230
    fields:
    - !Field
      name: CCA2_NUM_CORR_PEAKS
      bit_offset: 0
      bit_width: 4
      description: CCA Mode 2 Number of Correlation Peaks Detected
      read_allowed: true
      write_allowed: false
    - !Field
      name: CCA2_MIN_NUM_CORR_TH
      bit_offset: 4
      bit_width: 3
      description: CCA Mode 2 Threshold Number of Correlation Peaks
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCA2_CORR_THRESH
      bit_offset: 8
      bit_width: 8
      description: CCA Mode 2 Correlation Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: FAD_CTRL
    addr: 0x4005d048
    size_bits: 32
    description: FAD CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x804
    fields:
    - !Field
      name: FAD_EN
      bit_offset: 0
      bit_width: 1
      description: FAD Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANTX
      bit_offset: 1
      bit_width: 1
      description: Antenna Selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAD_NOT_GPIO
      bit_offset: 2
      bit_width: 1
      description: FAD/GPIO Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANTX_EN
      bit_offset: 8
      bit_width: 2
      description: FAD Antenna Controls Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ANTX_HZ
      bit_offset: 10
      bit_width: 1
      description: FAD PAD Tristate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANTX_CTRLMODE
      bit_offset: 11
      bit_width: 1
      description: Antenna Diversity Control Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANTX_POL
      bit_offset: 12
      bit_width: 4
      description: Antenna Diversity PAD Polarity
      read_allowed: true
      write_allowed: true
  - !Register
    name: SNF_CTRL
    addr: 0x4005d04c
    size_bits: 32
    description: SNF CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SNF_EN
      bit_offset: 0
      bit_width: 1
      description: SNF Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: BSM_CTRL
    addr: 0x4005d050
    size_bits: 32
    description: BSM CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BSM_EN
      bit_offset: 0
      bit_width: 1
      description: BSM Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MACSHORTADDRS1
    addr: 0x4005d054
    size_bits: 32
    description: MAC SHORT ADDRESS 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACPANID1
      bit_offset: 0
      bit_width: 16
      description: MAC PAN ID for PAN1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MACSHORTADDRS1
      bit_offset: 16
      bit_width: 16
      description: MAC SHORT ADDRESS for PAN1
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACLONGADDRS1_LSB
    addr: 0x4005d058
    size_bits: 32
    description: MAC LONG ADDRESS 1 LSB
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACLONGADDRS1_LSB
      bit_offset: 0
      bit_width: 32
      description: MAC LONG ADDRESS for PAN1 LSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACLONGADDRS1_MSB
    addr: 0x4005d05c
    size_bits: 32
    description: MAC LONG ADDRESS 1 MSB
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACLONGADDRS1_MSB
      bit_offset: 0
      bit_width: 32
      description: MAC LONG ADDRESS for PAN1 MSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: DUAL_PAN_CTRL
    addr: 0x4005d060
    size_bits: 32
    description: DUAL PAN CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACTIVE_NETWORK
      bit_offset: 0
      bit_width: 1
      description: Active Network Selector
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DUAL_PAN_AUTO
      bit_offset: 1
      bit_width: 1
      description: Activates automatic Dual PAN operating mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PANCORDNTR1
      bit_offset: 2
      bit_width: 1
      description: Device is a PAN Coordinator on PAN1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CURRENT_NETWORK
      bit_offset: 3
      bit_width: 1
      description: Indicates which PAN is currently selected by hardware
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZB_DP_CHAN_OVRD_EN
      bit_offset: 4
      bit_width: 1
      description: Dual PAN Channel Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ZB_DP_CHAN_OVRD_SEL
      bit_offset: 5
      bit_width: 1
      description: Dual PAN Channel Override Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUAL_PAN_DWELL
      bit_offset: 8
      bit_width: 8
      description: Dual PAN Channel Frequency Dwell Time
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUAL_PAN_REMAIN
      bit_offset: 16
      bit_width: 6
      description: Time Remaining before next PAN switch in auto Dual PAN mode
      read_allowed: true
      write_allowed: false
    - !Field
      name: RECD_ON_PAN0
      bit_offset: 22
      bit_width: 1
      description: Last Packet was Received on PAN0
      read_allowed: true
      write_allowed: false
    - !Field
      name: RECD_ON_PAN1
      bit_offset: 23
      bit_width: 1
      description: Last Packet was Received on PAN1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CHANNEL_NUM1
    addr: 0x4005d064
    size_bits: 32
    description: CHANNEL NUMBER 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f
    fields:
    - !Field
      name: CHANNEL_NUM1
      bit_offset: 0
      bit_width: 7
      description: Channel Number for PAN1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAM_CTRL
    addr: 0x4005d068
    size_bits: 32
    description: SAM CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x80804000
    fields:
    - !Field
      name: SAP0_EN
      bit_offset: 0
      bit_width: 1
      description: Enables SAP0 Partition of the SAM Table
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAA0_EN
      bit_offset: 1
      bit_width: 1
      description: Enables SAA0 Partition of the SAM Table
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAP1_EN
      bit_offset: 2
      bit_width: 1
      description: Enables SAP1 Partition of the SAM Table
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAA1_EN
      bit_offset: 3
      bit_width: 1
      description: Enables SAA1 Partition of the SAM Table
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAA0_START
      bit_offset: 8
      bit_width: 8
      description: First Index of SAA0 partition
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAP1_START
      bit_offset: 16
      bit_width: 8
      description: First Index of SAP1 partition
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAA1_START
      bit_offset: 24
      bit_width: 8
      description: First Index of SAA1 partition
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAM_TABLE
    addr: 0x4005d06c
    size_bits: 32
    description: SOURCE ADDRESS MANAGEMENT TABLE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAM_INDEX
      bit_offset: 0
      bit_width: 7
      description: Contains the SAM table index to be enabled or invalidated
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAM_INDEX_WR
      bit_offset: 7
      bit_width: 1
      description: Enables SAM Table Contents to be updated
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAM_CHECKSUM
      bit_offset: 8
      bit_width: 16
      description: Software-computed source address checksum, to be installed into
        a table index
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAM_INDEX_INV
      bit_offset: 24
      bit_width: 1
      description: Invalidate the SAM table index selected by SAM_INDEX
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAM_INDEX_EN
      bit_offset: 25
      bit_width: 1
      description: Enable the SAM table index selected by SAM_INDEX
      read_allowed: false
      write_allowed: true
    - !Field
      name: ACK_FRM_PND
      bit_offset: 26
      bit_width: 1
      description: Software-override value for the state of the AutoTxAck FramePending
        field
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACK_FRM_PND_CTRL
      bit_offset: 27
      bit_width: 1
      description: Software-override control for the state of the AutoTxAck FramePending
        field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIND_FREE_IDX
      bit_offset: 28
      bit_width: 1
      description: Find First Free Index
      read_allowed: false
      write_allowed: true
    - !Field
      name: INVALIDATE_ALL
      bit_offset: 29
      bit_width: 1
      description: Invalidated Entire SAM Table
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAM_BUSY
      bit_offset: 31
      bit_width: 1
      description: SAM Table Update Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAM_MATCH
    addr: 0x4005d070
    size_bits: 32
    description: SAM MATCH
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SAP0_MATCH
      bit_offset: 0
      bit_width: 7
      description: Index in the SAP0 Partition of the SAM Table corresponding to the
        first checksum match
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAP0_ADDR_PRESENT
      bit_offset: 7
      bit_width: 1
      description: A Checksum Match is Present in the SAP0 Partition of the SAM Table
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA0_MATCH
      bit_offset: 8
      bit_width: 7
      description: Index in the SAA0 Partition of the SAM Table corresponding to the
        first checksum match
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA0_ADDR_ABSENT
      bit_offset: 15
      bit_width: 1
      description: A Checksum Match is Absent in the SAA0 Partition of the SAM Table
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAP1_MATCH
      bit_offset: 16
      bit_width: 7
      description: Index in the SAP1 Partition of the SAM Table corresponding to the
        first checksum match
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAP1_ADDR_PRESENT
      bit_offset: 23
      bit_width: 1
      description: A Checksum Match is Present in the SAP1 Partition of the SAM Table
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA1_MATCH
      bit_offset: 24
      bit_width: 7
      description: Index in the SAA1 Partition of the SAM Table corresponding to the
        first checksum match
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA1_ADDR_ABSENT
      bit_offset: 31
      bit_width: 1
      description: A Checksum Match is Absent in the SAP1 Partition of the SAM Table
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAM_FREE_IDX
    addr: 0x4005d074
    size_bits: 32
    description: SAM FREE INDEX
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SAP0_1ST_FREE_IDX
      bit_offset: 0
      bit_width: 8
      description: First non-enabled (invalid) index in the SAP0 partition
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA0_1ST_FREE_IDX
      bit_offset: 8
      bit_width: 8
      description: First non-enabled (invalid) index in the SAA0 partition
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAP1_1ST_FREE_IDX
      bit_offset: 16
      bit_width: 8
      description: First non-enabled (invalid) index in the SAP1 partition
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA1_1ST_FREE_IDX
      bit_offset: 24
      bit_width: 8
      description: First non-enabled (invalid) index in the SAA1 partition
      read_allowed: true
      write_allowed: false
  - !Register
    name: SEQ_CTRL_STS
    addr: 0x4005d078
    size_bits: 32
    description: SEQUENCE CONTROL AND STATUS
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: CLR_NEW_SEQ_INHIBIT
      bit_offset: 2
      bit_width: 1
      description: Overrides the automatic hardware locking of the programmed XCVSEQ
        while an autosequence is underway
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_TMR_DO_NOT_LATCH
      bit_offset: 3
      bit_width: 1
      description: Overrides the automatic hardware latching of the Event Timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: LATCH_PREAMBLE
      bit_offset: 4
      bit_width: 1
      description: Stickiness Control for Preamble Detection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NO_RX_RECYCLE
      bit_offset: 5
      bit_width: 1
      description: Disable Automatic RX Sequence Recycling
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_CRC_ERROR
      bit_offset: 6
      bit_width: 1
      description: Induce a CRC Error in Transmitted Packets
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CONTINUOUS_EN
      bit_offset: 7
      bit_width: 1
      description: Enable Continuous TX or RX Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XCVSEQ_ACTUAL
      bit_offset: 8
      bit_width: 3
      description: Reflects the programmed sequence that has been recognized by the
        ZSM Sequence Manager
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEQ_IDLE
      bit_offset: 11
      bit_width: 1
      description: ZSM Sequence Idle Indicator
      read_allowed: true
      write_allowed: false
    - !Field
      name: NEW_SEQ_INHIBIT
      bit_offset: 12
      bit_width: 1
      description: New Sequence Inhibit
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_TIMEOUT_PENDING
      bit_offset: 13
      bit_width: 1
      description: Indicates a TMR3 RX Timeout is Pending
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_MODE
      bit_offset: 14
      bit_width: 1
      description: RX Operation in Progress
      read_allowed: true
      write_allowed: false
    - !Field
      name: TMR2_SEQ_TRIG_ARMED
      bit_offset: 15
      bit_width: 1
      description: indicates that TMR2 has been programmed and is armed to trigger
        a new autosequence
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEQ_T_STATUS
      bit_offset: 16
      bit_width: 6
      description: Status of the just-completed or ongoing Sequence T or Sequence
        TR
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_ABORTED
      bit_offset: 24
      bit_width: 1
      description: Autosequence has terminated due to a Software abort.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TC3_ABORTED
      bit_offset: 25
      bit_width: 1
      description: Autosequence has terminated due to an TMR3 timeout
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLL_ABORTED
      bit_offset: 26
      bit_width: 1
      description: Autosequence has terminated due to an PLL unlock event
      read_allowed: true
      write_allowed: false
  - !Register
    name: ACKDELAY
    addr: 0x4005d07c
    size_bits: 32
    description: ACK DELAY
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: ACKDELAY
      bit_offset: 0
      bit_width: 6
      description: Provides a fine-tune adjustment of the time delay between Rx warmdown
        and the beginning of Tx warmup for an autoTxAck packet
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXDELAY
      bit_offset: 8
      bit_width: 6
      description: Provides a fine-tune adjustment of the time delay between post-CCA
        Rx warm-down and the beginning of Tx warm-up
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTERFAIL_CODE
    addr: 0x4005d080
    size_bits: 32
    description: FILTER FAIL CODE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTERFAIL_CODE
      bit_offset: 0
      bit_width: 10
      description: Filter Fail Code
      read_allowed: true
      write_allowed: false
    - !Field
      name: FILTERFAIL_PAN_SEL
      bit_offset: 15
      bit_width: 1
      description: PAN Selector for Filter Fail Code
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_WTR_MARK
    addr: 0x4005d084
    size_bits: 32
    description: RECEIVE WATER MARK
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: RX_WTR_MARK
      bit_offset: 0
      bit_width: 8
      description: Receive byte count needed to trigger a RXWTRMRKIRQ interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLOT_PRELOAD
    addr: 0x4005d08c
    size_bits: 32
    description: SLOT PRELOAD
    read_allowed: true
    write_allowed: true
    reset_value: 0x74
    fields:
    - !Field
      name: SLOT_PRELOAD
      bit_offset: 0
      bit_width: 8
      description: Slotted Mode Preload
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEQ_STATE
    addr: 0x4005d090
    size_bits: 32
    description: ZIGBEE SEQUENCE STATE
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SEQ_STATE
      bit_offset: 0
      bit_width: 5
      description: ZSM Sequence State
      read_allowed: true
      write_allowed: false
    - !Field
      name: PREAMBLE_DET
      bit_offset: 8
      bit_width: 1
      description: Preamble Detected
      read_allowed: true
      write_allowed: false
    - !Field
      name: SFD_DET
      bit_offset: 9
      bit_width: 1
      description: SFD Detected
      read_allowed: true
      write_allowed: false
    - !Field
      name: FILTERFAIL_FLAG_SEL
      bit_offset: 10
      bit_width: 1
      description: Consolidated Filter Fail Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRCVALID
      bit_offset: 11
      bit_width: 1
      description: CRC Valid Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_ABORT
      bit_offset: 12
      bit_width: 1
      description: Raw PLL Abort Signal
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLL_ABORTED
      bit_offset: 13
      bit_width: 1
      description: Autosequence has terminated due to an PLL unlock event
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_BYTE_COUNT
      bit_offset: 16
      bit_width: 8
      description: Realtime Received Byte Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CCCA_BUSY_CNT
      bit_offset: 24
      bit_width: 6
      description: Number of CCA Measurements resulting in Busy Channel
      read_allowed: true
      write_allowed: false
  - !Register
    name: TMR_PRESCALE
    addr: 0x4005d094
    size_bits: 32
    description: TIMER PRESCALER
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: TMR_PRESCALE
      bit_offset: 0
      bit_width: 3
      description: Timer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: LENIENCY_LSB
    addr: 0x4005d098
    size_bits: 32
    description: LENIENCY LSB
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LENIENCY_REGISTER
      bit_offset: 0
      bit_width: 32
      description: Leniency Register, bits [31:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: LENIENCY_MSB
    addr: 0x4005d09c
    size_bits: 32
    description: LENIENCY MSB
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LENIENCY_REGISTER
      bit_offset: 0
      bit_width: 8
      description: Leniency Register, bits [39:32]
      read_allowed: true
      write_allowed: true
  - !Register
    name: PART_ID
    addr: 0x4005d0a0
    size_bits: 32
    description: PART ID
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PART_ID
      bit_offset: 0
      bit_width: 8
      description: Zigbee Part ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKT_BUFFER0
    addr: 0x4005d100
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER1
    addr: 0x4005d104
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER2
    addr: 0x4005d108
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER3
    addr: 0x4005d10c
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER4
    addr: 0x4005d110
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER5
    addr: 0x4005d114
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER6
    addr: 0x4005d118
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER7
    addr: 0x4005d11c
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER8
    addr: 0x4005d120
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER9
    addr: 0x4005d124
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER10
    addr: 0x4005d128
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER11
    addr: 0x4005d12c
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER12
    addr: 0x4005d130
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER13
    addr: 0x4005d134
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER14
    addr: 0x4005d138
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER15
    addr: 0x4005d13c
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER16
    addr: 0x4005d140
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER17
    addr: 0x4005d144
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER18
    addr: 0x4005d148
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER19
    addr: 0x4005d14c
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER20
    addr: 0x4005d150
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER21
    addr: 0x4005d154
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER22
    addr: 0x4005d158
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER23
    addr: 0x4005d15c
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER24
    addr: 0x4005d160
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER25
    addr: 0x4005d164
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER26
    addr: 0x4005d168
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER27
    addr: 0x4005d16c
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER28
    addr: 0x4005d170
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER29
    addr: 0x4005d174
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER30
    addr: 0x4005d178
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER31
    addr: 0x4005d17c
    size_bits: 32
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER
      bit_offset: 0
      bit_width: 32
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
- !Module
  name: CMT
  description: Carrier Modulator Transmitter
  base_addr: 0x40062000
  size: 0xc
  registers:
  - !Register
    name: CGH1
    addr: 0x40062000
    size_bits: 8
    description: CMT Carrier Generator High Data Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PH
      bit_offset: 0
      bit_width: 8
      description: Primary Carrier High Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CGL1
    addr: 0x40062001
    size_bits: 8
    description: CMT Carrier Generator Low Data Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PL
      bit_offset: 0
      bit_width: 8
      description: Primary Carrier Low Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CGH2
    addr: 0x40062002
    size_bits: 8
    description: CMT Carrier Generator High Data Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SH
      bit_offset: 0
      bit_width: 8
      description: Secondary Carrier High Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CGL2
    addr: 0x40062003
    size_bits: 8
    description: CMT Carrier Generator Low Data Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SL
      bit_offset: 0
      bit_width: 8
      description: Secondary Carrier Low Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: OC
    addr: 0x40062004
    size_bits: 8
    description: CMT Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IROPEN
      bit_offset: 5
      bit_width: 1
      description: IRO Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMTPOL
      bit_offset: 6
      bit_width: 1
      description: CMT Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IROL
      bit_offset: 7
      bit_width: 1
      description: IRO Latch Control
      read_allowed: true
      write_allowed: true
  - !Register
    name: MSC
    addr: 0x40062005
    size_bits: 8
    description: CMT Modulator Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCGEN
      bit_offset: 0
      bit_width: 1
      description: Modulator and Carrier Generator Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCIE
      bit_offset: 1
      bit_width: 1
      description: End of Cycle Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSK
      bit_offset: 2
      bit_width: 1
      description: FSK Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BASE
      bit_offset: 3
      bit_width: 1
      description: Baseband Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EXSPC
      bit_offset: 4
      bit_width: 1
      description: Extended Space Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMTDIV
      bit_offset: 5
      bit_width: 2
      description: CMT Clock Divide Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EOCF
      bit_offset: 7
      bit_width: 1
      description: End Of Cycle Status Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CMD1
    addr: 0x40062006
    size_bits: 8
    description: CMT Modulator Data Register Mark High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MB
      bit_offset: 0
      bit_width: 8
      description: MB[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD2
    addr: 0x40062007
    size_bits: 8
    description: CMT Modulator Data Register Mark Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MB
      bit_offset: 0
      bit_width: 8
      description: MB[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD3
    addr: 0x40062008
    size_bits: 8
    description: CMT Modulator Data Register Space High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SB
      bit_offset: 0
      bit_width: 8
      description: SB[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD4
    addr: 0x40062009
    size_bits: 8
    description: CMT Modulator Data Register Space Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SB
      bit_offset: 0
      bit_width: 8
      description: SB[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: PPS
    addr: 0x4006200a
    size_bits: 8
    description: CMT Primary Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PPSDIV
      bit_offset: 0
      bit_width: 4
      description: Primary Prescaler Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: DMA
    addr: 0x4006200b
    size_bits: 8
    description: CMT Direct Memory Access Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: MCG
  description: Multipurpose Clock Generator module
  base_addr: 0x40064000
  size: 0xe
  registers:
  - !Register
    name: C1
    addr: 0x40064000
    size_bits: 8
    description: MCG Control 1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: IREFSTEN
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRCLKEN
      bit_offset: 1
      bit_width: 1
      description: Internal Reference Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IREFS
      bit_offset: 2
      bit_width: 1
      description: Internal Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRDIV
      bit_offset: 3
      bit_width: 3
      description: FLL External Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 6
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: C2
    addr: 0x40064001
    size_bits: 8
    description: MCG Control 2 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: IRCS
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LP
      bit_offset: 1
      bit_width: 1
      description: Low Power Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EREFS
      bit_offset: 2
      bit_width: 1
      description: External Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HGO
      bit_offset: 3
      bit_width: 1
      description: High Gain Oscillator Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RANGE
      bit_offset: 4
      bit_width: 2
      description: Frequency Range Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: 1X
    - !Field
      name: FCFTRIM
      bit_offset: 6
      bit_width: 1
      description: Fast Internal Reference Clock Fine Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCRE0
      bit_offset: 7
      bit_width: 1
      description: Loss of Clock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x40064002
    size_bits: 8
    description: MCG Control 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCTRIM
      bit_offset: 0
      bit_width: 8
      description: Slow Internal Reference Clock Trim Setting
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x40064003
    size_bits: 8
    description: MCG Control 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCFTRIM
      bit_offset: 0
      bit_width: 1
      description: Slow Internal Reference Clock Fine Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCTRIM
      bit_offset: 1
      bit_width: 4
      description: Fast Internal Reference Clock Trim Setting
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRST_DRS
      bit_offset: 5
      bit_width: 2
      description: DCO Range Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DMX32
      bit_offset: 7
      bit_width: 1
      description: DCO Maximum Frequency with 32.768 kHz Reference
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x40064004
    size_bits: 8
    description: MCG Control 5 Register
    read_allowed: true
    write_allowed: false
  - !Register
    name: C6
    addr: 0x40064005
    size_bits: 8
    description: MCG Control 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CME0
      bit_offset: 5
      bit_width: 1
      description: Clock Monitor Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x40064006
    size_bits: 8
    description: MCG Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x10
    fields:
    - !Field
      name: IRCST
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Clock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSCINIT0
      bit_offset: 1
      bit_width: 1
      description: OSC Initialization
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLKST
      bit_offset: 2
      bit_width: 2
      description: Clock Mode Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: IREFST
      bit_offset: 4
      bit_width: 1
      description: Internal Reference Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC
    addr: 0x40064008
    size_bits: 8
    description: MCG Status and Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: LOCS0
      bit_offset: 0
      bit_width: 1
      description: OSC0 Loss of Clock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FCRDIV
      bit_offset: 1
      bit_width: 3
      description: Fast Clock Internal Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FLTPRSRV
      bit_offset: 4
      bit_width: 1
      description: FLL Filter Preserve Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATMF
      bit_offset: 5
      bit_width: 1
      description: Automatic Trim Machine Fail Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATMS
      bit_offset: 6
      bit_width: 1
      description: Automatic Trim Machine Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATME
      bit_offset: 7
      bit_width: 1
      description: Automatic Trim Machine Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ATCVH
    addr: 0x4006400a
    size_bits: 8
    description: MCG Auto Trim Compare Value High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATCVH
      bit_offset: 0
      bit_width: 8
      description: ATM Compare Value High
      read_allowed: true
      write_allowed: true
  - !Register
    name: ATCVL
    addr: 0x4006400b
    size_bits: 8
    description: MCG Auto Trim Compare Value Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATCVL
      bit_offset: 0
      bit_width: 8
      description: ATM Compare Value Low
      read_allowed: true
      write_allowed: true
  - !Register
    name: C7
    addr: 0x4006400c
    size_bits: 8
    description: MCG Control 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSCSEL
      bit_offset: 0
      bit_width: 1
      description: MCG OSC Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C8
    addr: 0x4006400d
    size_bits: 8
    description: MCG Control 8 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: LOCS1
      bit_offset: 0
      bit_width: 1
      description: RTC Loss of Clock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CME1
      bit_offset: 5
      bit_width: 1
      description: Clock Monitor Enable1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOCRE1
      bit_offset: 7
      bit_width: 1
      description: Loss of Clock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: I2C0
  description: Inter-Integrated Circuit
  base_addr: 0x40066000
  size: 0xd
  registers:
  - !Register
    name: A1
    addr: 0x40066000
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x40066001
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x40066002
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x40066003
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x40066004
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x40066005
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x40066006
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x40066007
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x40066008
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x40066009
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0x4006600a
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0x4006600b
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2
    addr: 0x4006600c
    size_bits: 8
    description: I2C Status register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: Empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: Error flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFEN
      bit_offset: 2
      bit_width: 1
      description: Double Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: I2C1
  description: Inter-Integrated Circuit
  base_addr: 0x40067000
  size: 0xd
  registers:
  - !Register
    name: A1
    addr: 0x40067000
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x40067001
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x40067002
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x40067003
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x40067004
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x40067005
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x40067006
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x40067007
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x40067008
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x40067009
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0x4006700a
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0x4006700b
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2
    addr: 0x4006700c
    size_bits: 8
    description: I2C Status register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: Empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: Error flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFEN
      bit_offset: 2
      bit_width: 1
      description: Double Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: CMP0
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40073000
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x40073000
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x40073001
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x40073002
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x40073003
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x40073004
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x40073005
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSTM
      bit_offset: 7
      bit_width: 1
      description: Pass Through Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: LLWU
  description: Low leakage wakeup unit
  base_addr: 0x4007c000
  size: 0xa
  registers:
  - !Register
    name: PE1
    addr: 0x4007c000
    size_bits: 8
    description: LLWU Pin Enable 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE0
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE1
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE2
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE3
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE2
    addr: 0x4007c001
    size_bits: 8
    description: LLWU Pin Enable 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE4
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE5
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE6
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE7
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE3
    addr: 0x4007c002
    size_bits: 8
    description: LLWU Pin Enable 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE8
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE9
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE10
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE11
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE4
    addr: 0x4007c003
    size_bits: 8
    description: LLWU Pin Enable 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE12
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE13
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE14
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE15
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: ME
    addr: 0x4007c004
    size_bits: 8
    description: LLWU Module Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUME0
      bit_offset: 0
      bit_width: 1
      description: Wakeup Module Enable For Module 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME1
      bit_offset: 1
      bit_width: 1
      description: Wakeup Module Enable for Module 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME2
      bit_offset: 2
      bit_width: 1
      description: Wakeup Module Enable For Module 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME3
      bit_offset: 3
      bit_width: 1
      description: Wakeup Module Enable For Module 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME4
      bit_offset: 4
      bit_width: 1
      description: Wakeup Module Enable For Module 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME5
      bit_offset: 5
      bit_width: 1
      description: Wakeup Module Enable For Module 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME6
      bit_offset: 6
      bit_width: 1
      description: Wakeup Module Enable For Module 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME7
      bit_offset: 7
      bit_width: 1
      description: Wakeup Module Enable For Module 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: F1
    addr: 0x4007c005
    size_bits: 8
    description: LLWU Flag 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF0
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF1
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF2
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF3
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF4
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF5
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF6
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF7
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: F2
    addr: 0x4007c006
    size_bits: 8
    description: LLWU Flag 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF8
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF9
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF10
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF11
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF12
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF13
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF14
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF15
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: F3
    addr: 0x4007c007
    size_bits: 8
    description: LLWU Flag 3 register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MWUF0
      bit_offset: 0
      bit_width: 1
      description: Wakeup flag For module 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF1
      bit_offset: 1
      bit_width: 1
      description: Wakeup flag For module 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF2
      bit_offset: 2
      bit_width: 1
      description: Wakeup flag For module 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF3
      bit_offset: 3
      bit_width: 1
      description: Wakeup flag For module 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF4
      bit_offset: 4
      bit_width: 1
      description: Wakeup flag For module 4
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF5
      bit_offset: 5
      bit_width: 1
      description: Wakeup flag For module 5
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF6
      bit_offset: 6
      bit_width: 1
      description: Wakeup flag For module 6
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF7
      bit_offset: 7
      bit_width: 1
      description: Wakeup flag For module 7
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT1
    addr: 0x4007c008
    size_bits: 8
    description: LLWU Pin Filter 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 4
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        15: '1111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT2
    addr: 0x4007c009
    size_bits: 8
    description: LLWU Pin Filter 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 4
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        15: '1111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PMC
  description: Power Management Controller
  base_addr: 0x4007d000
  size: 0x3
  registers:
  - !Register
    name: LVDSC1
    addr: 0x4007d000
    size_bits: 8
    description: Low Voltage Detect Status And Control 1 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: LVDV
      bit_offset: 0
      bit_width: 2
      description: Low-Voltage Detect Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        3: '11'
    - !Field
      name: LVDRE
      bit_offset: 4
      bit_width: 1
      description: Low-Voltage Detect Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVDIE
      bit_offset: 5
      bit_width: 1
      description: Low-Voltage Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVDACK
      bit_offset: 6
      bit_width: 1
      description: Low-Voltage Detect Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: LVDF
      bit_offset: 7
      bit_width: 1
      description: Low-Voltage Detect Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LVDSC2
    addr: 0x4007d001
    size_bits: 8
    description: Low Voltage Detect Status And Control 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LVWV
      bit_offset: 0
      bit_width: 2
      description: Low-Voltage Warning Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LVWIE
      bit_offset: 5
      bit_width: 1
      description: Low-Voltage Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVWACK
      bit_offset: 6
      bit_width: 1
      description: Low-Voltage Warning Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: LVWF
      bit_offset: 7
      bit_width: 1
      description: Low-Voltage Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: REGSC
    addr: 0x4007d002
    size_bits: 8
    description: Regulator Status And Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: BGBE
      bit_offset: 0
      bit_width: 1
      description: Bandgap Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REGONS
      bit_offset: 2
      bit_width: 1
      description: Regulator In Run Regulation Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACKISO
      bit_offset: 3
      bit_width: 1
      description: Acknowledge Isolation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VLPO
      bit_offset: 6
      bit_width: 1
      description: VLPx Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: SMC
  description: System Mode Controller
  base_addr: 0x4007e000
  size: 0x4
  registers:
  - !Register
    name: PMPROT
    addr: 0x4007e000
    size_bits: 8
    description: Power Mode Protection register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AVLLS
      bit_offset: 1
      bit_width: 1
      description: Allow Very-Low-Leakage Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALLS
      bit_offset: 3
      bit_width: 1
      description: Allow Low-Leakage Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AVLP
      bit_offset: 5
      bit_width: 1
      description: Allow Very-Low-Power Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PMCTRL
    addr: 0x4007e001
    size_bits: 8
    description: Power Mode Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPM
      bit_offset: 0
      bit_width: 3
      description: Stop Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
    - !Field
      name: STOPA
      bit_offset: 3
      bit_width: 1
      description: Stop Aborted
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUNM
      bit_offset: 5
      bit_width: 2
      description: Run Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
  - !Register
    name: STOPCTRL
    addr: 0x4007e002
    size_bits: 8
    description: Stop Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: LLSM
      bit_offset: 0
      bit_width: 3
      description: LLS or VLLS Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: PORPO
      bit_offset: 5
      bit_width: 1
      description: POR Power Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PSTOPO
      bit_offset: 6
      bit_width: 2
      description: Partial Stop Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: PMSTAT
    addr: 0x4007e003
    size_bits: 8
    description: Power Mode Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: PMSTAT
      bit_offset: 0
      bit_width: 8
      description: Power Mode Status
      read_allowed: true
      write_allowed: false
- !Module
  name: RCM
  description: Reset Control Module
  base_addr: 0x4007f000
  size: 0x6
  registers:
  - !Register
    name: SRS0
    addr: 0x4007f000
    size_bits: 8
    description: System Reset Status Register 0
    read_allowed: true
    write_allowed: false
    reset_value: 0x82
    fields:
    - !Field
      name: WAKEUP
      bit_offset: 0
      bit_width: 1
      description: Low Leakage Wakeup Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVD
      bit_offset: 1
      bit_width: 1
      description: Low-Voltage Detect Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOC
      bit_offset: 2
      bit_width: 1
      description: Loss-of-Clock Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WDOG
      bit_offset: 5
      bit_width: 1
      description: Watchdog
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIN
      bit_offset: 6
      bit_width: 1
      description: External Reset Pin
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POR
      bit_offset: 7
      bit_width: 1
      description: Power-On Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SRS1
    addr: 0x4007f001
    size_bits: 8
    description: System Reset Status Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOCKUP
      bit_offset: 1
      bit_width: 1
      description: Core Lockup
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SW
      bit_offset: 2
      bit_width: 1
      description: Software
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDM_AP
      bit_offset: 3
      bit_width: 1
      description: MDM-AP System Reset Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SACKERR
      bit_offset: 5
      bit_width: 1
      description: Stop Mode Acknowledge Error Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RPFC
    addr: 0x4007f004
    size_bits: 8
    description: Reset Pin Filter Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTFLTSRW
      bit_offset: 0
      bit_width: 2
      description: Reset Pin Filter Select in Run and Wait Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RSTFLTSS
      bit_offset: 2
      bit_width: 1
      description: Reset Pin Filter Select in Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RPFW
    addr: 0x4007f005
    size_bits: 8
    description: Reset Pin Filter Width register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTFLTSEL
      bit_offset: 0
      bit_width: 5
      description: Reset Pin Filter Bus Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        24: '11000'
        25: '11001'
        26: '11010'
        27: '11011'
        28: '11100'
        29: '11101'
        30: '11110'
        31: '11111'
- !Module
  name: GPIOA
  description: General Purpose Input/Output
  base_addr: 0x400ff000
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff000
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff004
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff008
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff00c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff010
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff014
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOB
  description: General Purpose Input/Output
  base_addr: 0x400ff040
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff040
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff044
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff048
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff04c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff050
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff054
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOC
  description: General Purpose Input/Output
  base_addr: 0x400ff080
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff080
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff084
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff088
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff08c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff090
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff094
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: MTB
  description: Micro Trace Buffer
  base_addr: 0xf0000000
  size: 0x1000
  registers:
  - !Register
    name: POSITION
    addr: 0xf0000000
    size_bits: 32
    description: MTB Position Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRAP
      bit_offset: 2
      bit_width: 1
      description: WRAP
      read_allowed: true
      write_allowed: true
    - !Field
      name: POINTER
      bit_offset: 3
      bit_width: 29
      description: Trace Packet Address Pointer[28:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: MASTER
    addr: 0xf0000004
    size_bits: 32
    description: MTB Master Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 5
      description: Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTARTEN
      bit_offset: 5
      bit_width: 1
      description: Trace Start Input Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTOPEN
      bit_offset: 6
      bit_width: 1
      description: Trace Stop Input Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFRWPRIV
      bit_offset: 7
      bit_width: 1
      description: Special Function Register Write Privilege
      read_allowed: true
      write_allowed: true
    - !Field
      name: RAMPRIV
      bit_offset: 8
      bit_width: 1
      description: RAM Privilege
      read_allowed: true
      write_allowed: true
    - !Field
      name: HALTREQ
      bit_offset: 9
      bit_width: 1
      description: Halt Request
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      description: Main Trace Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLOW
    addr: 0xf0000008
    size_bits: 32
    description: MTB Flow Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AUTOSTOP
      bit_offset: 0
      bit_width: 1
      description: AUTOSTOP
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTOHALT
      bit_offset: 1
      bit_width: 1
      description: AUTOHALT
      read_allowed: true
      write_allowed: true
    - !Field
      name: WATERMARK
      bit_offset: 3
      bit_width: 29
      description: WATERMARK[28:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: BASE
    addr: 0xf000000c
    size_bits: 32
    description: MTB Base Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BASEADDR
      bit_offset: 0
      bit_width: 32
      description: BASEADDR
      read_allowed: true
      write_allowed: false
  - !Register
    name: MODECTRL
    addr: 0xf0000f00
    size_bits: 32
    description: Integration Mode Control Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MODECTRL
      bit_offset: 0
      bit_width: 32
      description: MODECTRL
      read_allowed: true
      write_allowed: false
  - !Register
    name: TAGSET
    addr: 0xf0000fa0
    size_bits: 32
    description: Claim TAG Set Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAGSET
      bit_offset: 0
      bit_width: 32
      description: TAGSET
      read_allowed: true
      write_allowed: false
  - !Register
    name: TAGCLEAR
    addr: 0xf0000fa4
    size_bits: 32
    description: Claim TAG Clear Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAGCLEAR
      bit_offset: 0
      bit_width: 32
      description: TAGCLEAR
      read_allowed: true
      write_allowed: false
  - !Register
    name: LOCKACCESS
    addr: 0xf0000fb0
    size_bits: 32
    description: Lock Access Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOCKACCESS
      bit_offset: 0
      bit_width: 32
      description: Hardwired to 0x0000_0000
      read_allowed: true
      write_allowed: false
  - !Register
    name: LOCKSTAT
    addr: 0xf0000fb4
    size_bits: 32
    description: Lock Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOCKSTAT
      bit_offset: 0
      bit_width: 32
      description: LOCKSTAT
      read_allowed: true
      write_allowed: false
  - !Register
    name: AUTHSTAT
    addr: 0xf0000fb8
    size_bits: 32
    description: Authentication Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BIT0
      bit_offset: 0
      bit_width: 1
      description: Connected to DBGEN.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BIT1
      bit_offset: 1
      bit_width: 1
      description: BIT1
      read_allowed: true
      write_allowed: false
    - !Field
      name: BIT2
      bit_offset: 2
      bit_width: 1
      description: BIT2
      read_allowed: true
      write_allowed: false
    - !Field
      name: BIT3
      bit_offset: 3
      bit_width: 1
      description: BIT3
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICEARCH
    addr: 0xf0000fbc
    size_bits: 32
    description: Device Architecture Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x47700a31
    fields:
    - !Field
      name: DEVICEARCH
      bit_offset: 0
      bit_width: 32
      description: DEVICEARCH
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICECFG
    addr: 0xf0000fc8
    size_bits: 32
    description: Device Configuration Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DEVICECFG
      bit_offset: 0
      bit_width: 32
      description: DEVICECFG
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICETYPID
    addr: 0xf0000fcc
    size_bits: 32
    description: Device Type Identifier Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x31
    fields:
    - !Field
      name: DEVICETYPID
      bit_offset: 0
      bit_width: 32
      description: DEVICETYPID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID4
    addr: 0xf0000fd0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID5
    addr: 0xf0000fd4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID6
    addr: 0xf0000fd8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID7
    addr: 0xf0000fdc
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID0
    addr: 0xf0000fe0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID1
    addr: 0xf0000fe4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID2
    addr: 0xf0000fe8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID3
    addr: 0xf0000fec
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID0
    addr: 0xf0000ff0
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID1
    addr: 0xf0000ff4
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID2
    addr: 0xf0000ff8
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID3
    addr: 0xf0000ffc
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
- !Module
  name: MTBDWT
  description: MTB data watchpoint and trace
  base_addr: 0xf0001000
  size: 0x1000
  registers:
  - !Register
    name: CTRL
    addr: 0xf0001000
    size_bits: 32
    description: MTB DWT Control Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x2f000000
    fields:
    - !Field
      name: DWTCFGCTRL
      bit_offset: 0
      bit_width: 28
      description: DWT configuration controls
      read_allowed: true
      write_allowed: false
    - !Field
      name: NUMCMP
      bit_offset: 28
      bit_width: 4
      description: Number of comparators
      read_allowed: true
      write_allowed: false
  - !Register
    name: FCT0
    addr: 0xf0001028
    size_bits: 32
    description: MTB_DWT Comparator Function Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FUNCTION
      bit_offset: 0
      bit_width: 4
      description: Function
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
    - !Field
      name: DATAVMATCH
      bit_offset: 8
      bit_width: 1
      description: Data Value Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DATAVSIZE
      bit_offset: 10
      bit_width: 2
      description: Data Value Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DATAVADDR0
      bit_offset: 12
      bit_width: 4
      description: Data Value Address 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: MATCHED
      bit_offset: 24
      bit_width: 1
      description: Comparator match
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FCT1
    addr: 0xf0001038
    size_bits: 32
    description: MTB_DWT Comparator Function Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FUNCTION
      bit_offset: 0
      bit_width: 4
      description: Function
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
    - !Field
      name: MATCHED
      bit_offset: 24
      bit_width: 1
      description: Comparator match
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TBCTRL
    addr: 0xf0001200
    size_bits: 32
    description: MTB_DWT Trace Buffer Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: ACOMP0
      bit_offset: 0
      bit_width: 1
      description: Action based on Comparator 0 match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACOMP1
      bit_offset: 1
      bit_width: 1
      description: Action based on Comparator 1 match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NUMCOMP
      bit_offset: 28
      bit_width: 4
      description: Number of Comparators
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICECFG
    addr: 0xf0001fc8
    size_bits: 32
    description: Device Configuration Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DEVICECFG
      bit_offset: 0
      bit_width: 32
      description: DEVICECFG
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICETYPID
    addr: 0xf0001fcc
    size_bits: 32
    description: Device Type Identifier Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: DEVICETYPID
      bit_offset: 0
      bit_width: 32
      description: DEVICETYPID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMP0
    addr: 0xf0001020
    size_bits: 32
    description: MTB_DWT Comparator Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Reference value for comparison
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP1
    addr: 0xf0001030
    size_bits: 32
    description: MTB_DWT Comparator Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Reference value for comparison
      read_allowed: true
      write_allowed: true
  - !Register
    name: MASK0
    addr: 0xf0001024
    size_bits: 32
    description: MTB_DWT Comparator Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 5
      description: MASK
      read_allowed: true
      write_allowed: true
  - !Register
    name: MASK1
    addr: 0xf0001034
    size_bits: 32
    description: MTB_DWT Comparator Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 5
      description: MASK
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIPHID4
    addr: 0xf0001fd0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID5
    addr: 0xf0001fd4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID6
    addr: 0xf0001fd8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID7
    addr: 0xf0001fdc
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID0
    addr: 0xf0001fe0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID1
    addr: 0xf0001fe4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID2
    addr: 0xf0001fe8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID3
    addr: 0xf0001fec
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID0
    addr: 0xf0001ff0
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID1
    addr: 0xf0001ff4
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID2
    addr: 0xf0001ff8
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID3
    addr: 0xf0001ffc
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
- !Module
  name: ROM
  description: System ROM
  base_addr: 0xf0002000
  size: 0x1000
  registers:
  - !Register
    name: TABLEMARK
    addr: 0xf000200c
    size_bits: 32
    description: End of Table Marker Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MARK
      bit_offset: 0
      bit_width: 32
      description: MARK
      read_allowed: true
      write_allowed: false
  - !Register
    name: SYSACCESS
    addr: 0xf0002fcc
    size_bits: 32
    description: System Access Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: SYSACCESS
      bit_offset: 0
      bit_width: 32
      description: SYSACCESS
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENTRY0
    addr: 0xf0002000
    size_bits: 32
    description: Entry
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENTRY
      bit_offset: 0
      bit_width: 32
      description: ENTRY
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENTRY1
    addr: 0xf0002004
    size_bits: 32
    description: Entry
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENTRY
      bit_offset: 0
      bit_width: 32
      description: ENTRY
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENTRY2
    addr: 0xf0002008
    size_bits: 32
    description: Entry
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENTRY
      bit_offset: 0
      bit_width: 32
      description: ENTRY
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID4
    addr: 0xf0002fd0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID5
    addr: 0xf0002fd4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID6
    addr: 0xf0002fd8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID7
    addr: 0xf0002fdc
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID0
    addr: 0xf0002fe0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID1
    addr: 0xf0002fe4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID2
    addr: 0xf0002fe8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID3
    addr: 0xf0002fec
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID0
    addr: 0xf0002ff0
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID1
    addr: 0xf0002ff4
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID2
    addr: 0xf0002ff8
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID3
    addr: 0xf0002ffc
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
- !Module
  name: MCM
  description: Core Platform Miscellaneous Control Module
  base_addr: 0xf0003000
  size: 0x44
  registers:
  - !Register
    name: PLASC
    addr: 0xf0003008
    size_bits: 16
    description: Crossbar Switch (AXBS) Slave Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0x7
    fields:
    - !Field
      name: ASC
      bit_offset: 0
      bit_width: 8
      description: Each bit in the ASC field indicates whether there is a corresponding
        connection to the crossbar switch's slave input port.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PLAMC
    addr: 0xf000300a
    size_bits: 16
    description: Crossbar Switch (AXBS) Master Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0x5
    fields:
    - !Field
      name: AMC
      bit_offset: 0
      bit_width: 8
      description: Each bit in the AMC field indicates whether there is a corresponding
        connection to the AXBS master input port.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PLACR
    addr: 0xf000300c
    size_bits: 32
    description: Platform Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x50
    fields:
    - !Field
      name: ARB
      bit_offset: 9
      bit_width: 1
      description: Arbitration select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFCC
      bit_offset: 10
      bit_width: 1
      description: Clear Flash Controller Cache
      read_allowed: false
      write_allowed: true
    - !Field
      name: DFCDA
      bit_offset: 11
      bit_width: 1
      description: Disable Flash Controller Data Caching
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFCIC
      bit_offset: 12
      bit_width: 1
      description: Disable Flash Controller Instruction Caching
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFCC
      bit_offset: 13
      bit_width: 1
      description: Disable Flash Controller Cache
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EFDS
      bit_offset: 14
      bit_width: 1
      description: Enable Flash Data Speculation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFCS
      bit_offset: 15
      bit_width: 1
      description: Disable Flash Controller Speculation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESFC
      bit_offset: 16
      bit_width: 1
      description: Enable Stalling Flash Controller
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CPO
    addr: 0xf0003040
    size_bits: 32
    description: Compute Operation Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CPOREQ
      bit_offset: 0
      bit_width: 1
      description: Compute Operation Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOACK
      bit_offset: 1
      bit_width: 1
      description: Compute Operation Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOWOI
      bit_offset: 2
      bit_width: 1
      description: Compute Operation Wake-up on Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FGPIOA
  description: General Purpose Input/Output
  base_addr: 0xf8000000
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0xf8000000
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0xf8000004
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0xf8000008
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xf800000c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0xf8000010
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0xf8000014
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FGPIOB
  description: General Purpose Input/Output
  base_addr: 0xf8000040
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0xf8000040
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0xf8000044
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0xf8000048
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xf800004c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0xf8000050
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0xf8000054
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FGPIOC
  description: General Purpose Input/Output
  base_addr: 0xf8000080
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0xf8000080
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0xf8000084
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0xf8000088
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xf800008c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0xf8000090
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0xf8000094
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
