/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_topm.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/6/11 11:41a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct  6 10:25:18 2011
 *                 MD5 Checksum         8f37dfc69866893136bc4603c1bedf8c
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3128/rdb/c0/bchp_ds_topm.h $
 * 
 * Hydra_Software_Devel/1   10/6/11 11:41a farshidf
 * SW3128-1: add C0 RDB files
 *
 ***************************************************************************/

#ifndef BCHP_DS_TOPM_H__
#define BCHP_DS_TOPM_H__

/***************************************************************************
 *DS_TOPM - DS Top Micro clock domain Registers
 ***************************************************************************/
#define BCHP_DS_TOPM_README                      0x000a2000 /* DS Top SPARE1 Register */
#define BCHP_DS_TOPM_REVID                       0x000a2004 /* Revision ID Register */
#define BCHP_DS_TOPM_RST_MASK                    0x000a2008 /* DS Top Reset Mask Register */
#define BCHP_DS_TOPM_GBL                         0x000a2010 /* DS Top control Register */
#define BCHP_DS_TOPM_L2_IRQSTS                   0x000a2014 /* Interrupt Status Register */
#define BCHP_DS_TOPM_L2_IRQSET                   0x000a2018 /* Set Interrupt Status Register */
#define BCHP_DS_TOPM_L2_IRQCLR                   0x000a201c /* Clear Interrupt Status Register */
#define BCHP_DS_TOPM_L2_IRQMSK                   0x000a2020 /* Interrupt Mask Register */
#define BCHP_DS_TOPM_L2_IRQMSET                  0x000a2024 /* Set Interrupt Mask Register */
#define BCHP_DS_TOPM_L2_IRQMCLR                  0x000a2028 /* Clear Interrupt Mask Register */
#define BCHP_DS_TOPM_TP_CTL                      0x000a202c /* DS Top testport out control */
#define BCHP_DS_TOPM_TPOUT_CTL                   0x000a2030 /* DS Top testport out control */
#define BCHP_DS_TOPM_TPOUT                       0x000a2034 /* DS Top testport out control */
#define BCHP_DS_TOPM_TP_TEST_MISC0               0x000a2038 /* TP Test Register 0 */
#define BCHP_DS_TOPM_TP_TEST_MISC1               0x000a203c /* TP Test Register 1 */
#define BCHP_DS_TOPM_TP_TEST_MISC2               0x000a2040 /* TP Test Register 2 */
#define BCHP_DS_TOPM_TP_TEST_MODE                0x000a2044 /* TP Test Register 3 */
#define BCHP_DS_TOPM_STATUS                      0x000a2048 /* DS Top status */
#define BCHP_DS_TOPM_SW_SPARE1                   0x000a2050 /* DS Top Software SPARE1 Register */
#define BCHP_DS_TOPM_SW_SPARE2                   0x000a2054 /* DS Top Software SPARE2 Register */
#define BCHP_DS_TOPM_SPARE1                      0x000a2058 /* DS Top SPARE1 Register */
#define BCHP_DS_TOPM_FE_CTL                      0x000a205c /* DS Top FE control Register */
#define BCHP_DS_TOPM_PD                          0x000a2060 /* DS Top Power down control Register */

/***************************************************************************
 *README - DS Top SPARE1 Register
 ***************************************************************************/
/* DS_TOPM :: README :: reserved_for_eco0 [31:00] */
#define BCHP_DS_TOPM_README_reserved_for_eco0_MASK                 0xffffffff
#define BCHP_DS_TOPM_README_reserved_for_eco0_SHIFT                0
#define BCHP_DS_TOPM_README_reserved_for_eco0_DEFAULT              0

/***************************************************************************
 *REVID - Revision ID Register
 ***************************************************************************/
/* DS_TOPM :: REVID :: reserved0 [31:12] */
#define BCHP_DS_TOPM_REVID_reserved0_MASK                          0xfffff000
#define BCHP_DS_TOPM_REVID_reserved0_SHIFT                         12

/* DS_TOPM :: REVID :: REVID [11:00] */
#define BCHP_DS_TOPM_REVID_REVID_MASK                              0x00000fff
#define BCHP_DS_TOPM_REVID_REVID_SHIFT                             0
#define BCHP_DS_TOPM_REVID_REVID_DEFAULT                           2336

/***************************************************************************
 *RST_MASK - DS Top Reset Mask Register
 ***************************************************************************/
/* DS_TOPM :: RST_MASK :: reserved0 [31:29] */
#define BCHP_DS_TOPM_RST_MASK_reserved0_MASK                       0xe0000000
#define BCHP_DS_TOPM_RST_MASK_reserved0_SHIFT                      29

/* DS_TOPM :: RST_MASK :: DSTOP_RSTEN [28:28] */
#define BCHP_DS_TOPM_RST_MASK_DSTOP_RSTEN_MASK                     0x10000000
#define BCHP_DS_TOPM_RST_MASK_DSTOP_RSTEN_SHIFT                    28
#define BCHP_DS_TOPM_RST_MASK_DSTOP_RSTEN_DEFAULT                  0

/* DS_TOPM :: RST_MASK :: reserved1 [27:25] */
#define BCHP_DS_TOPM_RST_MASK_reserved1_MASK                       0x0e000000
#define BCHP_DS_TOPM_RST_MASK_reserved1_SHIFT                      25

/* DS_TOPM :: RST_MASK :: OB_RSTEN [24:24] */
#define BCHP_DS_TOPM_RST_MASK_OB_RSTEN_MASK                        0x01000000
#define BCHP_DS_TOPM_RST_MASK_OB_RSTEN_SHIFT                       24
#define BCHP_DS_TOPM_RST_MASK_OB_RSTEN_DEFAULT                     1

/* DS_TOPM :: RST_MASK :: reserved2 [23:16] */
#define BCHP_DS_TOPM_RST_MASK_reserved2_MASK                       0x00ff0000
#define BCHP_DS_TOPM_RST_MASK_reserved2_SHIFT                      16

/* DS_TOPM :: RST_MASK :: DS_RSTEN [15:00] */
#define BCHP_DS_TOPM_RST_MASK_DS_RSTEN_MASK                        0x0000ffff
#define BCHP_DS_TOPM_RST_MASK_DS_RSTEN_SHIFT                       0
#define BCHP_DS_TOPM_RST_MASK_DS_RSTEN_DEFAULT                     65535

/***************************************************************************
 *GBL - DS Top control Register
 ***************************************************************************/
/* DS_TOPM :: GBL :: reserved_for_eco0 [31:03] */
#define BCHP_DS_TOPM_GBL_reserved_for_eco0_MASK                    0xfffffff8
#define BCHP_DS_TOPM_GBL_reserved_for_eco0_SHIFT                   3
#define BCHP_DS_TOPM_GBL_reserved_for_eco0_DEFAULT                 0

/* DS_TOPM :: GBL :: BCMODE [02:02] */
#define BCHP_DS_TOPM_GBL_BCMODE_MASK                               0x00000004
#define BCHP_DS_TOPM_GBL_BCMODE_SHIFT                              2
#define BCHP_DS_TOPM_GBL_BCMODE_DEFAULT                            0

/* DS_TOPM :: GBL :: reserved_for_eco1 [01:01] */
#define BCHP_DS_TOPM_GBL_reserved_for_eco1_MASK                    0x00000002
#define BCHP_DS_TOPM_GBL_reserved_for_eco1_SHIFT                   1
#define BCHP_DS_TOPM_GBL_reserved_for_eco1_DEFAULT                 0

/* DS_TOPM :: GBL :: RESET [00:00] */
#define BCHP_DS_TOPM_GBL_RESET_MASK                                0x00000001
#define BCHP_DS_TOPM_GBL_RESET_SHIFT                               0
#define BCHP_DS_TOPM_GBL_RESET_DEFAULT                             0

/***************************************************************************
 *L2_IRQSTS - Interrupt Status Register
 ***************************************************************************/
/* DS_TOPM :: L2_IRQSTS :: FSCNT2_IS [31:31] */
#define BCHP_DS_TOPM_L2_IRQSTS_FSCNT2_IS_MASK                      0x80000000
#define BCHP_DS_TOPM_L2_IRQSTS_FSCNT2_IS_SHIFT                     31
#define BCHP_DS_TOPM_L2_IRQSTS_FSCNT2_IS_DEFAULT                   0

/* DS_TOPM :: L2_IRQSTS :: FSCNT1_IS [30:30] */
#define BCHP_DS_TOPM_L2_IRQSTS_FSCNT1_IS_MASK                      0x40000000
#define BCHP_DS_TOPM_L2_IRQSTS_FSCNT1_IS_SHIFT                     30
#define BCHP_DS_TOPM_L2_IRQSTS_FSCNT1_IS_DEFAULT                   0

/* DS_TOPM :: L2_IRQSTS :: reserved0 [29:08] */
#define BCHP_DS_TOPM_L2_IRQSTS_reserved0_MASK                      0x3fffff00
#define BCHP_DS_TOPM_L2_IRQSTS_reserved0_SHIFT                     8

/* DS_TOPM :: L2_IRQSTS :: DS3_2_IS [07:07] */
#define BCHP_DS_TOPM_L2_IRQSTS_DS3_2_IS_MASK                       0x00000080
#define BCHP_DS_TOPM_L2_IRQSTS_DS3_2_IS_SHIFT                      7
#define BCHP_DS_TOPM_L2_IRQSTS_DS3_2_IS_DEFAULT                    0

/* DS_TOPM :: L2_IRQSTS :: DS3_1_IS [06:06] */
#define BCHP_DS_TOPM_L2_IRQSTS_DS3_1_IS_MASK                       0x00000040
#define BCHP_DS_TOPM_L2_IRQSTS_DS3_1_IS_SHIFT                      6
#define BCHP_DS_TOPM_L2_IRQSTS_DS3_1_IS_DEFAULT                    0

/* DS_TOPM :: L2_IRQSTS :: DS2_2_IS [05:05] */
#define BCHP_DS_TOPM_L2_IRQSTS_DS2_2_IS_MASK                       0x00000020
#define BCHP_DS_TOPM_L2_IRQSTS_DS2_2_IS_SHIFT                      5
#define BCHP_DS_TOPM_L2_IRQSTS_DS2_2_IS_DEFAULT                    0

/* DS_TOPM :: L2_IRQSTS :: DS2_1_IS [04:04] */
#define BCHP_DS_TOPM_L2_IRQSTS_DS2_1_IS_MASK                       0x00000010
#define BCHP_DS_TOPM_L2_IRQSTS_DS2_1_IS_SHIFT                      4
#define BCHP_DS_TOPM_L2_IRQSTS_DS2_1_IS_DEFAULT                    0

/* DS_TOPM :: L2_IRQSTS :: DS1_2_IS [03:03] */
#define BCHP_DS_TOPM_L2_IRQSTS_DS1_2_IS_MASK                       0x00000008
#define BCHP_DS_TOPM_L2_IRQSTS_DS1_2_IS_SHIFT                      3
#define BCHP_DS_TOPM_L2_IRQSTS_DS1_2_IS_DEFAULT                    0

/* DS_TOPM :: L2_IRQSTS :: DS1_1_IS [02:02] */
#define BCHP_DS_TOPM_L2_IRQSTS_DS1_1_IS_MASK                       0x00000004
#define BCHP_DS_TOPM_L2_IRQSTS_DS1_1_IS_SHIFT                      2
#define BCHP_DS_TOPM_L2_IRQSTS_DS1_1_IS_DEFAULT                    0

/* DS_TOPM :: L2_IRQSTS :: DS0_2_IS [01:01] */
#define BCHP_DS_TOPM_L2_IRQSTS_DS0_2_IS_MASK                       0x00000002
#define BCHP_DS_TOPM_L2_IRQSTS_DS0_2_IS_SHIFT                      1
#define BCHP_DS_TOPM_L2_IRQSTS_DS0_2_IS_DEFAULT                    0

/* DS_TOPM :: L2_IRQSTS :: DS0_1_IS [00:00] */
#define BCHP_DS_TOPM_L2_IRQSTS_DS0_1_IS_MASK                       0x00000001
#define BCHP_DS_TOPM_L2_IRQSTS_DS0_1_IS_SHIFT                      0
#define BCHP_DS_TOPM_L2_IRQSTS_DS0_1_IS_DEFAULT                    0

/***************************************************************************
 *L2_IRQSET - Set Interrupt Status Register
 ***************************************************************************/
/* DS_TOPM :: L2_IRQSET :: FSCNT2_ISET [31:31] */
#define BCHP_DS_TOPM_L2_IRQSET_FSCNT2_ISET_MASK                    0x80000000
#define BCHP_DS_TOPM_L2_IRQSET_FSCNT2_ISET_SHIFT                   31
#define BCHP_DS_TOPM_L2_IRQSET_FSCNT2_ISET_DEFAULT                 0

/* DS_TOPM :: L2_IRQSET :: FSCNT1_ISET [30:30] */
#define BCHP_DS_TOPM_L2_IRQSET_FSCNT1_ISET_MASK                    0x40000000
#define BCHP_DS_TOPM_L2_IRQSET_FSCNT1_ISET_SHIFT                   30
#define BCHP_DS_TOPM_L2_IRQSET_FSCNT1_ISET_DEFAULT                 0

/* DS_TOPM :: L2_IRQSET :: reserved0 [29:08] */
#define BCHP_DS_TOPM_L2_IRQSET_reserved0_MASK                      0x3fffff00
#define BCHP_DS_TOPM_L2_IRQSET_reserved0_SHIFT                     8

/* DS_TOPM :: L2_IRQSET :: DS3_2_ISET [07:07] */
#define BCHP_DS_TOPM_L2_IRQSET_DS3_2_ISET_MASK                     0x00000080
#define BCHP_DS_TOPM_L2_IRQSET_DS3_2_ISET_SHIFT                    7
#define BCHP_DS_TOPM_L2_IRQSET_DS3_2_ISET_DEFAULT                  0

/* DS_TOPM :: L2_IRQSET :: DS3_1_ISET [06:06] */
#define BCHP_DS_TOPM_L2_IRQSET_DS3_1_ISET_MASK                     0x00000040
#define BCHP_DS_TOPM_L2_IRQSET_DS3_1_ISET_SHIFT                    6
#define BCHP_DS_TOPM_L2_IRQSET_DS3_1_ISET_DEFAULT                  0

/* DS_TOPM :: L2_IRQSET :: DS2_2_ISET [05:05] */
#define BCHP_DS_TOPM_L2_IRQSET_DS2_2_ISET_MASK                     0x00000020
#define BCHP_DS_TOPM_L2_IRQSET_DS2_2_ISET_SHIFT                    5
#define BCHP_DS_TOPM_L2_IRQSET_DS2_2_ISET_DEFAULT                  0

/* DS_TOPM :: L2_IRQSET :: DS2_1_ISET [04:04] */
#define BCHP_DS_TOPM_L2_IRQSET_DS2_1_ISET_MASK                     0x00000010
#define BCHP_DS_TOPM_L2_IRQSET_DS2_1_ISET_SHIFT                    4
#define BCHP_DS_TOPM_L2_IRQSET_DS2_1_ISET_DEFAULT                  0

/* DS_TOPM :: L2_IRQSET :: DS1_2_ISET [03:03] */
#define BCHP_DS_TOPM_L2_IRQSET_DS1_2_ISET_MASK                     0x00000008
#define BCHP_DS_TOPM_L2_IRQSET_DS1_2_ISET_SHIFT                    3
#define BCHP_DS_TOPM_L2_IRQSET_DS1_2_ISET_DEFAULT                  0

/* DS_TOPM :: L2_IRQSET :: DS1_1_ISET [02:02] */
#define BCHP_DS_TOPM_L2_IRQSET_DS1_1_ISET_MASK                     0x00000004
#define BCHP_DS_TOPM_L2_IRQSET_DS1_1_ISET_SHIFT                    2
#define BCHP_DS_TOPM_L2_IRQSET_DS1_1_ISET_DEFAULT                  0

/* DS_TOPM :: L2_IRQSET :: DS0_2_ISET [01:01] */
#define BCHP_DS_TOPM_L2_IRQSET_DS0_2_ISET_MASK                     0x00000002
#define BCHP_DS_TOPM_L2_IRQSET_DS0_2_ISET_SHIFT                    1
#define BCHP_DS_TOPM_L2_IRQSET_DS0_2_ISET_DEFAULT                  0

/* DS_TOPM :: L2_IRQSET :: DS0_1_ISET [00:00] */
#define BCHP_DS_TOPM_L2_IRQSET_DS0_1_ISET_MASK                     0x00000001
#define BCHP_DS_TOPM_L2_IRQSET_DS0_1_ISET_SHIFT                    0
#define BCHP_DS_TOPM_L2_IRQSET_DS0_1_ISET_DEFAULT                  0

/***************************************************************************
 *L2_IRQCLR - Clear Interrupt Status Register
 ***************************************************************************/
/* DS_TOPM :: L2_IRQCLR :: FSCNT2_ICLR [31:31] */
#define BCHP_DS_TOPM_L2_IRQCLR_FSCNT2_ICLR_MASK                    0x80000000
#define BCHP_DS_TOPM_L2_IRQCLR_FSCNT2_ICLR_SHIFT                   31
#define BCHP_DS_TOPM_L2_IRQCLR_FSCNT2_ICLR_DEFAULT                 0

/* DS_TOPM :: L2_IRQCLR :: FSCNT1_ICLR [30:30] */
#define BCHP_DS_TOPM_L2_IRQCLR_FSCNT1_ICLR_MASK                    0x40000000
#define BCHP_DS_TOPM_L2_IRQCLR_FSCNT1_ICLR_SHIFT                   30
#define BCHP_DS_TOPM_L2_IRQCLR_FSCNT1_ICLR_DEFAULT                 0

/* DS_TOPM :: L2_IRQCLR :: reserved0 [29:08] */
#define BCHP_DS_TOPM_L2_IRQCLR_reserved0_MASK                      0x3fffff00
#define BCHP_DS_TOPM_L2_IRQCLR_reserved0_SHIFT                     8

/* DS_TOPM :: L2_IRQCLR :: DS3_2_ICLR [07:07] */
#define BCHP_DS_TOPM_L2_IRQCLR_DS3_2_ICLR_MASK                     0x00000080
#define BCHP_DS_TOPM_L2_IRQCLR_DS3_2_ICLR_SHIFT                    7
#define BCHP_DS_TOPM_L2_IRQCLR_DS3_2_ICLR_DEFAULT                  0

/* DS_TOPM :: L2_IRQCLR :: DS3_1_ICLR [06:06] */
#define BCHP_DS_TOPM_L2_IRQCLR_DS3_1_ICLR_MASK                     0x00000040
#define BCHP_DS_TOPM_L2_IRQCLR_DS3_1_ICLR_SHIFT                    6
#define BCHP_DS_TOPM_L2_IRQCLR_DS3_1_ICLR_DEFAULT                  0

/* DS_TOPM :: L2_IRQCLR :: DS2_2_ICLR [05:05] */
#define BCHP_DS_TOPM_L2_IRQCLR_DS2_2_ICLR_MASK                     0x00000020
#define BCHP_DS_TOPM_L2_IRQCLR_DS2_2_ICLR_SHIFT                    5
#define BCHP_DS_TOPM_L2_IRQCLR_DS2_2_ICLR_DEFAULT                  0

/* DS_TOPM :: L2_IRQCLR :: DS2_1_ICLR [04:04] */
#define BCHP_DS_TOPM_L2_IRQCLR_DS2_1_ICLR_MASK                     0x00000010
#define BCHP_DS_TOPM_L2_IRQCLR_DS2_1_ICLR_SHIFT                    4
#define BCHP_DS_TOPM_L2_IRQCLR_DS2_1_ICLR_DEFAULT                  0

/* DS_TOPM :: L2_IRQCLR :: DS1_2_ICLR [03:03] */
#define BCHP_DS_TOPM_L2_IRQCLR_DS1_2_ICLR_MASK                     0x00000008
#define BCHP_DS_TOPM_L2_IRQCLR_DS1_2_ICLR_SHIFT                    3
#define BCHP_DS_TOPM_L2_IRQCLR_DS1_2_ICLR_DEFAULT                  0

/* DS_TOPM :: L2_IRQCLR :: DS1_1_ICLR [02:02] */
#define BCHP_DS_TOPM_L2_IRQCLR_DS1_1_ICLR_MASK                     0x00000004
#define BCHP_DS_TOPM_L2_IRQCLR_DS1_1_ICLR_SHIFT                    2
#define BCHP_DS_TOPM_L2_IRQCLR_DS1_1_ICLR_DEFAULT                  0

/* DS_TOPM :: L2_IRQCLR :: DS0_2_ICLR [01:01] */
#define BCHP_DS_TOPM_L2_IRQCLR_DS0_2_ICLR_MASK                     0x00000002
#define BCHP_DS_TOPM_L2_IRQCLR_DS0_2_ICLR_SHIFT                    1
#define BCHP_DS_TOPM_L2_IRQCLR_DS0_2_ICLR_DEFAULT                  0

/* DS_TOPM :: L2_IRQCLR :: DS0_1_ICLR [00:00] */
#define BCHP_DS_TOPM_L2_IRQCLR_DS0_1_ICLR_MASK                     0x00000001
#define BCHP_DS_TOPM_L2_IRQCLR_DS0_1_ICLR_SHIFT                    0
#define BCHP_DS_TOPM_L2_IRQCLR_DS0_1_ICLR_DEFAULT                  0

/***************************************************************************
 *L2_IRQMSK - Interrupt Mask Register
 ***************************************************************************/
/* DS_TOPM :: L2_IRQMSK :: FSCNT2_IMSK [31:31] */
#define BCHP_DS_TOPM_L2_IRQMSK_FSCNT2_IMSK_MASK                    0x80000000
#define BCHP_DS_TOPM_L2_IRQMSK_FSCNT2_IMSK_SHIFT                   31
#define BCHP_DS_TOPM_L2_IRQMSK_FSCNT2_IMSK_DEFAULT                 1

/* DS_TOPM :: L2_IRQMSK :: FSCNT1_IMSK [30:30] */
#define BCHP_DS_TOPM_L2_IRQMSK_FSCNT1_IMSK_MASK                    0x40000000
#define BCHP_DS_TOPM_L2_IRQMSK_FSCNT1_IMSK_SHIFT                   30
#define BCHP_DS_TOPM_L2_IRQMSK_FSCNT1_IMSK_DEFAULT                 1

/* DS_TOPM :: L2_IRQMSK :: reserved0 [29:08] */
#define BCHP_DS_TOPM_L2_IRQMSK_reserved0_MASK                      0x3fffff00
#define BCHP_DS_TOPM_L2_IRQMSK_reserved0_SHIFT                     8

/* DS_TOPM :: L2_IRQMSK :: DS3_2_IMSK [07:07] */
#define BCHP_DS_TOPM_L2_IRQMSK_DS3_2_IMSK_MASK                     0x00000080
#define BCHP_DS_TOPM_L2_IRQMSK_DS3_2_IMSK_SHIFT                    7
#define BCHP_DS_TOPM_L2_IRQMSK_DS3_2_IMSK_DEFAULT                  1

/* DS_TOPM :: L2_IRQMSK :: DS3_1_IMSK [06:06] */
#define BCHP_DS_TOPM_L2_IRQMSK_DS3_1_IMSK_MASK                     0x00000040
#define BCHP_DS_TOPM_L2_IRQMSK_DS3_1_IMSK_SHIFT                    6
#define BCHP_DS_TOPM_L2_IRQMSK_DS3_1_IMSK_DEFAULT                  1

/* DS_TOPM :: L2_IRQMSK :: DS2_2_IMSK [05:05] */
#define BCHP_DS_TOPM_L2_IRQMSK_DS2_2_IMSK_MASK                     0x00000020
#define BCHP_DS_TOPM_L2_IRQMSK_DS2_2_IMSK_SHIFT                    5
#define BCHP_DS_TOPM_L2_IRQMSK_DS2_2_IMSK_DEFAULT                  1

/* DS_TOPM :: L2_IRQMSK :: DS2_1_IMSK [04:04] */
#define BCHP_DS_TOPM_L2_IRQMSK_DS2_1_IMSK_MASK                     0x00000010
#define BCHP_DS_TOPM_L2_IRQMSK_DS2_1_IMSK_SHIFT                    4
#define BCHP_DS_TOPM_L2_IRQMSK_DS2_1_IMSK_DEFAULT                  1

/* DS_TOPM :: L2_IRQMSK :: DS1_2_IMSK [03:03] */
#define BCHP_DS_TOPM_L2_IRQMSK_DS1_2_IMSK_MASK                     0x00000008
#define BCHP_DS_TOPM_L2_IRQMSK_DS1_2_IMSK_SHIFT                    3
#define BCHP_DS_TOPM_L2_IRQMSK_DS1_2_IMSK_DEFAULT                  1

/* DS_TOPM :: L2_IRQMSK :: DS1_1_IMSK [02:02] */
#define BCHP_DS_TOPM_L2_IRQMSK_DS1_1_IMSK_MASK                     0x00000004
#define BCHP_DS_TOPM_L2_IRQMSK_DS1_1_IMSK_SHIFT                    2
#define BCHP_DS_TOPM_L2_IRQMSK_DS1_1_IMSK_DEFAULT                  1

/* DS_TOPM :: L2_IRQMSK :: DS0_2_IMSK [01:01] */
#define BCHP_DS_TOPM_L2_IRQMSK_DS0_2_IMSK_MASK                     0x00000002
#define BCHP_DS_TOPM_L2_IRQMSK_DS0_2_IMSK_SHIFT                    1
#define BCHP_DS_TOPM_L2_IRQMSK_DS0_2_IMSK_DEFAULT                  1

/* DS_TOPM :: L2_IRQMSK :: DS0_1_IMSK [00:00] */
#define BCHP_DS_TOPM_L2_IRQMSK_DS0_1_IMSK_MASK                     0x00000001
#define BCHP_DS_TOPM_L2_IRQMSK_DS0_1_IMSK_SHIFT                    0
#define BCHP_DS_TOPM_L2_IRQMSK_DS0_1_IMSK_DEFAULT                  1

/***************************************************************************
 *L2_IRQMSET - Set Interrupt Mask Register
 ***************************************************************************/
/* DS_TOPM :: L2_IRQMSET :: FSCNT2_IMSET [31:31] */
#define BCHP_DS_TOPM_L2_IRQMSET_FSCNT2_IMSET_MASK                  0x80000000
#define BCHP_DS_TOPM_L2_IRQMSET_FSCNT2_IMSET_SHIFT                 31
#define BCHP_DS_TOPM_L2_IRQMSET_FSCNT2_IMSET_DEFAULT               0

/* DS_TOPM :: L2_IRQMSET :: FSCNT1_IMSET [30:30] */
#define BCHP_DS_TOPM_L2_IRQMSET_FSCNT1_IMSET_MASK                  0x40000000
#define BCHP_DS_TOPM_L2_IRQMSET_FSCNT1_IMSET_SHIFT                 30
#define BCHP_DS_TOPM_L2_IRQMSET_FSCNT1_IMSET_DEFAULT               0

/* DS_TOPM :: L2_IRQMSET :: reserved0 [29:08] */
#define BCHP_DS_TOPM_L2_IRQMSET_reserved0_MASK                     0x3fffff00
#define BCHP_DS_TOPM_L2_IRQMSET_reserved0_SHIFT                    8

/* DS_TOPM :: L2_IRQMSET :: DS3_2_IMSET [07:07] */
#define BCHP_DS_TOPM_L2_IRQMSET_DS3_2_IMSET_MASK                   0x00000080
#define BCHP_DS_TOPM_L2_IRQMSET_DS3_2_IMSET_SHIFT                  7
#define BCHP_DS_TOPM_L2_IRQMSET_DS3_2_IMSET_DEFAULT                0

/* DS_TOPM :: L2_IRQMSET :: DS3_1_IMSET [06:06] */
#define BCHP_DS_TOPM_L2_IRQMSET_DS3_1_IMSET_MASK                   0x00000040
#define BCHP_DS_TOPM_L2_IRQMSET_DS3_1_IMSET_SHIFT                  6
#define BCHP_DS_TOPM_L2_IRQMSET_DS3_1_IMSET_DEFAULT                0

/* DS_TOPM :: L2_IRQMSET :: DS2_2_IMSET [05:05] */
#define BCHP_DS_TOPM_L2_IRQMSET_DS2_2_IMSET_MASK                   0x00000020
#define BCHP_DS_TOPM_L2_IRQMSET_DS2_2_IMSET_SHIFT                  5
#define BCHP_DS_TOPM_L2_IRQMSET_DS2_2_IMSET_DEFAULT                0

/* DS_TOPM :: L2_IRQMSET :: DS2_1_IMSET [04:04] */
#define BCHP_DS_TOPM_L2_IRQMSET_DS2_1_IMSET_MASK                   0x00000010
#define BCHP_DS_TOPM_L2_IRQMSET_DS2_1_IMSET_SHIFT                  4
#define BCHP_DS_TOPM_L2_IRQMSET_DS2_1_IMSET_DEFAULT                0

/* DS_TOPM :: L2_IRQMSET :: DS1_2_IMSET [03:03] */
#define BCHP_DS_TOPM_L2_IRQMSET_DS1_2_IMSET_MASK                   0x00000008
#define BCHP_DS_TOPM_L2_IRQMSET_DS1_2_IMSET_SHIFT                  3
#define BCHP_DS_TOPM_L2_IRQMSET_DS1_2_IMSET_DEFAULT                0

/* DS_TOPM :: L2_IRQMSET :: DS1_1_IMSET [02:02] */
#define BCHP_DS_TOPM_L2_IRQMSET_DS1_1_IMSET_MASK                   0x00000004
#define BCHP_DS_TOPM_L2_IRQMSET_DS1_1_IMSET_SHIFT                  2
#define BCHP_DS_TOPM_L2_IRQMSET_DS1_1_IMSET_DEFAULT                0

/* DS_TOPM :: L2_IRQMSET :: DS0_2_IMSET [01:01] */
#define BCHP_DS_TOPM_L2_IRQMSET_DS0_2_IMSET_MASK                   0x00000002
#define BCHP_DS_TOPM_L2_IRQMSET_DS0_2_IMSET_SHIFT                  1
#define BCHP_DS_TOPM_L2_IRQMSET_DS0_2_IMSET_DEFAULT                0

/* DS_TOPM :: L2_IRQMSET :: DS0_1_IMSET [00:00] */
#define BCHP_DS_TOPM_L2_IRQMSET_DS0_1_IMSET_MASK                   0x00000001
#define BCHP_DS_TOPM_L2_IRQMSET_DS0_1_IMSET_SHIFT                  0
#define BCHP_DS_TOPM_L2_IRQMSET_DS0_1_IMSET_DEFAULT                0

/***************************************************************************
 *L2_IRQMCLR - Clear Interrupt Mask Register
 ***************************************************************************/
/* DS_TOPM :: L2_IRQMCLR :: FSCNT2_IMCLR [31:31] */
#define BCHP_DS_TOPM_L2_IRQMCLR_FSCNT2_IMCLR_MASK                  0x80000000
#define BCHP_DS_TOPM_L2_IRQMCLR_FSCNT2_IMCLR_SHIFT                 31
#define BCHP_DS_TOPM_L2_IRQMCLR_FSCNT2_IMCLR_DEFAULT               0

/* DS_TOPM :: L2_IRQMCLR :: FSCNT1_IMCLR [30:30] */
#define BCHP_DS_TOPM_L2_IRQMCLR_FSCNT1_IMCLR_MASK                  0x40000000
#define BCHP_DS_TOPM_L2_IRQMCLR_FSCNT1_IMCLR_SHIFT                 30
#define BCHP_DS_TOPM_L2_IRQMCLR_FSCNT1_IMCLR_DEFAULT               0

/* DS_TOPM :: L2_IRQMCLR :: reserved0 [29:08] */
#define BCHP_DS_TOPM_L2_IRQMCLR_reserved0_MASK                     0x3fffff00
#define BCHP_DS_TOPM_L2_IRQMCLR_reserved0_SHIFT                    8

/* DS_TOPM :: L2_IRQMCLR :: DS3_2_IMCLR [07:07] */
#define BCHP_DS_TOPM_L2_IRQMCLR_DS3_2_IMCLR_MASK                   0x00000080
#define BCHP_DS_TOPM_L2_IRQMCLR_DS3_2_IMCLR_SHIFT                  7
#define BCHP_DS_TOPM_L2_IRQMCLR_DS3_2_IMCLR_DEFAULT                0

/* DS_TOPM :: L2_IRQMCLR :: DS3_1_IMCLR [06:06] */
#define BCHP_DS_TOPM_L2_IRQMCLR_DS3_1_IMCLR_MASK                   0x00000040
#define BCHP_DS_TOPM_L2_IRQMCLR_DS3_1_IMCLR_SHIFT                  6
#define BCHP_DS_TOPM_L2_IRQMCLR_DS3_1_IMCLR_DEFAULT                0

/* DS_TOPM :: L2_IRQMCLR :: DS2_2_IMCLR [05:05] */
#define BCHP_DS_TOPM_L2_IRQMCLR_DS2_2_IMCLR_MASK                   0x00000020
#define BCHP_DS_TOPM_L2_IRQMCLR_DS2_2_IMCLR_SHIFT                  5
#define BCHP_DS_TOPM_L2_IRQMCLR_DS2_2_IMCLR_DEFAULT                0

/* DS_TOPM :: L2_IRQMCLR :: DS2_1_IMCLR [04:04] */
#define BCHP_DS_TOPM_L2_IRQMCLR_DS2_1_IMCLR_MASK                   0x00000010
#define BCHP_DS_TOPM_L2_IRQMCLR_DS2_1_IMCLR_SHIFT                  4
#define BCHP_DS_TOPM_L2_IRQMCLR_DS2_1_IMCLR_DEFAULT                0

/* DS_TOPM :: L2_IRQMCLR :: DS1_2_IMCLR [03:03] */
#define BCHP_DS_TOPM_L2_IRQMCLR_DS1_2_IMCLR_MASK                   0x00000008
#define BCHP_DS_TOPM_L2_IRQMCLR_DS1_2_IMCLR_SHIFT                  3
#define BCHP_DS_TOPM_L2_IRQMCLR_DS1_2_IMCLR_DEFAULT                0

/* DS_TOPM :: L2_IRQMCLR :: DS1_1_IMCLR [02:02] */
#define BCHP_DS_TOPM_L2_IRQMCLR_DS1_1_IMCLR_MASK                   0x00000004
#define BCHP_DS_TOPM_L2_IRQMCLR_DS1_1_IMCLR_SHIFT                  2
#define BCHP_DS_TOPM_L2_IRQMCLR_DS1_1_IMCLR_DEFAULT                0

/* DS_TOPM :: L2_IRQMCLR :: DS0_2_IMCLR [01:01] */
#define BCHP_DS_TOPM_L2_IRQMCLR_DS0_2_IMCLR_MASK                   0x00000002
#define BCHP_DS_TOPM_L2_IRQMCLR_DS0_2_IMCLR_SHIFT                  1
#define BCHP_DS_TOPM_L2_IRQMCLR_DS0_2_IMCLR_DEFAULT                0

/* DS_TOPM :: L2_IRQMCLR :: DS0_1_IMCLR [00:00] */
#define BCHP_DS_TOPM_L2_IRQMCLR_DS0_1_IMCLR_MASK                   0x00000001
#define BCHP_DS_TOPM_L2_IRQMCLR_DS0_1_IMCLR_SHIFT                  0
#define BCHP_DS_TOPM_L2_IRQMCLR_DS0_1_IMCLR_DEFAULT                0

/***************************************************************************
 *TP_CTL - DS Top testport out control
 ***************************************************************************/
/* DS_TOPM :: TP_CTL :: reserved0 [31:27] */
#define BCHP_DS_TOPM_TP_CTL_reserved0_MASK                         0xf8000000
#define BCHP_DS_TOPM_TP_CTL_reserved0_SHIFT                        27

/* DS_TOPM :: TP_CTL :: TPOUT_CLKINV2 [26:26] */
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKINV2_MASK                     0x04000000
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKINV2_SHIFT                    26
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKINV2_DEFAULT                  0

/* DS_TOPM :: TP_CTL :: TPOUT_CLKSEL2 [25:20] */
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKSEL2_MASK                     0x03f00000
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKSEL2_SHIFT                    20
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKSEL2_DEFAULT                  0

/* DS_TOPM :: TP_CTL :: reserved1 [19:15] */
#define BCHP_DS_TOPM_TP_CTL_reserved1_MASK                         0x000f8000
#define BCHP_DS_TOPM_TP_CTL_reserved1_SHIFT                        15

/* DS_TOPM :: TP_CTL :: TPOUT_CLKINV [14:14] */
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKINV_MASK                      0x00004000
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKINV_SHIFT                     14
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKINV_DEFAULT                   0

/* DS_TOPM :: TP_CTL :: TPOUT_CLKSEL [13:08] */
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKSEL_MASK                      0x00003f00
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKSEL_SHIFT                     8
#define BCHP_DS_TOPM_TP_CTL_TPOUT_CLKSEL_DEFAULT                   0

/* DS_TOPM :: TP_CTL :: TSPIEN [07:07] */
#define BCHP_DS_TOPM_TP_CTL_TSPIEN_MASK                            0x00000080
#define BCHP_DS_TOPM_TP_CTL_TSPIEN_SHIFT                           7
#define BCHP_DS_TOPM_TP_CTL_TSPIEN_DEFAULT                         0

/* DS_TOPM :: TP_CTL :: reserved2 [06:02] */
#define BCHP_DS_TOPM_TP_CTL_reserved2_MASK                         0x0000007c
#define BCHP_DS_TOPM_TP_CTL_reserved2_SHIFT                        2

/* DS_TOPM :: TP_CTL :: TPINEN [01:01] */
#define BCHP_DS_TOPM_TP_CTL_TPINEN_MASK                            0x00000002
#define BCHP_DS_TOPM_TP_CTL_TPINEN_SHIFT                           1
#define BCHP_DS_TOPM_TP_CTL_TPINEN_DEFAULT                         0

/* DS_TOPM :: TP_CTL :: reserved3 [00:00] */
#define BCHP_DS_TOPM_TP_CTL_reserved3_MASK                         0x00000001
#define BCHP_DS_TOPM_TP_CTL_reserved3_SHIFT                        0

/***************************************************************************
 *TPOUT_CTL - DS Top testport out control
 ***************************************************************************/
/* DS_TOPM :: TPOUT_CTL :: reserved0 [31:20] */
#define BCHP_DS_TOPM_TPOUT_CTL_reserved0_MASK                      0xfff00000
#define BCHP_DS_TOPM_TPOUT_CTL_reserved0_SHIFT                     20

/* DS_TOPM :: TPOUT_CTL :: CORESEL [19:16] */
#define BCHP_DS_TOPM_TPOUT_CTL_CORESEL_MASK                        0x000f0000
#define BCHP_DS_TOPM_TPOUT_CTL_CORESEL_SHIFT                       16
#define BCHP_DS_TOPM_TPOUT_CTL_CORESEL_DEFAULT                     0

/* DS_TOPM :: TPOUT_CTL :: BLOCKSEL [15:08] */
#define BCHP_DS_TOPM_TPOUT_CTL_BLOCKSEL_MASK                       0x0000ff00
#define BCHP_DS_TOPM_TPOUT_CTL_BLOCKSEL_SHIFT                      8
#define BCHP_DS_TOPM_TPOUT_CTL_BLOCKSEL_DEFAULT                    255

/* DS_TOPM :: TPOUT_CTL :: SIGNALSEL [07:00] */
#define BCHP_DS_TOPM_TPOUT_CTL_SIGNALSEL_MASK                      0x000000ff
#define BCHP_DS_TOPM_TPOUT_CTL_SIGNALSEL_SHIFT                     0
#define BCHP_DS_TOPM_TPOUT_CTL_SIGNALSEL_DEFAULT                   0

/***************************************************************************
 *TPOUT - DS Top testport out control
 ***************************************************************************/
/* DS_TOPM :: TPOUT :: TPOUT [31:00] */
#define BCHP_DS_TOPM_TPOUT_TPOUT_MASK                              0xffffffff
#define BCHP_DS_TOPM_TPOUT_TPOUT_SHIFT                             0
#define BCHP_DS_TOPM_TPOUT_TPOUT_DEFAULT                           0

/***************************************************************************
 *TP_TEST_MISC0 - TP Test Register 0
 ***************************************************************************/
/* DS_TOPM :: TP_TEST_MISC0 :: MISC0 [31:00] */
#define BCHP_DS_TOPM_TP_TEST_MISC0_MISC0_MASK                      0xffffffff
#define BCHP_DS_TOPM_TP_TEST_MISC0_MISC0_SHIFT                     0
#define BCHP_DS_TOPM_TP_TEST_MISC0_MISC0_DEFAULT                   0

/***************************************************************************
 *TP_TEST_MISC1 - TP Test Register 1
 ***************************************************************************/
/* DS_TOPM :: TP_TEST_MISC1 :: MISC1 [31:00] */
#define BCHP_DS_TOPM_TP_TEST_MISC1_MISC1_MASK                      0xffffffff
#define BCHP_DS_TOPM_TP_TEST_MISC1_MISC1_SHIFT                     0
#define BCHP_DS_TOPM_TP_TEST_MISC1_MISC1_DEFAULT                   0

/***************************************************************************
 *TP_TEST_MISC2 - TP Test Register 2
 ***************************************************************************/
/* DS_TOPM :: TP_TEST_MISC2 :: MISC2 [31:00] */
#define BCHP_DS_TOPM_TP_TEST_MISC2_MISC2_MASK                      0xffffffff
#define BCHP_DS_TOPM_TP_TEST_MISC2_MISC2_SHIFT                     0
#define BCHP_DS_TOPM_TP_TEST_MISC2_MISC2_DEFAULT                   0

/***************************************************************************
 *TP_TEST_MODE - TP Test Register 3
 ***************************************************************************/
/* DS_TOPM :: TP_TEST_MODE :: reserved0 [31:09] */
#define BCHP_DS_TOPM_TP_TEST_MODE_reserved0_MASK                   0xfffffe00
#define BCHP_DS_TOPM_TP_TEST_MODE_reserved0_SHIFT                  9

/* DS_TOPM :: TP_TEST_MODE :: MODE [08:00] */
#define BCHP_DS_TOPM_TP_TEST_MODE_MODE_MASK                        0x000001ff
#define BCHP_DS_TOPM_TP_TEST_MODE_MODE_SHIFT                       0
#define BCHP_DS_TOPM_TP_TEST_MODE_MODE_DEFAULT                     0

/***************************************************************************
 *STATUS - DS Top status
 ***************************************************************************/
/* DS_TOPM :: STATUS :: reserved0 [31:02] */
#define BCHP_DS_TOPM_STATUS_reserved0_MASK                         0xfffffffc
#define BCHP_DS_TOPM_STATUS_reserved0_SHIFT                        2

/* DS_TOPM :: STATUS :: LFSR_COMP_FAIL_FE [01:01] */
#define BCHP_DS_TOPM_STATUS_LFSR_COMP_FAIL_FE_MASK                 0x00000002
#define BCHP_DS_TOPM_STATUS_LFSR_COMP_FAIL_FE_SHIFT                1
#define BCHP_DS_TOPM_STATUS_LFSR_COMP_FAIL_FE_DEFAULT              0

/* DS_TOPM :: STATUS :: LFSR_COMP_FAIL [00:00] */
#define BCHP_DS_TOPM_STATUS_LFSR_COMP_FAIL_MASK                    0x00000001
#define BCHP_DS_TOPM_STATUS_LFSR_COMP_FAIL_SHIFT                   0
#define BCHP_DS_TOPM_STATUS_LFSR_COMP_FAIL_DEFAULT                 0

/***************************************************************************
 *SW_SPARE1 - DS Top Software SPARE1 Register
 ***************************************************************************/
/* DS_TOPM :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_DS_TOPM_SW_SPARE1_SPARE_MASK                          0xffffffff
#define BCHP_DS_TOPM_SW_SPARE1_SPARE_SHIFT                         0
#define BCHP_DS_TOPM_SW_SPARE1_SPARE_DEFAULT                       0

/***************************************************************************
 *SW_SPARE2 - DS Top Software SPARE2 Register
 ***************************************************************************/
/* DS_TOPM :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_DS_TOPM_SW_SPARE2_SPARE_MASK                          0xffffffff
#define BCHP_DS_TOPM_SW_SPARE2_SPARE_SHIFT                         0
#define BCHP_DS_TOPM_SW_SPARE2_SPARE_DEFAULT                       0

/***************************************************************************
 *SPARE1 - DS Top SPARE1 Register
 ***************************************************************************/
/* DS_TOPM :: SPARE1 :: SPARE [31:00] */
#define BCHP_DS_TOPM_SPARE1_SPARE_MASK                             0xffffffff
#define BCHP_DS_TOPM_SPARE1_SPARE_SHIFT                            0
#define BCHP_DS_TOPM_SPARE1_SPARE_DEFAULT                          0

/***************************************************************************
 *FE_CTL - DS Top FE control Register
 ***************************************************************************/
/* DS_TOPM :: FE_CTL :: LFSR_ENABLE_FE [31:31] */
#define BCHP_DS_TOPM_FE_CTL_LFSR_ENABLE_FE_MASK                    0x80000000
#define BCHP_DS_TOPM_FE_CTL_LFSR_ENABLE_FE_SHIFT                   31
#define BCHP_DS_TOPM_FE_CTL_LFSR_ENABLE_FE_DEFAULT                 0

/* DS_TOPM :: FE_CTL :: reserved_for_eco0 [30:01] */
#define BCHP_DS_TOPM_FE_CTL_reserved_for_eco0_MASK                 0x7ffffffe
#define BCHP_DS_TOPM_FE_CTL_reserved_for_eco0_SHIFT                1
#define BCHP_DS_TOPM_FE_CTL_reserved_for_eco0_DEFAULT              0

/* DS_TOPM :: FE_CTL :: HANDOFF_EDGE_SEL [00:00] */
#define BCHP_DS_TOPM_FE_CTL_HANDOFF_EDGE_SEL_MASK                  0x00000001
#define BCHP_DS_TOPM_FE_CTL_HANDOFF_EDGE_SEL_SHIFT                 0
#define BCHP_DS_TOPM_FE_CTL_HANDOFF_EDGE_SEL_DEFAULT               0

/***************************************************************************
 *PD - DS Top Power down control Register
 ***************************************************************************/
/* DS_TOPM :: PD :: reserved0 [31:31] */
#define BCHP_DS_TOPM_PD_reserved0_MASK                             0x80000000
#define BCHP_DS_TOPM_PD_reserved0_SHIFT                            31

/* DS_TOPM :: PD :: DS14_MICRO_DISABLE [30:30] */
#define BCHP_DS_TOPM_PD_DS14_MICRO_DISABLE_MASK                    0x40000000
#define BCHP_DS_TOPM_PD_DS14_MICRO_DISABLE_SHIFT                   30
#define BCHP_DS_TOPM_PD_DS14_MICRO_DISABLE_DEFAULT                 0

/* DS_TOPM :: PD :: DS13_MICRO_DISABLE [29:29] */
#define BCHP_DS_TOPM_PD_DS13_MICRO_DISABLE_MASK                    0x20000000
#define BCHP_DS_TOPM_PD_DS13_MICRO_DISABLE_SHIFT                   29
#define BCHP_DS_TOPM_PD_DS13_MICRO_DISABLE_DEFAULT                 0

/* DS_TOPM :: PD :: DS12_MICRO_DISABLE [28:28] */
#define BCHP_DS_TOPM_PD_DS12_MICRO_DISABLE_MASK                    0x10000000
#define BCHP_DS_TOPM_PD_DS12_MICRO_DISABLE_SHIFT                   28
#define BCHP_DS_TOPM_PD_DS12_MICRO_DISABLE_DEFAULT                 0

/* DS_TOPM :: PD :: DS11_MICRO_DISABLE [27:27] */
#define BCHP_DS_TOPM_PD_DS11_MICRO_DISABLE_MASK                    0x08000000
#define BCHP_DS_TOPM_PD_DS11_MICRO_DISABLE_SHIFT                   27
#define BCHP_DS_TOPM_PD_DS11_MICRO_DISABLE_DEFAULT                 0

/* DS_TOPM :: PD :: DS10_MICRO_DISABLE [26:26] */
#define BCHP_DS_TOPM_PD_DS10_MICRO_DISABLE_MASK                    0x04000000
#define BCHP_DS_TOPM_PD_DS10_MICRO_DISABLE_SHIFT                   26
#define BCHP_DS_TOPM_PD_DS10_MICRO_DISABLE_DEFAULT                 0

/* DS_TOPM :: PD :: DS9_MICRO_DISABLE [25:25] */
#define BCHP_DS_TOPM_PD_DS9_MICRO_DISABLE_MASK                     0x02000000
#define BCHP_DS_TOPM_PD_DS9_MICRO_DISABLE_SHIFT                    25
#define BCHP_DS_TOPM_PD_DS9_MICRO_DISABLE_DEFAULT                  0

/* DS_TOPM :: PD :: DS8_MICRO_DISABLE [24:24] */
#define BCHP_DS_TOPM_PD_DS8_MICRO_DISABLE_MASK                     0x01000000
#define BCHP_DS_TOPM_PD_DS8_MICRO_DISABLE_SHIFT                    24
#define BCHP_DS_TOPM_PD_DS8_MICRO_DISABLE_DEFAULT                  0

/* DS_TOPM :: PD :: DS7_MICRO_DISABLE [23:23] */
#define BCHP_DS_TOPM_PD_DS7_MICRO_DISABLE_MASK                     0x00800000
#define BCHP_DS_TOPM_PD_DS7_MICRO_DISABLE_SHIFT                    23
#define BCHP_DS_TOPM_PD_DS7_MICRO_DISABLE_DEFAULT                  0

/* DS_TOPM :: PD :: DS6_MICRO_DISABLE [22:22] */
#define BCHP_DS_TOPM_PD_DS6_MICRO_DISABLE_MASK                     0x00400000
#define BCHP_DS_TOPM_PD_DS6_MICRO_DISABLE_SHIFT                    22
#define BCHP_DS_TOPM_PD_DS6_MICRO_DISABLE_DEFAULT                  0

/* DS_TOPM :: PD :: DS5_MICRO_DISABLE [21:21] */
#define BCHP_DS_TOPM_PD_DS5_MICRO_DISABLE_MASK                     0x00200000
#define BCHP_DS_TOPM_PD_DS5_MICRO_DISABLE_SHIFT                    21
#define BCHP_DS_TOPM_PD_DS5_MICRO_DISABLE_DEFAULT                  0

/* DS_TOPM :: PD :: DS4_MICRO_DISABLE [20:20] */
#define BCHP_DS_TOPM_PD_DS4_MICRO_DISABLE_MASK                     0x00100000
#define BCHP_DS_TOPM_PD_DS4_MICRO_DISABLE_SHIFT                    20
#define BCHP_DS_TOPM_PD_DS4_MICRO_DISABLE_DEFAULT                  0

/* DS_TOPM :: PD :: DS3_MICRO_DISABLE [19:19] */
#define BCHP_DS_TOPM_PD_DS3_MICRO_DISABLE_MASK                     0x00080000
#define BCHP_DS_TOPM_PD_DS3_MICRO_DISABLE_SHIFT                    19
#define BCHP_DS_TOPM_PD_DS3_MICRO_DISABLE_DEFAULT                  0

/* DS_TOPM :: PD :: DS2_MICRO_DISABLE [18:18] */
#define BCHP_DS_TOPM_PD_DS2_MICRO_DISABLE_MASK                     0x00040000
#define BCHP_DS_TOPM_PD_DS2_MICRO_DISABLE_SHIFT                    18
#define BCHP_DS_TOPM_PD_DS2_MICRO_DISABLE_DEFAULT                  0

/* DS_TOPM :: PD :: DS1_MICRO_DISABLE [17:17] */
#define BCHP_DS_TOPM_PD_DS1_MICRO_DISABLE_MASK                     0x00020000
#define BCHP_DS_TOPM_PD_DS1_MICRO_DISABLE_SHIFT                    17
#define BCHP_DS_TOPM_PD_DS1_MICRO_DISABLE_DEFAULT                  0

/* DS_TOPM :: PD :: DS0_MICRO_DISABLE [16:16] */
#define BCHP_DS_TOPM_PD_DS0_MICRO_DISABLE_MASK                     0x00010000
#define BCHP_DS_TOPM_PD_DS0_MICRO_DISABLE_SHIFT                    16
#define BCHP_DS_TOPM_PD_DS0_MICRO_DISABLE_DEFAULT                  0

/* DS_TOPM :: PD :: OOB_60_DISABLE [15:15] */
#define BCHP_DS_TOPM_PD_OOB_60_DISABLE_MASK                        0x00008000
#define BCHP_DS_TOPM_PD_OOB_60_DISABLE_SHIFT                       15
#define BCHP_DS_TOPM_PD_OOB_60_DISABLE_DEFAULT                     0

/* DS_TOPM :: PD :: DS14_540_DISABLE [14:14] */
#define BCHP_DS_TOPM_PD_DS14_540_DISABLE_MASK                      0x00004000
#define BCHP_DS_TOPM_PD_DS14_540_DISABLE_SHIFT                     14
#define BCHP_DS_TOPM_PD_DS14_540_DISABLE_DEFAULT                   0

/* DS_TOPM :: PD :: DS13_540_DISABLE [13:13] */
#define BCHP_DS_TOPM_PD_DS13_540_DISABLE_MASK                      0x00002000
#define BCHP_DS_TOPM_PD_DS13_540_DISABLE_SHIFT                     13
#define BCHP_DS_TOPM_PD_DS13_540_DISABLE_DEFAULT                   0

/* DS_TOPM :: PD :: DS12_540_DISABLE [12:12] */
#define BCHP_DS_TOPM_PD_DS12_540_DISABLE_MASK                      0x00001000
#define BCHP_DS_TOPM_PD_DS12_540_DISABLE_SHIFT                     12
#define BCHP_DS_TOPM_PD_DS12_540_DISABLE_DEFAULT                   0

/* DS_TOPM :: PD :: DS11_540_DISABLE [11:11] */
#define BCHP_DS_TOPM_PD_DS11_540_DISABLE_MASK                      0x00000800
#define BCHP_DS_TOPM_PD_DS11_540_DISABLE_SHIFT                     11
#define BCHP_DS_TOPM_PD_DS11_540_DISABLE_DEFAULT                   0

/* DS_TOPM :: PD :: DS10_540_DISABLE [10:10] */
#define BCHP_DS_TOPM_PD_DS10_540_DISABLE_MASK                      0x00000400
#define BCHP_DS_TOPM_PD_DS10_540_DISABLE_SHIFT                     10
#define BCHP_DS_TOPM_PD_DS10_540_DISABLE_DEFAULT                   0

/* DS_TOPM :: PD :: DS9_540_DISABLE [09:09] */
#define BCHP_DS_TOPM_PD_DS9_540_DISABLE_MASK                       0x00000200
#define BCHP_DS_TOPM_PD_DS9_540_DISABLE_SHIFT                      9
#define BCHP_DS_TOPM_PD_DS9_540_DISABLE_DEFAULT                    0

/* DS_TOPM :: PD :: DS8_540_DISABLE [08:08] */
#define BCHP_DS_TOPM_PD_DS8_540_DISABLE_MASK                       0x00000100
#define BCHP_DS_TOPM_PD_DS8_540_DISABLE_SHIFT                      8
#define BCHP_DS_TOPM_PD_DS8_540_DISABLE_DEFAULT                    0

/* DS_TOPM :: PD :: DS7_540_DISABLE [07:07] */
#define BCHP_DS_TOPM_PD_DS7_540_DISABLE_MASK                       0x00000080
#define BCHP_DS_TOPM_PD_DS7_540_DISABLE_SHIFT                      7
#define BCHP_DS_TOPM_PD_DS7_540_DISABLE_DEFAULT                    0

/* DS_TOPM :: PD :: DS6_540_DISABLE [06:06] */
#define BCHP_DS_TOPM_PD_DS6_540_DISABLE_MASK                       0x00000040
#define BCHP_DS_TOPM_PD_DS6_540_DISABLE_SHIFT                      6
#define BCHP_DS_TOPM_PD_DS6_540_DISABLE_DEFAULT                    0

/* DS_TOPM :: PD :: DS5_540_DISABLE [05:05] */
#define BCHP_DS_TOPM_PD_DS5_540_DISABLE_MASK                       0x00000020
#define BCHP_DS_TOPM_PD_DS5_540_DISABLE_SHIFT                      5
#define BCHP_DS_TOPM_PD_DS5_540_DISABLE_DEFAULT                    0

/* DS_TOPM :: PD :: DS4_540_DISABLE [04:04] */
#define BCHP_DS_TOPM_PD_DS4_540_DISABLE_MASK                       0x00000010
#define BCHP_DS_TOPM_PD_DS4_540_DISABLE_SHIFT                      4
#define BCHP_DS_TOPM_PD_DS4_540_DISABLE_DEFAULT                    0

/* DS_TOPM :: PD :: DS3_540_DISABLE [03:03] */
#define BCHP_DS_TOPM_PD_DS3_540_DISABLE_MASK                       0x00000008
#define BCHP_DS_TOPM_PD_DS3_540_DISABLE_SHIFT                      3
#define BCHP_DS_TOPM_PD_DS3_540_DISABLE_DEFAULT                    0

/* DS_TOPM :: PD :: DS2_540_DISABLE [02:02] */
#define BCHP_DS_TOPM_PD_DS2_540_DISABLE_MASK                       0x00000004
#define BCHP_DS_TOPM_PD_DS2_540_DISABLE_SHIFT                      2
#define BCHP_DS_TOPM_PD_DS2_540_DISABLE_DEFAULT                    0

/* DS_TOPM :: PD :: DS1_540_DISABLE [01:01] */
#define BCHP_DS_TOPM_PD_DS1_540_DISABLE_MASK                       0x00000002
#define BCHP_DS_TOPM_PD_DS1_540_DISABLE_SHIFT                      1
#define BCHP_DS_TOPM_PD_DS1_540_DISABLE_DEFAULT                    0

/* DS_TOPM :: PD :: DS0_540_DISABLE [00:00] */
#define BCHP_DS_TOPM_PD_DS0_540_DISABLE_MASK                       0x00000001
#define BCHP_DS_TOPM_PD_DS0_540_DISABLE_SHIFT                      0
#define BCHP_DS_TOPM_PD_DS0_540_DISABLE_DEFAULT                    0

#endif /* #ifndef BCHP_DS_TOPM_H__ */

/* End of File */
