// Seed: 4044467964
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output id_4
);
  reg   id_5;
  logic id_6;
  always @(negedge 1 == 1'b0) begin
    id_5 <= id_3[(1)] == id_5;
  end
  defparam id_7.id_8 = id_0;
endmodule
