/* Generated by Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os) */

module primitive_example_design_6(clk, in, rst, q_p, q_n, oddr_en, ibuf_oe1, ibuf_oe2, ibuf_oe3, ibuf_oe4);
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:13.6-13.19" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.7-4.10" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.12-4.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.7-5.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.16-5.24" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.25-5.33" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.34-5.42" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:3.13-3.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:6.7-6.14" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:8.8-8.11" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:7.8-7.11" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:6.7-6.14" *)
  input oddr_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:3.13-3.15" *)
  input [1:0] in;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.34-5.42" *)
  input ibuf_oe4;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.25-5.33" *)
  input ibuf_oe3;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.16-5.24" *)
  input ibuf_oe2;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.7-5.15" *)
  input ibuf_oe1;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:8.8-8.11" *)
  output q_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:7.8-7.11" *)
  output q_p;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.7-4.10" *)
  input clk;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:13.6-13.19" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.12-4.15" *)
  input rst;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$417 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$416 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$415 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$414 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$413 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$411 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$410 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$409 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$408 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$407 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$406 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$delete_wire$418 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$clkbufmap.cc:266:execute$399 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe1 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe2 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe3 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe4 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:13.6-13.19" *)
  wire \$auto$rs_design_edit.cc:943:execute$421.rst_i_buf_out ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.7-4.10" *)
  wire \$auto$rs_design_edit.cc:943:execute$421.clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.12-4.15" *)
  wire \$auto$rs_design_edit.cc:943:execute$421.rst ;
  wire \$auto$rs_design_edit.cc:943:execute$421.dffre_out ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$421.$delete_wire$419 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.7-5.15" *)
  wire \$auto$rs_design_edit.cc:943:execute$421.ibuf_oe1 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.16-5.24" *)
  wire \$auto$rs_design_edit.cc:943:execute$421.ibuf_oe2 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.25-5.33" *)
  wire \$auto$rs_design_edit.cc:943:execute$421.ibuf_oe3 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.34-5.42" *)
  wire \$auto$rs_design_edit.cc:943:execute$421.ibuf_oe4 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:3.13-3.15" *)
  wire [1:0] \$auto$rs_design_edit.cc:943:execute$421.in ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:6.7-6.14" *)
  wire \$auto$rs_design_edit.cc:943:execute$421.oddr_en ;
  wire \$auto$rs_design_edit.cc:943:execute$421.oddr_out ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:8.8-8.11" *)
  wire \$auto$rs_design_edit.cc:943:execute$421.q_n ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:7.8-7.11" *)
  wire \$auto$rs_design_edit.cc:943:execute$421.q_p ;
  wire oddr_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:6.7-6.14" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:6.7-6.14" *)
  wire oddr_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:3.13-3.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:3.13-3.15" *)
  wire [1:0] in;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.34-5.42" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.34-5.42" *)
  wire ibuf_oe4;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.25-5.33" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.25-5.33" *)
  wire ibuf_oe3;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.16-5.24" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.16-5.24" *)
  wire ibuf_oe2;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.7-5.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.7-5.15" *)
  wire ibuf_oe1;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:8.8-8.11" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:8.8-8.11" *)
  wire q_n;
  wire dffre_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:7.8-7.11" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:7.8-7.11" *)
  wire q_p;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.7-4.10" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.7-4.10" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:13.6-13.19" *)
  wire rst_i_buf_out;
  wire \$iopadmap$ibuf_oe4 ;
  wire \$iopadmap$ibuf_oe3 ;
  wire \$iopadmap$ibuf_oe2 ;
  wire \$iopadmap$ibuf_oe1 ;
  wire \$auto$clkbufmap.cc:266:execute$399 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.12-4.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.12-4.15" *)
  wire rst;
  wire \$auto$rs_design_edit.cc:657:execute$406 ;
  wire \$auto$rs_design_edit.cc:657:execute$407 ;
  wire \$auto$rs_design_edit.cc:657:execute$408 ;
  wire \$auto$rs_design_edit.cc:657:execute$409 ;
  wire \$auto$rs_design_edit.cc:657:execute$410 ;
  wire \$auto$rs_design_edit.cc:657:execute$411 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$413 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$414 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$415 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$416 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$417 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$primitive_example_design_6.ibuf_oe1  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$406 ),
    .I(\$auto$rs_design_edit.cc:943:execute$421.ibuf_oe1 ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$primitive_example_design_6.ibuf_oe2  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$407 ),
    .I(\$auto$rs_design_edit.cc:943:execute$421.ibuf_oe2 ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$primitive_example_design_6.ibuf_oe3  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$408 ),
    .I(\$auto$rs_design_edit.cc:943:execute$421.ibuf_oe3 ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe3 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$primitive_example_design_6.ibuf_oe4  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$409 ),
    .I(\$auto$rs_design_edit.cc:943:execute$421.ibuf_oe4 ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$primitive_example_design_6.oddr_en  (
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$413 ),
    .I(\$auto$rs_design_edit.cc:943:execute$421.oddr_en ),
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$410 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:16.7-16.59" *)
  I_BUF \$auto$rs_design_edit.cc:943:execute$421.clk_buf_inst  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe1 ),
    .I(\$auto$rs_design_edit.cc:943:execute$421.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$clkbufmap.cc:266:execute$399 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:20.11-20.68" *)
  O_BUFT_DS \$auto$rs_design_edit.cc:943:execute$421.o_buft_inst1  (
    .T(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$411 ),
    .O_N(\$auto$rs_design_edit.cc:943:execute$421.q_n ),
    .O_P(\$auto$rs_design_edit.cc:943:execute$421.q_p ),
    .I(\$auto$rs_design_edit.cc:943:execute$421.dffre_out )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:22.7-22.60" *)
  I_BUF \$auto$rs_design_edit.cc:943:execute$421.ibuf_inst1  (
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$414 ),
    .I(\$auto$rs_design_edit.cc:943:execute$421.in [0]),
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:23.7-23.60" *)
  I_BUF \$auto$rs_design_edit.cc:943:execute$421.ibuf_inst2  (
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$415 ),
    .I(\$auto$rs_design_edit.cc:943:execute$421.in [1]),
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:24.7-24.59" *)
  I_BUF \$auto$rs_design_edit.cc:943:execute$421.ibuf_inst4  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$421.$iopadmap$ibuf_oe4 ),
    .I(\$auto$rs_design_edit.cc:943:execute$421.rst ),
    .O(\$auto$rs_design_edit.cc:943:execute$421.rst_i_buf_out )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:18.7-18.81" *)
  O_DDR \$auto$rs_design_edit.cc:943:execute$421.iddr_ist1  (
    .E(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$417 ),
    .D({ \$flatten$auto$rs_design_edit.cc:943:execute$421.$delete_wire$419 , \$flatten$auto$rs_design_edit.cc:943:execute$421.$delete_wire$418  }),
    .C(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$416 ),
    .Q(\$auto$rs_design_edit.cc:943:execute$421.oddr_out ),
    .R(\$auto$rs_design_edit.cc:943:execute$421.rst )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$clkbufmap.cc:265:execute$398  (
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 ),
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$clkbufmap.cc:266:execute$399 )
  );
  fabric_primitive_example_design_6 \$auto$rs_design_edit.cc:941:execute$420  (
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$417 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$417 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$416 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$416 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$415 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$415 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$414 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$414 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$413 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$413 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 ),
    .\$auto$rs_design_edit.cc:657:execute$411 (\$auto$rs_design_edit.cc:657:execute$411 ),
    .\$auto$rs_design_edit.cc:657:execute$410 (\$auto$rs_design_edit.cc:657:execute$410 ),
    .\$auto$rs_design_edit.cc:657:execute$409 (\$auto$rs_design_edit.cc:657:execute$409 ),
    .\$auto$rs_design_edit.cc:657:execute$408 (\$auto$rs_design_edit.cc:657:execute$408 ),
    .\$auto$rs_design_edit.cc:657:execute$407 (\$auto$rs_design_edit.cc:657:execute$407 ),
    .\$auto$rs_design_edit.cc:657:execute$406 (\$auto$rs_design_edit.cc:657:execute$406 ),
    .dffre_out(dffre_out),
    .oddr_out(oddr_out),
    .rst_i_buf_out(rst_i_buf_out)
  );
  assign \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$417  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$417 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$416  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$416 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$415  = \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$415 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$414  = \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$414 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$413  = \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$413 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$412  = \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$411  = \$auto$rs_design_edit.cc:657:execute$411 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$410  = \$auto$rs_design_edit.cc:657:execute$410 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$409  = \$auto$rs_design_edit.cc:657:execute$409 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$408  = \$auto$rs_design_edit.cc:657:execute$408 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$407  = \$auto$rs_design_edit.cc:657:execute$407 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$421.$auto$rs_design_edit.cc:657:execute$406  = \$auto$rs_design_edit.cc:657:execute$406 ;
  assign \$auto$rs_design_edit.cc:943:execute$421.clk  = clk;
  assign \$auto$rs_design_edit.cc:943:execute$421.dffre_out  = dffre_out;
  assign \$auto$rs_design_edit.cc:943:execute$421.ibuf_oe1  = ibuf_oe1;
  assign \$auto$rs_design_edit.cc:943:execute$421.ibuf_oe2  = ibuf_oe2;
  assign \$auto$rs_design_edit.cc:943:execute$421.ibuf_oe3  = ibuf_oe3;
  assign \$auto$rs_design_edit.cc:943:execute$421.ibuf_oe4  = ibuf_oe4;
  assign \$auto$rs_design_edit.cc:943:execute$421.in  = in;
  assign \$auto$rs_design_edit.cc:943:execute$421.oddr_en  = oddr_en;
  assign oddr_out = \$auto$rs_design_edit.cc:943:execute$421.oddr_out ;
  assign q_n = \$auto$rs_design_edit.cc:943:execute$421.q_n ;
  assign q_p = \$auto$rs_design_edit.cc:943:execute$421.q_p ;
  assign \$auto$rs_design_edit.cc:943:execute$421.rst  = rst;
  assign rst_i_buf_out = \$auto$rs_design_edit.cc:943:execute$421.rst_i_buf_out ;
endmodule
