-- -------------------------------------------------------------
-- 
-- File Name: hdlsrc/ifft_16_bit/IFFT_HDL_Optimized.vhd
-- Created: 2017-03-28 01:00:37
-- 
-- Generated by MATLAB 9.1 and HDL Coder 3.9
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IFFT_HDL_Optimized
-- Source Path: ifft_16_bit/IFFT HDL Optimized
-- Hierarchy Level: 1
-- 
-- FFT HDL Optimized
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.ifft_16_bit_pkg.ALL;

ENTITY IFFT_HDL_Optimized IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataIn                            :   IN    vector_of_std_logic_vector16(0 TO 15);  -- uint16 [16]
        validIn                           :   IN    std_logic;
        dataOut_re                        :   OUT   vector_of_std_logic_vector17(0 TO 15);  -- sfix17 [16]
        dataOut_im                        :   OUT   vector_of_std_logic_vector17(0 TO 15);  -- sfix17 [16]
        validOut                          :   OUT   std_logic
        );
END IFFT_HDL_Optimized;


ARCHITECTURE rtl OF IFFT_HDL_Optimized IS

  -- Component Declarations
  COMPONENT RADIX22FFT_SDNF1_1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_1_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_9_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_9_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_5_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_5_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_13_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_13_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_9_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_9_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_1                        :   IN    std_logic;  -- ufix1
          dout_1_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_9_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_9_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_1_re_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_im_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_2_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_2_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_10_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_10_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_6_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_6_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_14_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_14_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_3                        :   IN    std_logic;  -- ufix1
          dout_3_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_3_re_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_im_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_2_re                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_2_im                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_2_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_1_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   IN    std_logic;
          twdl_3_1_re                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_1_im                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_2_re                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_2_im                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_2_vld                    :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_1_re                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_im                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_2_re                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_2_im                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_3_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_3_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_11_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_11_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_5_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_7_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_7_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_15_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_15_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_13_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_13_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_5                        :   IN    std_logic;  -- ufix1
          dout_5_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_5_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_13_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_13_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_5_re_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_5_im_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_4_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_4_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_12_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_12_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_8_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_8_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_16_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_16_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_7                        :   IN    std_logic;  -- ufix1
          dout_7_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_7_re_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_im_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_3_re                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_3_im                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_3_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_4_re                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_4_im                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_4_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_5_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_5_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   IN    std_logic;
          twdl_3_3_re                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_3_im                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_4_re                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_4_im                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_4_vld                    :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_3_re                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_3_im                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_4_re                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_4_im                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_3_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_1_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_3_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_3_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_2_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_2_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_4_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_4_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_1                        :   IN    std_logic;  -- ufix1
          dout_1_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_1_re_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_im_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_3                        :   IN    std_logic;  -- ufix1
          dout_2_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_3_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_re_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_im_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_6_re                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_6_im                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_6_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   IN    std_logic;
          twdl_3_5_re                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_5_im                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_6_re                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_6_im                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_6_vld                    :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_5_re                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_5_im                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_6_re                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_6_im                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_5_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_7_re                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_7_im                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_7_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_8_re                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_8_im                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_8_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_6_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   IN    std_logic;
          twdl_3_7_re                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_7_im                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_8_re                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_8_im                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_8_vld                    :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_7_re                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_7_im                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_8_re                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_8_im                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_7_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_5_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_5_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_7_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_7_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_5_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_6_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_6_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_8_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_8_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_5                        :   IN    std_logic;  -- ufix1
          dout_5_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_5_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_5_re_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_5_im_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_7                        :   IN    std_logic;  -- ufix1
          dout_6_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_7_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_re_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_im_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_9                        :   IN    std_logic;  -- ufix1
          dout_2_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_9_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_re_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_im_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_11                       :   IN    std_logic;  -- ufix1
          dout_4_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_re_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_im_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_10_re                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_10_im                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_10_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_9_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_9_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   IN    std_logic;
          twdl_3_9_re                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_9_im                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_10_re                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_10_im                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_10_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_9_re                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_9_im                   :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_10_re                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_10_im                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_9_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_13                       :   IN    std_logic;  -- ufix1
          dout_6_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_6_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_13_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_re_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_im_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_15                       :   IN    std_logic;  -- ufix1
          dout_8_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_8_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_re_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_im_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_11_re                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_11_im                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_11_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_12_re                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_12_im                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_12_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_13_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_13_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   IN    std_logic;
          twdl_3_11_re                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_11_im                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_12_re                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_12_im                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_12_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_11_re                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_11_im                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_12_re                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_12_im                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_11_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_9_re                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_9_im                   :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_11_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_11_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_9_im                       :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_9_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_10_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_10_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_12_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_12_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_9                        :   IN    std_logic;  -- ufix1
          dout_9_re                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_9_im                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_9_re_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_9_im_1                     :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_11                       :   IN    std_logic;  -- ufix1
          dout_10_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_11_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_re_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_im_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_14_re                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_14_im                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_14_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_10_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_10_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_12_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   IN    std_logic;
          twdl_3_13_re                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_13_im                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_14_re                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_14_im                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_14_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_13_re                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_13_im                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_14_re                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_14_im                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_13_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_15_re                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_15_im                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_15_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_16_re                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_16_im                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_16_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dout_14_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_2_vld                      :   IN    std_logic;
          twdl_3_15_re                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_15_im                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_16_re                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_16_im                    :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En15
          twdl_3_16_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_15_re                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_15_im                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_16_re                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_16_im                  :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_15_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_13_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_13_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_15_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_15_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_13_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_13_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          twdlXdin_14_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_14_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_16_re                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_16_im                  :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_13                       :   IN    std_logic;  -- ufix1
          dout_13_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_13_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_13_re_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_13_im_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rotate_15                       :   IN    std_logic;  -- ufix1
          dout_14_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_14_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_re                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_im                      :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_15_im                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_re_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_16_im_1                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : RADIX22FFT_SDNF1_1
    USE ENTITY work.RADIX22FFT_SDNF1_1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block3
    USE ENTITY work.RADIX22FFT_SDNF1_1_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2
    USE ENTITY work.RADIX22FFT_SDNF2_2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block
    USE ENTITY work.RADIX22FFT_SDNF1_1_block(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block4
    USE ENTITY work.RADIX22FFT_SDNF1_1_block4(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block
    USE ENTITY work.RADIX22FFT_SDNF2_2_block(rtl);

  FOR ALL : TWDLROM_3_2
    USE ENTITY work.TWDLROM_3_2(rtl);

  FOR ALL : TWDLMULT_SDNF1_3
    USE ENTITY work.TWDLMULT_SDNF1_3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block1
    USE ENTITY work.RADIX22FFT_SDNF1_1_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block5
    USE ENTITY work.RADIX22FFT_SDNF1_1_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block1
    USE ENTITY work.RADIX22FFT_SDNF2_2_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block2
    USE ENTITY work.RADIX22FFT_SDNF1_1_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block6
    USE ENTITY work.RADIX22FFT_SDNF1_1_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block2
    USE ENTITY work.RADIX22FFT_SDNF2_2_block2(rtl);

  FOR ALL : TWDLROM_3_3
    USE ENTITY work.TWDLROM_3_3(rtl);

  FOR ALL : TWDLROM_3_4
    USE ENTITY work.TWDLROM_3_4(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block
    USE ENTITY work.TWDLMULT_SDNF1_3_block(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3
    USE ENTITY work.RADIX22FFT_SDNF1_3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block
    USE ENTITY work.RADIX22FFT_SDNF1_3_block(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4
    USE ENTITY work.RADIX22FFT_SDNF2_4(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block
    USE ENTITY work.RADIX22FFT_SDNF2_4_block(rtl);

  FOR ALL : TWDLROM_3_6
    USE ENTITY work.TWDLROM_3_6(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block1
    USE ENTITY work.TWDLMULT_SDNF1_3_block1(rtl);

  FOR ALL : TWDLROM_3_7
    USE ENTITY work.TWDLROM_3_7(rtl);

  FOR ALL : TWDLROM_3_8
    USE ENTITY work.TWDLROM_3_8(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block2
    USE ENTITY work.TWDLMULT_SDNF1_3_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block1
    USE ENTITY work.RADIX22FFT_SDNF1_3_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block2
    USE ENTITY work.RADIX22FFT_SDNF1_3_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block1
    USE ENTITY work.RADIX22FFT_SDNF2_4_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block2
    USE ENTITY work.RADIX22FFT_SDNF2_4_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block3
    USE ENTITY work.RADIX22FFT_SDNF2_2_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block4
    USE ENTITY work.RADIX22FFT_SDNF2_2_block4(rtl);

  FOR ALL : TWDLROM_3_10
    USE ENTITY work.TWDLROM_3_10(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block3
    USE ENTITY work.TWDLMULT_SDNF1_3_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block5
    USE ENTITY work.RADIX22FFT_SDNF2_2_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block6
    USE ENTITY work.RADIX22FFT_SDNF2_2_block6(rtl);

  FOR ALL : TWDLROM_3_11
    USE ENTITY work.TWDLROM_3_11(rtl);

  FOR ALL : TWDLROM_3_12
    USE ENTITY work.TWDLROM_3_12(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block4
    USE ENTITY work.TWDLMULT_SDNF1_3_block4(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block3
    USE ENTITY work.RADIX22FFT_SDNF1_3_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block4
    USE ENTITY work.RADIX22FFT_SDNF1_3_block4(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block3
    USE ENTITY work.RADIX22FFT_SDNF2_4_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block4
    USE ENTITY work.RADIX22FFT_SDNF2_4_block4(rtl);

  FOR ALL : TWDLROM_3_14
    USE ENTITY work.TWDLROM_3_14(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block5
    USE ENTITY work.TWDLMULT_SDNF1_3_block5(rtl);

  FOR ALL : TWDLROM_3_15
    USE ENTITY work.TWDLROM_3_15(rtl);

  FOR ALL : TWDLROM_3_16
    USE ENTITY work.TWDLROM_3_16(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block6
    USE ENTITY work.TWDLMULT_SDNF1_3_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block5
    USE ENTITY work.RADIX22FFT_SDNF1_3_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block6
    USE ENTITY work.RADIX22FFT_SDNF1_3_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block5
    USE ENTITY work.RADIX22FFT_SDNF2_4_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block6
    USE ENTITY work.RADIX22FFT_SDNF2_4_block6(rtl);

  -- Signals
  SIGNAL rotate_1                         : std_logic;  -- ufix1
  SIGNAL rotate_1_1                       : std_logic;  -- ufix1
  SIGNAL dataIn_0                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_1_cast_re                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_1_cast_im                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_8                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_9_cast_re                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_9_cast_im                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL twdlXdin_1_vld                   : std_logic;
  SIGNAL softReset                        : std_logic;
  SIGNAL dout_1_re                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_1_im                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_re                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_im                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_1_vld                       : std_logic;
  SIGNAL dataIn_4                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_5_cast_re                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_5_cast_im                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_12                        : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_13_cast_re                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_13_cast_im                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dout_9_re                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_9_im                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_10_re                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_10_im                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_9_vld                       : std_logic;
  SIGNAL dout_1_re_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_1_im_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_re_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_im_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_vld                       : std_logic;
  SIGNAL rotate_3                         : std_logic;  -- ufix1
  SIGNAL dataIn_1                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_2_cast_re                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_2_cast_im                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_9                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_10_cast_re                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_10_cast_im                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dout_3_re                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_3_im                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_4_re                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_4_im                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_3_vld                       : std_logic;
  SIGNAL dataIn_5                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_6_cast_re                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_6_cast_im                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_13                        : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_14_cast_re                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_14_cast_im                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dout_11_re                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_11_im                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_12_re                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_12_im                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_11_vld                      : std_logic;
  SIGNAL dout_3_re_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_3_im_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_4_re_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_4_im_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_vld_1                     : std_logic;
  SIGNAL twdl_3_1_re                      : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL twdl_3_1_im                      : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL twdl_3_2_re                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_2_im                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_2_vld                     : std_logic;
  SIGNAL twdlXdin_1_re                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_1_im                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_2_re                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_2_im                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_1_vld_1                 : std_logic;
  SIGNAL rotate_5                         : std_logic;  -- ufix1
  SIGNAL dataIn_2                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_3_cast_re                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_3_cast_im                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_10                        : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_11_cast_re                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_11_cast_im                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dout_5_re                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_5_im                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_6_re                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_6_im                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_5_vld                       : std_logic;
  SIGNAL dataIn_6                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_7_cast_re                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_7_cast_im                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_14                        : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_15_cast_re                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_15_cast_im                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dout_13_re                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_13_im                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_14_re                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_14_im                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_13_vld                      : std_logic;
  SIGNAL dout_5_re_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_5_im_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_6_re_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_6_im_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_vld_2                     : std_logic;
  SIGNAL rotate_7                         : std_logic;  -- ufix1
  SIGNAL dataIn_3                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_4_cast_re                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_4_cast_im                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_11                        : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_12_cast_re                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_12_cast_im                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dout_7_re                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_7_im                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_8_re                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_8_im                        : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_7_vld                       : std_logic;
  SIGNAL dataIn_7                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_8_cast_re                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_8_cast_im                 : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_15                        : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL dataIn_16_cast_re                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dataIn_16_cast_im                : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL dout_15_re                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_15_im                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_16_re                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_16_im                       : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_15_vld                      : std_logic;
  SIGNAL dout_7_re_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_7_im_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_8_re_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_8_im_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_vld_3                     : std_logic;
  SIGNAL twdl_3_3_re                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_3_im                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_3_vld                     : std_logic;
  SIGNAL twdl_3_4_re                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_4_im                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_4_vld                     : std_logic;
  SIGNAL twdlXdin_3_re                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_3_im                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_4_re                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_4_im                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_3_vld                   : std_logic;
  SIGNAL dout_1_re_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_1_im_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_re_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_im_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_1_vld_1                     : std_logic;
  SIGNAL dout_3_re_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_3_im_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_4_re_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_4_im_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_3_vld_1                     : std_logic;
  SIGNAL dout_4_vld                       : std_logic;
  SIGNAL rotate_3_1                       : std_logic;  -- ufix1
  SIGNAL dout_4_vld_1                     : std_logic;
  SIGNAL rotate_5_1                       : std_logic;  -- ufix1
  SIGNAL twdl_3_5_re                      : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL twdl_3_5_im                      : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL twdl_3_6_re                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_6_im                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_6_vld                     : std_logic;
  SIGNAL twdlXdin_5_re                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_5_im                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_6_re                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_6_im                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_5_vld                   : std_logic;
  SIGNAL twdl_3_7_re                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_7_im                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_7_vld                     : std_logic;
  SIGNAL twdl_3_8_re                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_8_im                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_8_vld                     : std_logic;
  SIGNAL twdlXdin_7_re                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_7_im                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_8_re                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_8_im                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_7_vld                   : std_logic;
  SIGNAL dout_5_re_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_5_im_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_6_re_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_6_im_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_5_vld_1                     : std_logic;
  SIGNAL dout_7_re_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_7_im_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_8_re_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_8_im_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_7_vld_1                     : std_logic;
  SIGNAL dout_4_vld_2                     : std_logic;
  SIGNAL rotate_7_1                       : std_logic;  -- ufix1
  SIGNAL dout_4_vld_3                     : std_logic;
  SIGNAL rotate_9                         : std_logic;  -- ufix1
  SIGNAL rotate_9_1                       : std_logic;  -- ufix1
  SIGNAL dout_9_re_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_9_im_1                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_10_re_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_10_im_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_vld_4                     : std_logic;
  SIGNAL rotate_11                        : std_logic;  -- ufix1
  SIGNAL dout_11_re_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_11_im_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_12_re_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_12_im_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_vld_5                     : std_logic;
  SIGNAL twdl_3_9_re                      : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL twdl_3_9_im                      : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL twdl_3_10_re                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_10_im                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_10_vld                    : std_logic;
  SIGNAL twdlXdin_9_re                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_9_im                    : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_10_re                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_10_im                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_9_vld                   : std_logic;
  SIGNAL rotate_13                        : std_logic;  -- ufix1
  SIGNAL dout_13_re_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_13_im_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_14_re_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_14_im_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_vld_6                     : std_logic;
  SIGNAL rotate_15                        : std_logic;  -- ufix1
  SIGNAL dout_15_re_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_15_im_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_16_re_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_16_im_1                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_2_vld_7                     : std_logic;
  SIGNAL twdl_3_11_re                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_11_im                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_11_vld                    : std_logic;
  SIGNAL twdl_3_12_re                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_12_im                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_12_vld                    : std_logic;
  SIGNAL twdlXdin_11_re                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_11_im                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_12_re                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_12_im                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_11_vld                  : std_logic;
  SIGNAL dout_9_re_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_9_im_2                      : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_10_re_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_10_im_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_9_vld_1                     : std_logic;
  SIGNAL dout_11_re_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_11_im_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_12_re_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_12_im_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_11_vld_1                    : std_logic;
  SIGNAL dout_4_vld_4                     : std_logic;
  SIGNAL rotate_11_1                      : std_logic;  -- ufix1
  SIGNAL dout_4_vld_5                     : std_logic;
  SIGNAL rotate_13_1                      : std_logic;  -- ufix1
  SIGNAL twdl_3_13_re                     : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL twdl_3_13_im                     : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL twdl_3_14_re                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_14_im                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_14_vld                    : std_logic;
  SIGNAL twdlXdin_13_re                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_13_im                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_14_re                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_14_im                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_13_vld                  : std_logic;
  SIGNAL twdl_3_15_re                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_15_im                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_15_vld                    : std_logic;
  SIGNAL twdl_3_16_re                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_16_im                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdl_3_16_vld                    : std_logic;
  SIGNAL twdlXdin_15_re                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_15_im                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_16_re                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_16_im                   : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL twdlXdin_15_vld                  : std_logic;
  SIGNAL dout_13_re_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_13_im_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_14_re_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_14_im_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_13_vld_1                    : std_logic;
  SIGNAL dout_15_re_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_15_im_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_16_re_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_16_im_2                     : std_logic_vector(16 DOWNTO 0);  -- ufix17
  SIGNAL dout_15_vld_1                    : std_logic;
  SIGNAL dout_4_vld_6                     : std_logic;
  SIGNAL rotate_15_1                      : std_logic;  -- ufix1
  SIGNAL dout_4_vld_7                     : std_logic;
  SIGNAL dataOut_re_tmp                   : vector_of_std_logic_vector17(0 TO 15);  -- ufix17 [16]
  SIGNAL dataOut_im_tmp                   : vector_of_std_logic_vector17(0 TO 15);  -- ufix17 [16]

BEGIN
  u_SDNF1_1_1 : RADIX22FFT_SDNF1_1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_1_re => std_logic_vector(dataIn_1_cast_im),  -- sfix17
              twdlXdin_1_im => std_logic_vector(dataIn_1_cast_re),  -- sfix17
              twdlXdin_9_re => std_logic_vector(dataIn_9_cast_im),  -- sfix17
              twdlXdin_9_im => std_logic_vector(dataIn_9_cast_re),  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_1_re => dout_1_re,  -- sfix17
              dout_1_im => dout_1_im,  -- sfix17
              dout_2_re => dout_2_re,  -- sfix17
              dout_2_im => dout_2_im,  -- sfix17
              dout_1_vld => dout_1_vld
              );

  u_SDNF1_1_9 : RADIX22FFT_SDNF1_1_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_5_re => std_logic_vector(dataIn_5_cast_im),  -- sfix17
              twdlXdin_5_im => std_logic_vector(dataIn_5_cast_re),  -- sfix17
              twdlXdin_13_re => std_logic_vector(dataIn_13_cast_im),  -- sfix17
              twdlXdin_13_im => std_logic_vector(dataIn_13_cast_re),  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_9_re => dout_9_re,  -- sfix17
              dout_9_im => dout_9_im,  -- sfix17
              dout_10_re => dout_10_re,  -- sfix17
              dout_10_im => dout_10_im,  -- sfix17
              dout_9_vld => dout_9_vld
              );

  u_SDNF2_2_1 : RADIX22FFT_SDNF2_2
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_1 => rotate_1_1,  -- ufix1
              dout_1_re => dout_1_re,  -- sfix17
              dout_1_im => dout_1_im,  -- sfix17
              dout_9_re => dout_9_re,  -- sfix17
              dout_9_im => dout_9_im,  -- sfix17
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_1_re_1 => dout_1_re_1,  -- sfix17
              dout_1_im_1 => dout_1_im_1,  -- sfix17
              dout_2_re => dout_2_re_1,  -- sfix17
              dout_2_im => dout_2_im_1,  -- sfix17
              dout_2_vld => dout_2_vld
              );

  u_SDNF1_1_3 : RADIX22FFT_SDNF1_1_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_2_re => std_logic_vector(dataIn_2_cast_im),  -- sfix17
              twdlXdin_2_im => std_logic_vector(dataIn_2_cast_re),  -- sfix17
              twdlXdin_10_re => std_logic_vector(dataIn_10_cast_im),  -- sfix17
              twdlXdin_10_im => std_logic_vector(dataIn_10_cast_re),  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_3_re => dout_3_re,  -- sfix17
              dout_3_im => dout_3_im,  -- sfix17
              dout_4_re => dout_4_re,  -- sfix17
              dout_4_im => dout_4_im,  -- sfix17
              dout_3_vld => dout_3_vld
              );

  u_SDNF1_1_11 : RADIX22FFT_SDNF1_1_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_6_re => std_logic_vector(dataIn_6_cast_im),  -- sfix17
              twdlXdin_6_im => std_logic_vector(dataIn_6_cast_re),  -- sfix17
              twdlXdin_14_re => std_logic_vector(dataIn_14_cast_im),  -- sfix17
              twdlXdin_14_im => std_logic_vector(dataIn_14_cast_re),  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_11_re => dout_11_re,  -- sfix17
              dout_11_im => dout_11_im,  -- sfix17
              dout_12_re => dout_12_re,  -- sfix17
              dout_12_im => dout_12_im,  -- sfix17
              dout_11_vld => dout_11_vld
              );

  u_SDNF2_2_3 : RADIX22FFT_SDNF2_2_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_3 => rotate_3,  -- ufix1
              dout_3_re => dout_3_re,  -- sfix17
              dout_3_im => dout_3_im,  -- sfix17
              dout_11_re => dout_11_re,  -- sfix17
              dout_11_im => dout_11_im,  -- sfix17
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_3_re_1 => dout_3_re_1,  -- sfix17
              dout_3_im_1 => dout_3_im_1,  -- sfix17
              dout_4_re => dout_4_re_1,  -- sfix17
              dout_4_im => dout_4_im_1,  -- sfix17
              dout_2_vld => dout_2_vld_1
              );

  u_twdlROM_3_2 : TWDLROM_3_2
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_2_re => twdl_3_2_re,  -- sfix17_En15
              twdl_3_2_im => twdl_3_2_im,  -- sfix17_En15
              twdl_3_2_vld => twdl_3_2_vld
              );

  u_TWDLMULT_SDNF1_3_1 : TWDLMULT_SDNF1_3
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_1_re => dout_1_re_1,  -- sfix17
              dout_1_im => dout_1_im_1,  -- sfix17
              dout_3_re => dout_3_re_1,  -- sfix17
              dout_3_im => dout_3_im_1,  -- sfix17
              dout_2_vld => dout_2_vld,
              twdl_3_1_re => std_logic_vector(twdl_3_1_re),  -- sfix17_En15
              twdl_3_1_im => std_logic_vector(twdl_3_1_im),  -- sfix17_En15
              twdl_3_2_re => twdl_3_2_re,  -- sfix17_En15
              twdl_3_2_im => twdl_3_2_im,  -- sfix17_En15
              twdl_3_2_vld => twdl_3_2_vld,
              softReset => softReset,
              twdlXdin_1_re => twdlXdin_1_re,  -- sfix17
              twdlXdin_1_im => twdlXdin_1_im,  -- sfix17
              twdlXdin_2_re => twdlXdin_2_re,  -- sfix17
              twdlXdin_2_im => twdlXdin_2_im,  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld_1
              );

  u_SDNF1_1_5 : RADIX22FFT_SDNF1_1_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_3_re => std_logic_vector(dataIn_3_cast_im),  -- sfix17
              twdlXdin_3_im => std_logic_vector(dataIn_3_cast_re),  -- sfix17
              twdlXdin_11_re => std_logic_vector(dataIn_11_cast_im),  -- sfix17
              twdlXdin_11_im => std_logic_vector(dataIn_11_cast_re),  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_5_re => dout_5_re,  -- sfix17
              dout_5_im => dout_5_im,  -- sfix17
              dout_6_re => dout_6_re,  -- sfix17
              dout_6_im => dout_6_im,  -- sfix17
              dout_5_vld => dout_5_vld
              );

  u_SDNF1_1_13 : RADIX22FFT_SDNF1_1_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_7_re => std_logic_vector(dataIn_7_cast_im),  -- sfix17
              twdlXdin_7_im => std_logic_vector(dataIn_7_cast_re),  -- sfix17
              twdlXdin_15_re => std_logic_vector(dataIn_15_cast_im),  -- sfix17
              twdlXdin_15_im => std_logic_vector(dataIn_15_cast_re),  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_13_re => dout_13_re,  -- sfix17
              dout_13_im => dout_13_im,  -- sfix17
              dout_14_re => dout_14_re,  -- sfix17
              dout_14_im => dout_14_im,  -- sfix17
              dout_13_vld => dout_13_vld
              );

  u_SDNF2_2_5 : RADIX22FFT_SDNF2_2_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_5 => rotate_5,  -- ufix1
              dout_5_re => dout_5_re,  -- sfix17
              dout_5_im => dout_5_im,  -- sfix17
              dout_13_re => dout_13_re,  -- sfix17
              dout_13_im => dout_13_im,  -- sfix17
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_5_re_1 => dout_5_re_1,  -- sfix17
              dout_5_im_1 => dout_5_im_1,  -- sfix17
              dout_6_re => dout_6_re_1,  -- sfix17
              dout_6_im => dout_6_im_1,  -- sfix17
              dout_2_vld => dout_2_vld_2
              );

  u_SDNF1_1_7 : RADIX22FFT_SDNF1_1_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_4_re => std_logic_vector(dataIn_4_cast_im),  -- sfix17
              twdlXdin_4_im => std_logic_vector(dataIn_4_cast_re),  -- sfix17
              twdlXdin_12_re => std_logic_vector(dataIn_12_cast_im),  -- sfix17
              twdlXdin_12_im => std_logic_vector(dataIn_12_cast_re),  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_7_re => dout_7_re,  -- sfix17
              dout_7_im => dout_7_im,  -- sfix17
              dout_8_re => dout_8_re,  -- sfix17
              dout_8_im => dout_8_im,  -- sfix17
              dout_7_vld => dout_7_vld
              );

  u_SDNF1_1_15 : RADIX22FFT_SDNF1_1_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_8_re => std_logic_vector(dataIn_8_cast_im),  -- sfix17
              twdlXdin_8_im => std_logic_vector(dataIn_8_cast_re),  -- sfix17
              twdlXdin_16_re => std_logic_vector(dataIn_16_cast_im),  -- sfix17
              twdlXdin_16_im => std_logic_vector(dataIn_16_cast_re),  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_15_re => dout_15_re,  -- sfix17
              dout_15_im => dout_15_im,  -- sfix17
              dout_16_re => dout_16_re,  -- sfix17
              dout_16_im => dout_16_im,  -- sfix17
              dout_15_vld => dout_15_vld
              );

  u_SDNF2_2_7 : RADIX22FFT_SDNF2_2_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_7 => rotate_7,  -- ufix1
              dout_7_re => dout_7_re,  -- sfix17
              dout_7_im => dout_7_im,  -- sfix17
              dout_15_re => dout_15_re,  -- sfix17
              dout_15_im => dout_15_im,  -- sfix17
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_7_re_1 => dout_7_re_1,  -- sfix17
              dout_7_im_1 => dout_7_im_1,  -- sfix17
              dout_8_re => dout_8_re_1,  -- sfix17
              dout_8_im => dout_8_im_1,  -- sfix17
              dout_2_vld => dout_2_vld_3
              );

  u_twdlROM_3_3 : TWDLROM_3_3
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_3_re => twdl_3_3_re,  -- sfix17_En15
              twdl_3_3_im => twdl_3_3_im,  -- sfix17_En15
              twdl_3_3_vld => twdl_3_3_vld
              );

  u_twdlROM_3_4 : TWDLROM_3_4
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_4_re => twdl_3_4_re,  -- sfix17_En15
              twdl_3_4_im => twdl_3_4_im,  -- sfix17_En15
              twdl_3_4_vld => twdl_3_4_vld
              );

  u_TWDLMULT_SDNF1_3_3 : TWDLMULT_SDNF1_3_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_5_re => dout_5_re_1,  -- sfix17
              dout_5_im => dout_5_im_1,  -- sfix17
              dout_7_re => dout_7_re_1,  -- sfix17
              dout_7_im => dout_7_im_1,  -- sfix17
              dout_2_vld => dout_2_vld,
              twdl_3_3_re => twdl_3_3_re,  -- sfix17_En15
              twdl_3_3_im => twdl_3_3_im,  -- sfix17_En15
              twdl_3_4_re => twdl_3_4_re,  -- sfix17_En15
              twdl_3_4_im => twdl_3_4_im,  -- sfix17_En15
              twdl_3_4_vld => twdl_3_4_vld,
              softReset => softReset,
              twdlXdin_3_re => twdlXdin_3_re,  -- sfix17
              twdlXdin_3_im => twdlXdin_3_im,  -- sfix17
              twdlXdin_4_re => twdlXdin_4_re,  -- sfix17
              twdlXdin_4_im => twdlXdin_4_im,  -- sfix17
              twdlXdin_3_vld => twdlXdin_3_vld
              );

  u_SDNF1_3_1 : RADIX22FFT_SDNF1_3
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_1_re => twdlXdin_1_re,  -- sfix17
              twdlXdin_1_im => twdlXdin_1_im,  -- sfix17
              twdlXdin_3_re => twdlXdin_3_re,  -- sfix17
              twdlXdin_3_im => twdlXdin_3_im,  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_1_re => dout_1_re_2,  -- sfix17
              dout_1_im => dout_1_im_2,  -- sfix17
              dout_2_re => dout_2_re_2,  -- sfix17
              dout_2_im => dout_2_im_2,  -- sfix17
              dout_1_vld => dout_1_vld_1
              );

  u_SDNF1_3_3 : RADIX22FFT_SDNF1_3_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_2_re => twdlXdin_2_re,  -- sfix17
              twdlXdin_2_im => twdlXdin_2_im,  -- sfix17
              twdlXdin_4_re => twdlXdin_4_re,  -- sfix17
              twdlXdin_4_im => twdlXdin_4_im,  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_3_re => dout_3_re_2,  -- sfix17
              dout_3_im => dout_3_im_2,  -- sfix17
              dout_4_re => dout_4_re_2,  -- sfix17
              dout_4_im => dout_4_im_2,  -- sfix17
              dout_3_vld => dout_3_vld_1
              );

  u_SDNF2_4_1 : RADIX22FFT_SDNF2_4
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_1 => rotate_1,  -- ufix1
              dout_1_re => dout_1_re_2,  -- sfix17
              dout_1_im => dout_1_im_2,  -- sfix17
              dout_3_re => dout_3_re_2,  -- sfix17
              dout_3_im => dout_3_im_2,  -- sfix17
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_1_re_1 => dataOut_im_tmp(0),  -- sfix17
              dout_1_im_1 => dataOut_re_tmp(0),  -- sfix17
              dout_2_re => dataOut_im_tmp(1),  -- sfix17
              dout_2_im => dataOut_re_tmp(1),  -- sfix17
              dout_4_vld => dout_4_vld
              );

  u_SDNF2_4_3 : RADIX22FFT_SDNF2_4_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_3 => rotate_3_1,  -- ufix1
              dout_2_re => dout_2_re_2,  -- sfix17
              dout_2_im => dout_2_im_2,  -- sfix17
              dout_4_re => dout_4_re_2,  -- sfix17
              dout_4_im => dout_4_im_2,  -- sfix17
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_3_re => dataOut_im_tmp(2),  -- sfix17
              dout_3_im => dataOut_re_tmp(2),  -- sfix17
              dout_4_re_1 => dataOut_im_tmp(3),  -- sfix17
              dout_4_im_1 => dataOut_re_tmp(3),  -- sfix17
              dout_4_vld => dout_4_vld_1
              );

  u_twdlROM_3_6 : TWDLROM_3_6
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_6_re => twdl_3_6_re,  -- sfix17_En15
              twdl_3_6_im => twdl_3_6_im,  -- sfix17_En15
              twdl_3_6_vld => twdl_3_6_vld
              );

  u_TWDLMULT_SDNF1_3_5 : TWDLMULT_SDNF1_3_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_re => dout_2_re_1,  -- sfix17
              dout_2_im => dout_2_im_1,  -- sfix17
              dout_4_re => dout_4_re_1,  -- sfix17
              dout_4_im => dout_4_im_1,  -- sfix17
              dout_2_vld => dout_2_vld,
              twdl_3_5_re => std_logic_vector(twdl_3_5_re),  -- sfix17_En15
              twdl_3_5_im => std_logic_vector(twdl_3_5_im),  -- sfix17_En15
              twdl_3_6_re => twdl_3_6_re,  -- sfix17_En15
              twdl_3_6_im => twdl_3_6_im,  -- sfix17_En15
              twdl_3_6_vld => twdl_3_6_vld,
              softReset => softReset,
              twdlXdin_5_re => twdlXdin_5_re,  -- sfix17
              twdlXdin_5_im => twdlXdin_5_im,  -- sfix17
              twdlXdin_6_re => twdlXdin_6_re,  -- sfix17
              twdlXdin_6_im => twdlXdin_6_im,  -- sfix17
              twdlXdin_5_vld => twdlXdin_5_vld
              );

  u_twdlROM_3_7 : TWDLROM_3_7
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_7_re => twdl_3_7_re,  -- sfix17_En15
              twdl_3_7_im => twdl_3_7_im,  -- sfix17_En15
              twdl_3_7_vld => twdl_3_7_vld
              );

  u_twdlROM_3_8 : TWDLROM_3_8
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_8_re => twdl_3_8_re,  -- sfix17_En15
              twdl_3_8_im => twdl_3_8_im,  -- sfix17_En15
              twdl_3_8_vld => twdl_3_8_vld
              );

  u_TWDLMULT_SDNF1_3_7 : TWDLMULT_SDNF1_3_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_6_re => dout_6_re_1,  -- sfix17
              dout_6_im => dout_6_im_1,  -- sfix17
              dout_8_re => dout_8_re_1,  -- sfix17
              dout_8_im => dout_8_im_1,  -- sfix17
              dout_2_vld => dout_2_vld,
              twdl_3_7_re => twdl_3_7_re,  -- sfix17_En15
              twdl_3_7_im => twdl_3_7_im,  -- sfix17_En15
              twdl_3_8_re => twdl_3_8_re,  -- sfix17_En15
              twdl_3_8_im => twdl_3_8_im,  -- sfix17_En15
              twdl_3_8_vld => twdl_3_8_vld,
              softReset => softReset,
              twdlXdin_7_re => twdlXdin_7_re,  -- sfix17
              twdlXdin_7_im => twdlXdin_7_im,  -- sfix17
              twdlXdin_8_re => twdlXdin_8_re,  -- sfix17
              twdlXdin_8_im => twdlXdin_8_im,  -- sfix17
              twdlXdin_7_vld => twdlXdin_7_vld
              );

  u_SDNF1_3_5 : RADIX22FFT_SDNF1_3_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_5_re => twdlXdin_5_re,  -- sfix17
              twdlXdin_5_im => twdlXdin_5_im,  -- sfix17
              twdlXdin_7_re => twdlXdin_7_re,  -- sfix17
              twdlXdin_7_im => twdlXdin_7_im,  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_5_re => dout_5_re_2,  -- sfix17
              dout_5_im => dout_5_im_2,  -- sfix17
              dout_6_re => dout_6_re_2,  -- sfix17
              dout_6_im => dout_6_im_2,  -- sfix17
              dout_5_vld => dout_5_vld_1
              );

  u_SDNF1_3_7 : RADIX22FFT_SDNF1_3_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_6_re => twdlXdin_6_re,  -- sfix17
              twdlXdin_6_im => twdlXdin_6_im,  -- sfix17
              twdlXdin_8_re => twdlXdin_8_re,  -- sfix17
              twdlXdin_8_im => twdlXdin_8_im,  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_7_re => dout_7_re_2,  -- sfix17
              dout_7_im => dout_7_im_2,  -- sfix17
              dout_8_re => dout_8_re_2,  -- sfix17
              dout_8_im => dout_8_im_2,  -- sfix17
              dout_7_vld => dout_7_vld_1
              );

  u_SDNF2_4_5 : RADIX22FFT_SDNF2_4_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_5 => rotate_5_1,  -- ufix1
              dout_5_re => dout_5_re_2,  -- sfix17
              dout_5_im => dout_5_im_2,  -- sfix17
              dout_7_re => dout_7_re_2,  -- sfix17
              dout_7_im => dout_7_im_2,  -- sfix17
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_5_re_1 => dataOut_im_tmp(4),  -- sfix17
              dout_5_im_1 => dataOut_re_tmp(4),  -- sfix17
              dout_6_re => dataOut_im_tmp(5),  -- sfix17
              dout_6_im => dataOut_re_tmp(5),  -- sfix17
              dout_4_vld => dout_4_vld_2
              );

  u_SDNF2_4_7 : RADIX22FFT_SDNF2_4_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_7 => rotate_7_1,  -- ufix1
              dout_6_re => dout_6_re_2,  -- sfix17
              dout_6_im => dout_6_im_2,  -- sfix17
              dout_8_re => dout_8_re_2,  -- sfix17
              dout_8_im => dout_8_im_2,  -- sfix17
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_7_re => dataOut_im_tmp(6),  -- sfix17
              dout_7_im => dataOut_re_tmp(6),  -- sfix17
              dout_8_re_1 => dataOut_im_tmp(7),  -- sfix17
              dout_8_im_1 => dataOut_re_tmp(7),  -- sfix17
              dout_4_vld => dout_4_vld_3
              );

  u_SDNF2_2_9 : RADIX22FFT_SDNF2_2_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_9 => rotate_9_1,  -- ufix1
              dout_2_re => dout_2_re,  -- sfix17
              dout_2_im => dout_2_im,  -- sfix17
              dout_10_re => dout_10_re,  -- sfix17
              dout_10_im => dout_10_im,  -- sfix17
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_9_re => dout_9_re_1,  -- sfix17
              dout_9_im => dout_9_im_1,  -- sfix17
              dout_10_re_1 => dout_10_re_1,  -- sfix17
              dout_10_im_1 => dout_10_im_1,  -- sfix17
              dout_2_vld => dout_2_vld_4
              );

  u_SDNF2_2_11 : RADIX22FFT_SDNF2_2_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_11 => rotate_11,  -- ufix1
              dout_4_re => dout_4_re,  -- sfix17
              dout_4_im => dout_4_im,  -- sfix17
              dout_12_re => dout_12_re,  -- sfix17
              dout_12_im => dout_12_im,  -- sfix17
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_11_re => dout_11_re_1,  -- sfix17
              dout_11_im => dout_11_im_1,  -- sfix17
              dout_12_re_1 => dout_12_re_1,  -- sfix17
              dout_12_im_1 => dout_12_im_1,  -- sfix17
              dout_2_vld => dout_2_vld_5
              );

  u_twdlROM_3_10 : TWDLROM_3_10
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_10_re => twdl_3_10_re,  -- sfix17_En15
              twdl_3_10_im => twdl_3_10_im,  -- sfix17_En15
              twdl_3_10_vld => twdl_3_10_vld
              );

  u_TWDLMULT_SDNF1_3_9 : TWDLMULT_SDNF1_3_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_9_re => dout_9_re_1,  -- sfix17
              dout_9_im => dout_9_im_1,  -- sfix17
              dout_11_re => dout_11_re_1,  -- sfix17
              dout_11_im => dout_11_im_1,  -- sfix17
              dout_2_vld => dout_2_vld,
              twdl_3_9_re => std_logic_vector(twdl_3_9_re),  -- sfix17_En15
              twdl_3_9_im => std_logic_vector(twdl_3_9_im),  -- sfix17_En15
              twdl_3_10_re => twdl_3_10_re,  -- sfix17_En15
              twdl_3_10_im => twdl_3_10_im,  -- sfix17_En15
              twdl_3_10_vld => twdl_3_10_vld,
              softReset => softReset,
              twdlXdin_9_re => twdlXdin_9_re,  -- sfix17
              twdlXdin_9_im => twdlXdin_9_im,  -- sfix17
              twdlXdin_10_re => twdlXdin_10_re,  -- sfix17
              twdlXdin_10_im => twdlXdin_10_im,  -- sfix17
              twdlXdin_9_vld => twdlXdin_9_vld
              );

  u_SDNF2_2_13 : RADIX22FFT_SDNF2_2_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_13 => rotate_13,  -- ufix1
              dout_6_re => dout_6_re,  -- sfix17
              dout_6_im => dout_6_im,  -- sfix17
              dout_14_re => dout_14_re,  -- sfix17
              dout_14_im => dout_14_im,  -- sfix17
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_13_re => dout_13_re_1,  -- sfix17
              dout_13_im => dout_13_im_1,  -- sfix17
              dout_14_re_1 => dout_14_re_1,  -- sfix17
              dout_14_im_1 => dout_14_im_1,  -- sfix17
              dout_2_vld => dout_2_vld_6
              );

  u_SDNF2_2_15 : RADIX22FFT_SDNF2_2_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_15 => rotate_15,  -- ufix1
              dout_8_re => dout_8_re,  -- sfix17
              dout_8_im => dout_8_im,  -- sfix17
              dout_16_re => dout_16_re,  -- sfix17
              dout_16_im => dout_16_im,  -- sfix17
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_15_re => dout_15_re_1,  -- sfix17
              dout_15_im => dout_15_im_1,  -- sfix17
              dout_16_re_1 => dout_16_re_1,  -- sfix17
              dout_16_im_1 => dout_16_im_1,  -- sfix17
              dout_2_vld => dout_2_vld_7
              );

  u_twdlROM_3_11 : TWDLROM_3_11
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_11_re => twdl_3_11_re,  -- sfix17_En15
              twdl_3_11_im => twdl_3_11_im,  -- sfix17_En15
              twdl_3_11_vld => twdl_3_11_vld
              );

  u_twdlROM_3_12 : TWDLROM_3_12
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_12_re => twdl_3_12_re,  -- sfix17_En15
              twdl_3_12_im => twdl_3_12_im,  -- sfix17_En15
              twdl_3_12_vld => twdl_3_12_vld
              );

  u_TWDLMULT_SDNF1_3_11 : TWDLMULT_SDNF1_3_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_13_re => dout_13_re_1,  -- sfix17
              dout_13_im => dout_13_im_1,  -- sfix17
              dout_15_re => dout_15_re_1,  -- sfix17
              dout_15_im => dout_15_im_1,  -- sfix17
              dout_2_vld => dout_2_vld,
              twdl_3_11_re => twdl_3_11_re,  -- sfix17_En15
              twdl_3_11_im => twdl_3_11_im,  -- sfix17_En15
              twdl_3_12_re => twdl_3_12_re,  -- sfix17_En15
              twdl_3_12_im => twdl_3_12_im,  -- sfix17_En15
              twdl_3_12_vld => twdl_3_12_vld,
              softReset => softReset,
              twdlXdin_11_re => twdlXdin_11_re,  -- sfix17
              twdlXdin_11_im => twdlXdin_11_im,  -- sfix17
              twdlXdin_12_re => twdlXdin_12_re,  -- sfix17
              twdlXdin_12_im => twdlXdin_12_im,  -- sfix17
              twdlXdin_11_vld => twdlXdin_11_vld
              );

  u_SDNF1_3_9 : RADIX22FFT_SDNF1_3_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_9_re => twdlXdin_9_re,  -- sfix17
              twdlXdin_9_im => twdlXdin_9_im,  -- sfix17
              twdlXdin_11_re => twdlXdin_11_re,  -- sfix17
              twdlXdin_11_im => twdlXdin_11_im,  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_9_re => dout_9_re_2,  -- sfix17
              dout_9_im => dout_9_im_2,  -- sfix17
              dout_10_re => dout_10_re_2,  -- sfix17
              dout_10_im => dout_10_im_2,  -- sfix17
              dout_9_vld => dout_9_vld_1
              );

  u_SDNF1_3_11 : RADIX22FFT_SDNF1_3_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_10_re => twdlXdin_10_re,  -- sfix17
              twdlXdin_10_im => twdlXdin_10_im,  -- sfix17
              twdlXdin_12_re => twdlXdin_12_re,  -- sfix17
              twdlXdin_12_im => twdlXdin_12_im,  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_11_re => dout_11_re_2,  -- sfix17
              dout_11_im => dout_11_im_2,  -- sfix17
              dout_12_re => dout_12_re_2,  -- sfix17
              dout_12_im => dout_12_im_2,  -- sfix17
              dout_11_vld => dout_11_vld_1
              );

  u_SDNF2_4_9 : RADIX22FFT_SDNF2_4_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_9 => rotate_9,  -- ufix1
              dout_9_re => dout_9_re_2,  -- sfix17
              dout_9_im => dout_9_im_2,  -- sfix17
              dout_11_re => dout_11_re_2,  -- sfix17
              dout_11_im => dout_11_im_2,  -- sfix17
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_9_re_1 => dataOut_im_tmp(8),  -- sfix17
              dout_9_im_1 => dataOut_re_tmp(8),  -- sfix17
              dout_10_re => dataOut_im_tmp(9),  -- sfix17
              dout_10_im => dataOut_re_tmp(9),  -- sfix17
              dout_4_vld => dout_4_vld_4
              );

  u_SDNF2_4_11 : RADIX22FFT_SDNF2_4_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_11 => rotate_11_1,  -- ufix1
              dout_10_re => dout_10_re_2,  -- sfix17
              dout_10_im => dout_10_im_2,  -- sfix17
              dout_12_re => dout_12_re_2,  -- sfix17
              dout_12_im => dout_12_im_2,  -- sfix17
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_11_re => dataOut_im_tmp(10),  -- sfix17
              dout_11_im => dataOut_re_tmp(10),  -- sfix17
              dout_12_re_1 => dataOut_im_tmp(11),  -- sfix17
              dout_12_im_1 => dataOut_re_tmp(11),  -- sfix17
              dout_4_vld => dout_4_vld_5
              );

  u_twdlROM_3_14 : TWDLROM_3_14
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_14_re => twdl_3_14_re,  -- sfix17_En15
              twdl_3_14_im => twdl_3_14_im,  -- sfix17_En15
              twdl_3_14_vld => twdl_3_14_vld
              );

  u_TWDLMULT_SDNF1_3_13 : TWDLMULT_SDNF1_3_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_10_re => dout_10_re_1,  -- sfix17
              dout_10_im => dout_10_im_1,  -- sfix17
              dout_12_re => dout_12_re_1,  -- sfix17
              dout_12_im => dout_12_im_1,  -- sfix17
              dout_2_vld => dout_2_vld,
              twdl_3_13_re => std_logic_vector(twdl_3_13_re),  -- sfix17_En15
              twdl_3_13_im => std_logic_vector(twdl_3_13_im),  -- sfix17_En15
              twdl_3_14_re => twdl_3_14_re,  -- sfix17_En15
              twdl_3_14_im => twdl_3_14_im,  -- sfix17_En15
              twdl_3_14_vld => twdl_3_14_vld,
              softReset => softReset,
              twdlXdin_13_re => twdlXdin_13_re,  -- sfix17
              twdlXdin_13_im => twdlXdin_13_im,  -- sfix17
              twdlXdin_14_re => twdlXdin_14_re,  -- sfix17
              twdlXdin_14_im => twdlXdin_14_im,  -- sfix17
              twdlXdin_13_vld => twdlXdin_13_vld
              );

  u_twdlROM_3_15 : TWDLROM_3_15
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_15_re => twdl_3_15_re,  -- sfix17_En15
              twdl_3_15_im => twdl_3_15_im,  -- sfix17_En15
              twdl_3_15_vld => twdl_3_15_vld
              );

  u_twdlROM_3_16 : TWDLROM_3_16
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_16_re => twdl_3_16_re,  -- sfix17_En15
              twdl_3_16_im => twdl_3_16_im,  -- sfix17_En15
              twdl_3_16_vld => twdl_3_16_vld
              );

  u_TWDLMULT_SDNF1_3_15 : TWDLMULT_SDNF1_3_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dout_14_re => dout_14_re_1,  -- sfix17
              dout_14_im => dout_14_im_1,  -- sfix17
              dout_16_re => dout_16_re_1,  -- sfix17
              dout_16_im => dout_16_im_1,  -- sfix17
              dout_2_vld => dout_2_vld,
              twdl_3_15_re => twdl_3_15_re,  -- sfix17_En15
              twdl_3_15_im => twdl_3_15_im,  -- sfix17_En15
              twdl_3_16_re => twdl_3_16_re,  -- sfix17_En15
              twdl_3_16_im => twdl_3_16_im,  -- sfix17_En15
              twdl_3_16_vld => twdl_3_16_vld,
              softReset => softReset,
              twdlXdin_15_re => twdlXdin_15_re,  -- sfix17
              twdlXdin_15_im => twdlXdin_15_im,  -- sfix17
              twdlXdin_16_re => twdlXdin_16_re,  -- sfix17
              twdlXdin_16_im => twdlXdin_16_im,  -- sfix17
              twdlXdin_15_vld => twdlXdin_15_vld
              );

  u_SDNF1_3_13 : RADIX22FFT_SDNF1_3_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_13_re => twdlXdin_13_re,  -- sfix17
              twdlXdin_13_im => twdlXdin_13_im,  -- sfix17
              twdlXdin_15_re => twdlXdin_15_re,  -- sfix17
              twdlXdin_15_im => twdlXdin_15_im,  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_13_re => dout_13_re_2,  -- sfix17
              dout_13_im => dout_13_im_2,  -- sfix17
              dout_14_re => dout_14_re_2,  -- sfix17
              dout_14_im => dout_14_im_2,  -- sfix17
              dout_13_vld => dout_13_vld_1
              );

  u_SDNF1_3_15 : RADIX22FFT_SDNF1_3_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              twdlXdin_14_re => twdlXdin_14_re,  -- sfix17
              twdlXdin_14_im => twdlXdin_14_im,  -- sfix17
              twdlXdin_16_re => twdlXdin_16_re,  -- sfix17
              twdlXdin_16_im => twdlXdin_16_im,  -- sfix17
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_15_re => dout_15_re_2,  -- sfix17
              dout_15_im => dout_15_im_2,  -- sfix17
              dout_16_re => dout_16_re_2,  -- sfix17
              dout_16_im => dout_16_im_2,  -- sfix17
              dout_15_vld => dout_15_vld_1
              );

  u_SDNF2_4_13 : RADIX22FFT_SDNF2_4_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_13 => rotate_13_1,  -- ufix1
              dout_13_re => dout_13_re_2,  -- sfix17
              dout_13_im => dout_13_im_2,  -- sfix17
              dout_15_re => dout_15_re_2,  -- sfix17
              dout_15_im => dout_15_im_2,  -- sfix17
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_13_re_1 => dataOut_im_tmp(12),  -- sfix17
              dout_13_im_1 => dataOut_re_tmp(12),  -- sfix17
              dout_14_re => dataOut_im_tmp(13),  -- sfix17
              dout_14_im => dataOut_re_tmp(13),  -- sfix17
              dout_4_vld => dout_4_vld_6
              );

  u_SDNF2_4_15 : RADIX22FFT_SDNF2_4_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rotate_15 => rotate_15_1,  -- ufix1
              dout_14_re => dout_14_re_2,  -- sfix17
              dout_14_im => dout_14_im_2,  -- sfix17
              dout_16_re => dout_16_re_2,  -- sfix17
              dout_16_im => dout_16_im_2,  -- sfix17
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_15_re => dataOut_im_tmp(14),  -- sfix17
              dout_15_im => dataOut_re_tmp(14),  -- sfix17
              dout_16_re_1 => dataOut_im_tmp(15),  -- sfix17
              dout_16_im_1 => dataOut_re_tmp(15),  -- sfix17
              dout_4_vld => dout_4_vld_7
              );

  rotate_1 <= '0';

  rotate_1_1 <= '0';

  dataIn_0 <= unsigned(dataIn(0));

  dataIn_1_cast_re <= signed(resize(dataIn_0, 17));
  dataIn_1_cast_im <= to_signed(16#00000#, 17);

  dataIn_8 <= unsigned(dataIn(8));

  dataIn_9_cast_re <= signed(resize(dataIn_8, 17));
  dataIn_9_cast_im <= to_signed(16#00000#, 17);

  
  twdlXdin_1_vld <= '1' WHEN validIn /= '0' ELSE
      '0';

  softReset <= '0';

  dataIn_4 <= unsigned(dataIn(4));

  dataIn_5_cast_re <= signed(resize(dataIn_4, 17));
  dataIn_5_cast_im <= to_signed(16#00000#, 17);

  dataIn_12 <= unsigned(dataIn(12));

  dataIn_13_cast_re <= signed(resize(dataIn_12, 17));
  dataIn_13_cast_im <= to_signed(16#00000#, 17);

  rotate_3 <= '0';

  dataIn_1 <= unsigned(dataIn(1));

  dataIn_2_cast_re <= signed(resize(dataIn_1, 17));
  dataIn_2_cast_im <= to_signed(16#00000#, 17);

  dataIn_9 <= unsigned(dataIn(9));

  dataIn_10_cast_re <= signed(resize(dataIn_9, 17));
  dataIn_10_cast_im <= to_signed(16#00000#, 17);

  dataIn_5 <= unsigned(dataIn(5));

  dataIn_6_cast_re <= signed(resize(dataIn_5, 17));
  dataIn_6_cast_im <= to_signed(16#00000#, 17);

  dataIn_13 <= unsigned(dataIn(13));

  dataIn_14_cast_re <= signed(resize(dataIn_13, 17));
  dataIn_14_cast_im <= to_signed(16#00000#, 17);

  twdl_3_1_re <= to_signed(16#08000#, 17);

  twdl_3_1_im <= to_signed(16#00000#, 17);

  rotate_5 <= '0';

  dataIn_2 <= unsigned(dataIn(2));

  dataIn_3_cast_re <= signed(resize(dataIn_2, 17));
  dataIn_3_cast_im <= to_signed(16#00000#, 17);

  dataIn_10 <= unsigned(dataIn(10));

  dataIn_11_cast_re <= signed(resize(dataIn_10, 17));
  dataIn_11_cast_im <= to_signed(16#00000#, 17);

  dataIn_6 <= unsigned(dataIn(6));

  dataIn_7_cast_re <= signed(resize(dataIn_6, 17));
  dataIn_7_cast_im <= to_signed(16#00000#, 17);

  dataIn_14 <= unsigned(dataIn(14));

  dataIn_15_cast_re <= signed(resize(dataIn_14, 17));
  dataIn_15_cast_im <= to_signed(16#00000#, 17);

  rotate_7 <= '0';

  dataIn_3 <= unsigned(dataIn(3));

  dataIn_4_cast_re <= signed(resize(dataIn_3, 17));
  dataIn_4_cast_im <= to_signed(16#00000#, 17);

  dataIn_11 <= unsigned(dataIn(11));

  dataIn_12_cast_re <= signed(resize(dataIn_11, 17));
  dataIn_12_cast_im <= to_signed(16#00000#, 17);

  dataIn_7 <= unsigned(dataIn(7));

  dataIn_8_cast_re <= signed(resize(dataIn_7, 17));
  dataIn_8_cast_im <= to_signed(16#00000#, 17);

  dataIn_15 <= unsigned(dataIn(15));

  dataIn_16_cast_re <= signed(resize(dataIn_15, 17));
  dataIn_16_cast_im <= to_signed(16#00000#, 17);

  rotate_3_1 <= '1';

  rotate_5_1 <= '0';

  twdl_3_5_re <= to_signed(16#08000#, 17);

  twdl_3_5_im <= to_signed(16#00000#, 17);

  rotate_7_1 <= '1';

  rotate_9 <= '0';

  rotate_9_1 <= '1';

  rotate_11 <= '1';

  twdl_3_9_re <= to_signed(16#08000#, 17);

  twdl_3_9_im <= to_signed(16#00000#, 17);

  rotate_13 <= '1';

  rotate_15 <= '1';

  rotate_11_1 <= '1';

  rotate_13_1 <= '0';

  twdl_3_13_re <= to_signed(16#08000#, 17);

  twdl_3_13_im <= to_signed(16#00000#, 17);

  rotate_15_1 <= '1';



  dataOut_re <= dataOut_re_tmp;

  dataOut_im <= dataOut_im_tmp;

  validOut <= dout_4_vld;

END rtl;

