xpm_memory.sv,systemverilog,xil_defaultlib,D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
bram_wr8x256.v,verilog,xil_defaultlib,../../../../gige_tx_frame.srcs/sources_1/ip/bram_wr8x256/sim/bram_wr8x256.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
