#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d9a9a0 .scope module, "execution" "execution" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x1f91350_0 .net "ALUctrl", 2 0, v0x1f815e0_0;  1 drivers
v0x1fa2700_0 .net "ALUsrc", 0 0, v0x1f816f0_0;  1 drivers
v0x1fa27f0_0 .net "FUNCT", 5 0, L_0x1fa5bf0;  1 drivers
v0x1fa28e0_0 .net "IMM16", 15 0, L_0x1fa5900;  1 drivers
v0x1fa2980_0 .net "INSTRUCT", 31 0, L_0x1fa5c90;  1 drivers
v0x1fa2a70_0 .net "IsBranch", 0 0, v0x1f81890_0;  1 drivers
v0x1fa2b10_0 .net "IsJAL", 0 0, v0x1f81930_0;  1 drivers
v0x1fa2bb0_0 .net "IsJR", 0 0, v0x1f81a40_0;  1 drivers
v0x1fa2ca0_0 .net "IsJump", 0 0, v0x1f81b00_0;  1 drivers
v0x1fa2dd0_0 .net "MemToReg", 0 0, v0x1f81bc0_0;  1 drivers
v0x1fa2ec0_0 .net "MemWr", 0 0, v0x1f81c80_0;  1 drivers
v0x1fa2fb0_0 .net "OP", 5 0, L_0x1fa5560;  1 drivers
v0x1fa30a0_0 .net "PCcount", 31 0, v0x1f86810_0;  1 drivers
RS_0x7efc92234198 .resolv tri, L_0x1ffe4f0, L_0x2003c80;
v0x1fa31d0_0 .net8 "PCplus4", 31 0, RS_0x7efc92234198;  2 drivers
v0x1fa3270_0 .net "RD", 4 0, L_0x1fa5860;  1 drivers
v0x1fa3310_0 .net "RS", 4 0, L_0x1fa5730;  1 drivers
v0x1fa33b0_0 .net "RT", 4 0, L_0x1fa5600;  1 drivers
v0x1fa3560_0 .net "RegDst", 0 0, v0x1f81e80_0;  1 drivers
v0x1fa3600_0 .net "RegWr", 0 0, v0x1f81f20_0;  1 drivers
v0x1fa36a0_0 .net "Rint", 4 0, L_0x2078f60;  1 drivers
v0x1fa3790_0 .net "SE", 31 0, L_0x20df540;  1 drivers
v0x1fa3830_0 .net "SHAMT", 4 0, L_0x1fa5b50;  1 drivers
v0x1fa38d0_0 .net "TA", 25 0, L_0x1fa59a0;  1 drivers
v0x1fa3970_0 .net *"_s13", 0 0, L_0x2017520;  1 drivers
v0x1fa3a10_0 .net *"_s14", 13 0, L_0x20175c0;  1 drivers
L_0x7efc921a8138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1fa3ab0_0 .net/2u *"_s16", 1 0, L_0x7efc921a8138;  1 drivers
v0x1fa3b50_0 .net *"_s25", 0 0, L_0x20df110;  1 drivers
v0x1fa3bf0_0 .net *"_s26", 15 0, L_0x20df410;  1 drivers
v0x1fa3c90_0 .net *"_s7", 3 0, L_0x2007120;  1 drivers
L_0x7efc921a80f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1fa3d30_0 .net/2u *"_s8", 1 0, L_0x7efc921a80f0;  1 drivers
v0x1fa3dd0_0 .net "aluadd4carryout", 0 0, L_0x2001e70;  1 drivers
v0x1fa3e70_0 .net "aluadd4overflow", 0 0, L_0x2003970;  1 drivers
v0x1fa3f60_0 .net "aluadd4zero", 0 0, L_0x2003fe0;  1 drivers
v0x1fa34a0_0 .net "aluaddcarryout", 0 0, L_0x20737b0;  1 drivers
v0x1fa4210_0 .net "aluaddoverflow", 0 0, L_0x2075300;  1 drivers
RS_0x7efc92233778 .resolv tri, L_0x206fe30, L_0x2075610;
v0x1fa4300_0 .net8 "aluaddsum", 31 0, RS_0x7efc92233778;  2 drivers
v0x1fa43a0_0 .net "aluaddzero", 0 0, L_0x2075900;  1 drivers
v0x1fa4490_0 .net "alusrcout", 31 0, L_0x20df8f0;  1 drivers
v0x1fa4580_0 .net "branchaddr", 31 0, L_0x20178d0;  1 drivers
v0x1fa4620_0 .net "carryout", 0 0, L_0x20d9e30;  1 drivers
o0x7efc921f7a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1fa46c0_0 .net "clk", 0 0, o0x7efc921f7a98;  0 drivers
o0x7efc921f7c48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1fa4760_0 .net "datain", 31 0, o0x7efc921f7c48;  0 drivers
v0x1fa4850_0 .net "isbranchout", 31 0, L_0x2078a00;  1 drivers
v0x1fa4940_0 .net "isjrout", 31 0, L_0x2078e30;  1 drivers
v0x1fa4a30_0 .net "isjumpout", 31 0, L_0x2078d00;  1 drivers
v0x1fa4b20_0 .net "jumpaddr", 31 0, L_0x2017430;  1 drivers
v0x1fa4bc0_0 .net "mem2regout", 31 0, L_0x20df990;  1 drivers
v0x1fa4cb0_0 .net "memout", 31 0, v0x1f7f260_0;  1 drivers
v0x1fa4da0_0 .net "overflow", 0 0, L_0x20db930;  1 drivers
v0x1fa4e40_0 .net "regAw", 4 0, L_0x2079090;  1 drivers
v0x1fa4ee0_0 .net "regDa", 31 0, L_0x207d470;  1 drivers
v0x1fa5010_0 .net "regDb", 31 0, L_0x207e7c0;  1 drivers
v0x1fa5140_0 .net "regDin", 31 0, L_0x20792e0;  1 drivers
RS_0x7efc921f6e68 .resolv tri, L_0x20d64b0, L_0x20dbc80;
v0x1fa51e0_0 .net8 "result", 31 0, RS_0x7efc921f6e68;  2 drivers
v0x1fa5310_0 .net "shift2", 31 0, L_0x2017a50;  1 drivers
v0x1fa53b0_0 .net "zero", 0 0, L_0x20dbfe0;  1 drivers
L_0x2007120 .part RS_0x7efc92234198, 28, 4;
L_0x2017430 .concat [ 2 26 4 0], L_0x7efc921a80f0, L_0x1fa59a0, L_0x2007120;
L_0x2017520 .part L_0x1fa5900, 15, 1;
LS_0x20175c0_0_0 .concat [ 1 1 1 1], L_0x2017520, L_0x2017520, L_0x2017520, L_0x2017520;
LS_0x20175c0_0_4 .concat [ 1 1 1 1], L_0x2017520, L_0x2017520, L_0x2017520, L_0x2017520;
LS_0x20175c0_0_8 .concat [ 1 1 1 1], L_0x2017520, L_0x2017520, L_0x2017520, L_0x2017520;
LS_0x20175c0_0_12 .concat [ 1 1 0 0], L_0x2017520, L_0x2017520;
L_0x20175c0 .concat [ 4 4 4 2], LS_0x20175c0_0_0, LS_0x20175c0_0_4, LS_0x20175c0_0_8, LS_0x20175c0_0_12;
L_0x20178d0 .concat [ 2 16 14 0], L_0x7efc921a8138, L_0x1fa5900, L_0x20175c0;
L_0x20df110 .part L_0x1fa5900, 15, 1;
LS_0x20df410_0_0 .concat [ 1 1 1 1], L_0x20df110, L_0x20df110, L_0x20df110, L_0x20df110;
LS_0x20df410_0_4 .concat [ 1 1 1 1], L_0x20df110, L_0x20df110, L_0x20df110, L_0x20df110;
LS_0x20df410_0_8 .concat [ 1 1 1 1], L_0x20df110, L_0x20df110, L_0x20df110, L_0x20df110;
LS_0x20df410_0_12 .concat [ 1 1 1 1], L_0x20df110, L_0x20df110, L_0x20df110, L_0x20df110;
L_0x20df410 .concat [ 4 4 4 4], LS_0x20df410_0_0, LS_0x20df410_0_4, LS_0x20df410_0_8, LS_0x20df410_0_12;
L_0x20df540 .concat [ 16 16 0 0], L_0x1fa5900, L_0x20df410;
S_0x1e79f20 .scope module, "aluadd" "alu" 2 89, 3 145 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x2070a90/d .functor OR 1, L_0x2073290, L_0x20733f0, C4<0>, C4<0>;
L_0x2070a90 .delay 1 (40,40,40) L_0x2070a90/d;
L_0x20736a0/d .functor OR 1, L_0x2070a90, L_0x2070a90, C4<0>, C4<0>;
L_0x20736a0 .delay 1 (40,40,40) L_0x20736a0/d;
L_0x20737b0/d .functor OR 1, L_0x20745a0, L_0x2073e70, C4<0>, C4<0>;
L_0x20737b0 .delay 1 (40,40,40) L_0x20737b0/d;
L_0x2075550/d .functor NOT 1, L_0x20748e0, C4<0>, C4<0>, C4<0>;
L_0x2075550 .delay 1 (10,10,10) L_0x2075550/d;
L_0x2074a40/d .functor NOT 1, L_0x2075300, C4<0>, C4<0>, C4<0>;
L_0x2074a40 .delay 1 (10,10,10) L_0x2074a40/d;
L_0x2074b40/d .functor AND 1, L_0x2075550, L_0x2074ca0, L_0x2075d80, C4<1>;
L_0x2074b40 .delay 1 (60,60,60) L_0x2074b40/d;
L_0x2075e70/d .functor NOT 1, L_0x2074b40, C4<0>, C4<0>, C4<0>;
L_0x2075e70 .delay 1 (10,10,10) L_0x2075e70/d;
L_0x2075f80/d .functor AND 1, L_0x2076130, L_0x2074a40, L_0x2074b40, C4<1>;
L_0x2075f80 .delay 1 (60,60,60) L_0x2075f80/d;
L_0x1c2c150/d .functor OR 1, L_0x20757a0, L_0x2075f80, C4<0>, C4<0>;
L_0x1c2c150 .delay 1 (40,40,40) L_0x1c2c150/d;
v0x1962870_0 .net "SLTval", 0 0, L_0x2075f80;  1 drivers
v0x1948190_0 .net *"_s321", 0 0, L_0x206cb60;  1 drivers
v0x1948270_0 .net *"_s324", 0 0, L_0x206ae30;  1 drivers
v0x1935fd0_0 .net *"_s327", 0 0, L_0x206b0a0;  1 drivers
v0x19360b0_0 .net *"_s330", 0 0, L_0x206e190;  1 drivers
v0x19361e0_0 .net *"_s333", 0 0, L_0x206e380;  1 drivers
v0x19362c0_0 .net *"_s336", 0 0, L_0x206e950;  1 drivers
v0x1957b00_0 .net *"_s339", 0 0, L_0x206eb70;  1 drivers
v0x1957be0_0 .net *"_s342", 0 0, L_0x206e100;  1 drivers
v0x1957cc0_0 .net *"_s345", 0 0, L_0x206f7d0;  1 drivers
v0x1957da0_0 .net *"_s348", 0 0, L_0x206efd0;  1 drivers
v0x1957e80_0 .net *"_s351", 0 0, L_0x206f1f0;  1 drivers
v0x1e84fd0_0 .net *"_s354", 0 0, L_0x206f410;  1 drivers
v0x1e850b0_0 .net *"_s357", 0 0, L_0x20700b0;  1 drivers
v0x1e85190_0 .net *"_s360", 0 0, L_0x206f9f0;  1 drivers
v0x1e85270_0 .net *"_s363", 0 0, L_0x206fc10;  1 drivers
v0x1e85350_0 .net *"_s366", 0 0, L_0x206ed90;  1 drivers
v0x1d701f0_0 .net *"_s369", 0 0, L_0x2070b20;  1 drivers
v0x1d702b0_0 .net *"_s372", 0 0, L_0x2070280;  1 drivers
v0x1d70390_0 .net *"_s375", 0 0, L_0x20704a0;  1 drivers
v0x1d70470_0 .net *"_s378", 0 0, L_0x20706c0;  1 drivers
v0x1d70550_0 .net *"_s381", 0 0, L_0x20713f0;  1 drivers
v0x1d70630_0 .net *"_s384", 0 0, L_0x2070d40;  1 drivers
v0x1ea5b10_0 .net *"_s387", 0 0, L_0x2070f60;  1 drivers
v0x1ea5bb0_0 .net *"_s390", 0 0, L_0x2071180;  1 drivers
v0x1ea5c50_0 .net *"_s393", 0 0, L_0x20712e0;  1 drivers
v0x1ea5cf0_0 .net *"_s396", 0 0, L_0x2071610;  1 drivers
v0x1ea5d90_0 .net *"_s399", 0 0, L_0x2071830;  1 drivers
v0x1ea5e30_0 .net *"_s402", 0 0, L_0x2071a50;  1 drivers
v0x1ea5ed0_0 .net *"_s405", 0 0, L_0x2071bb0;  1 drivers
v0x1ea5f70_0 .net *"_s408", 0 0, L_0x2071e90;  1 drivers
v0x1ea6010_0 .net *"_s411", 0 0, L_0x20720b0;  1 drivers
v0x1ea60b0_0 .net *"_s414", 0 0, L_0x20739a0;  1 drivers
v0x1e853f0_0 .net *"_s420", 0 0, L_0x2073290;  1 drivers
v0x1e854d0_0 .net *"_s422", 0 0, L_0x20733f0;  1 drivers
v0x1ea6360_0 .net *"_s424", 0 0, L_0x20736a0;  1 drivers
v0x1ea6400_0 .net *"_s429", 0 0, L_0x20745a0;  1 drivers
v0x1ea64a0_0 .net *"_s431", 0 0, L_0x2073e70;  1 drivers
v0x1ea6540_0 .net *"_s440", 0 0, L_0x20748e0;  1 drivers
v0x1ea65e0_0 .net *"_s444", 0 0, L_0x2074ca0;  1 drivers
v0x1ea6680_0 .net *"_s446", 0 0, L_0x2075d80;  1 drivers
v0x1ea6720_0 .net *"_s450", 0 0, L_0x2076130;  1 drivers
v0x1ea67c0_0 .net *"_s452", 0 0, L_0x1c2c150;  1 drivers
v0x1ea6860_0 .net *"_s455", 0 0, L_0x20757a0;  1 drivers
v0x1ea6900_0 .net "carryOut", 32 0, L_0x20734e0;  1 drivers
v0x1ea69a0_0 .net "carryout", 0 0, L_0x20737b0;  alias, 1 drivers
L_0x7efc921a8180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1ea6a40_0 .net "command", 2 0, L_0x7efc921a8180;  1 drivers
v0x1ea6ae0_0 .net "initialResult", 31 0, L_0x206d290;  1 drivers
v0x1ea6b80_0 .net "isSLT", 0 0, L_0x2074b40;  1 drivers
v0x1ea6c20_0 .net "isSLTinv", 0 0, L_0x2075e70;  1 drivers
v0x1ea6cc0_0 .net "isSubtract", 0 0, L_0x2070a90;  1 drivers
v0x1ea6d60_0 .net8 "operandA", 31 0, RS_0x7efc92234198;  alias, 2 drivers
v0x1ea6e00_0 .net "operandB", 31 0, L_0x2017a50;  alias, 1 drivers
v0x1ea6ea0_0 .net "overflow", 0 0, L_0x2075300;  alias, 1 drivers
v0x1ea6f40_0 .net "overflowInv", 0 0, L_0x2074a40;  1 drivers
v0x1ea6fe0_0 .net8 "result", 31 0, RS_0x7efc92233778;  alias, 2 drivers
v0x1ea7080_0 .net "s2inv", 0 0, L_0x2075550;  1 drivers
v0x1ea7120_0 .net "zero", 0 0, L_0x2075900;  alias, 1 drivers
L_0x201a170 .part RS_0x7efc92234198, 0, 1;
L_0x201a2d0 .part L_0x2017a50, 0, 1;
L_0x2017ef0 .part L_0x20734e0, 0, 1;
L_0x201a510 .part L_0x7efc921a8180, 0, 1;
L_0x201a5b0 .part L_0x7efc921a8180, 1, 1;
L_0x201a650 .part L_0x7efc921a8180, 2, 1;
L_0x201cb90 .part RS_0x7efc92234198, 1, 1;
L_0x201ccf0 .part L_0x2017a50, 1, 1;
L_0x201aa00 .part L_0x20734e0, 1, 1;
L_0x201cf30 .part L_0x7efc921a8180, 0, 1;
L_0x201d060 .part L_0x7efc921a8180, 1, 1;
L_0x201d100 .part L_0x7efc921a8180, 2, 1;
L_0x201f660 .part RS_0x7efc92234198, 2, 1;
L_0x201f7c0 .part L_0x2017a50, 2, 1;
L_0x201d4d0 .part L_0x20734e0, 2, 1;
L_0x201fa00 .part L_0x7efc921a8180, 0, 1;
L_0x201fb30 .part L_0x7efc921a8180, 1, 1;
L_0x201fce0 .part L_0x7efc921a8180, 2, 1;
L_0x2022170 .part RS_0x7efc92234198, 3, 1;
L_0x20222d0 .part L_0x2017a50, 3, 1;
L_0x201fd80 .part L_0x20734e0, 3, 1;
L_0x2022640 .part L_0x7efc921a8180, 0, 1;
L_0x2022590 .part L_0x7efc921a8180, 1, 1;
L_0x20227a0 .part L_0x7efc921a8180, 2, 1;
L_0x2024c60 .part RS_0x7efc92234198, 4, 1;
L_0x2024dc0 .part L_0x2017a50, 4, 1;
L_0x2022840 .part L_0x20734e0, 4, 1;
L_0x2025050 .part L_0x7efc921a8180, 0, 1;
L_0x2024f70 .part L_0x7efc921a8180, 1, 1;
L_0x20251e0 .part L_0x7efc921a8180, 2, 1;
L_0x2027680 .part RS_0x7efc92234198, 5, 1;
L_0x20277e0 .part L_0x2017a50, 5, 1;
L_0x2025280 .part L_0x20734e0, 5, 1;
L_0x2027aa0 .part L_0x7efc921a8180, 0, 1;
L_0x201fbd0 .part L_0x7efc921a8180, 1, 1;
L_0x2027990 .part L_0x7efc921a8180, 2, 1;
L_0x202a1b0 .part RS_0x7efc92234198, 6, 1;
L_0x202a310 .part L_0x2017a50, 6, 1;
L_0x2027d50 .part L_0x20734e0, 6, 1;
L_0x202a600 .part L_0x7efc921a8180, 0, 1;
L_0x202a4c0 .part L_0x7efc921a8180, 1, 1;
L_0x202a560 .part L_0x7efc921a8180, 2, 1;
L_0x202cc30 .part RS_0x7efc92234198, 7, 1;
L_0x202cd90 .part L_0x2017a50, 7, 1;
L_0x202aa00 .part L_0x20734e0, 7, 1;
L_0x202a730 .part L_0x7efc921a8180, 0, 1;
L_0x202cf40 .part L_0x7efc921a8180, 1, 1;
L_0x202cfe0 .part L_0x7efc921a8180, 2, 1;
L_0x202f6e0 .part RS_0x7efc92234198, 8, 1;
L_0x202f840 .part L_0x2017a50, 8, 1;
L_0x202d550 .part L_0x20734e0, 8, 1;
L_0x202d250 .part L_0x7efc921a8180, 0, 1;
L_0x202fba0 .part L_0x7efc921a8180, 1, 1;
L_0x202fc40 .part L_0x7efc921a8180, 2, 1;
L_0x20320b0 .part RS_0x7efc92234198, 9, 1;
L_0x2032210 .part L_0x2017a50, 9, 1;
L_0x202fef0 .part L_0x20734e0, 9, 1;
L_0x202fd70 .part L_0x7efc921a8180, 0, 1;
L_0x20325a0 .part L_0x7efc921a8180, 1, 1;
L_0x2032640 .part L_0x7efc921a8180, 2, 1;
L_0x2034b50 .part RS_0x7efc92234198, 10, 1;
L_0x2034cb0 .part L_0x2017a50, 10, 1;
L_0x2032920 .part L_0x20734e0, 10, 1;
L_0x2032770 .part L_0x7efc921a8180, 0, 1;
L_0x2032810 .part L_0x7efc921a8180, 1, 1;
L_0x2027b40 .part L_0x7efc921a8180, 2, 1;
L_0x20377d0 .part RS_0x7efc92234198, 11, 1;
L_0x2037930 .part L_0x2017a50, 11, 1;
L_0x2022480 .part L_0x20734e0, 11, 1;
L_0x2037d80 .part L_0x7efc921a8180, 0, 1;
L_0x2035480 .part L_0x7efc921a8180, 1, 1;
L_0x2035520 .part L_0x7efc921a8180, 2, 1;
L_0x203a350 .part RS_0x7efc92234198, 12, 1;
L_0x203a4b0 .part L_0x2017a50, 12, 1;
L_0x2037e20 .part L_0x20734e0, 12, 1;
L_0x2037ec0 .part L_0x7efc921a8180, 0, 1;
L_0x2037f60 .part L_0x7efc921a8180, 1, 1;
L_0x203a8d0 .part L_0x7efc921a8180, 2, 1;
L_0x203cd70 .part RS_0x7efc92234198, 13, 1;
L_0x203ced0 .part L_0x2017a50, 13, 1;
L_0x203a970 .part L_0x20734e0, 13, 1;
L_0x203aa10 .part L_0x7efc921a8180, 0, 1;
L_0x203aab0 .part L_0x7efc921a8180, 1, 1;
L_0x203ab50 .part L_0x7efc921a8180, 2, 1;
L_0x203f780 .part RS_0x7efc92234198, 14, 1;
L_0x203f8e0 .part L_0x2017a50, 14, 1;
L_0x203d5f0 .part L_0x20734e0, 14, 1;
L_0x203d110 .part L_0x7efc921a8180, 0, 1;
L_0x203d1b0 .part L_0x7efc921a8180, 1, 1;
L_0x203d250 .part L_0x7efc921a8180, 2, 1;
L_0x20421c0 .part RS_0x7efc92234198, 15, 1;
L_0x2042320 .part L_0x2017a50, 15, 1;
L_0x2040030 .part L_0x20734e0, 15, 1;
L_0x202d0b0 .part L_0x7efc921a8180, 0, 1;
L_0x20427d0 .part L_0x7efc921a8180, 1, 1;
L_0x2042870 .part L_0x7efc921a8180, 2, 1;
L_0x2044d20 .part RS_0x7efc92234198, 16, 1;
L_0x2044e80 .part L_0x2017a50, 16, 1;
L_0x2045030 .part L_0x20734e0, 16, 1;
L_0x2045160 .part L_0x7efc921a8180, 0, 1;
L_0x2042910 .part L_0x7efc921a8180, 1, 1;
L_0x20429b0 .part L_0x7efc921a8180, 2, 1;
L_0x2047670 .part RS_0x7efc92234198, 17, 1;
L_0x20477d0 .part L_0x2017a50, 17, 1;
L_0x2045650 .part L_0x20734e0, 17, 1;
L_0x2045290 .part L_0x7efc921a8180, 0, 1;
L_0x2045330 .part L_0x7efc921a8180, 1, 1;
L_0x20453d0 .part L_0x7efc921a8180, 2, 1;
L_0x2049fe0 .part RS_0x7efc92234198, 18, 1;
L_0x204a140 .part L_0x2017a50, 18, 1;
L_0x2047ea0 .part L_0x20734e0, 18, 1;
L_0x2047a10 .part L_0x7efc921a8180, 0, 1;
L_0x2047ab0 .part L_0x7efc921a8180, 1, 1;
L_0x2047b50 .part L_0x7efc921a8180, 2, 1;
L_0x204c970 .part RS_0x7efc92234198, 19, 1;
L_0x204cad0 .part L_0x2017a50, 19, 1;
L_0x204a2f0 .part L_0x20734e0, 19, 1;
L_0x204a390 .part L_0x7efc921a8180, 0, 1;
L_0x204a430 .part L_0x7efc921a8180, 1, 1;
L_0x204a4d0 .part L_0x7efc921a8180, 2, 1;
L_0x204f380 .part RS_0x7efc92234198, 20, 1;
L_0x204f4e0 .part L_0x2017a50, 20, 1;
L_0x204cc80 .part L_0x20734e0, 20, 1;
L_0x204cd20 .part L_0x7efc921a8180, 0, 1;
L_0x204cdc0 .part L_0x7efc921a8180, 1, 1;
L_0x204ce60 .part L_0x7efc921a8180, 2, 1;
L_0x2051dc0 .part RS_0x7efc92234198, 21, 1;
L_0x2051f20 .part L_0x2017a50, 21, 1;
L_0x204f690 .part L_0x20734e0, 21, 1;
L_0x204f730 .part L_0x7efc921a8180, 0, 1;
L_0x204f7d0 .part L_0x7efc921a8180, 1, 1;
L_0x204f870 .part L_0x7efc921a8180, 2, 1;
L_0x2054c40 .part RS_0x7efc92234198, 22, 1;
L_0x2054da0 .part L_0x2017a50, 22, 1;
L_0x2052cf0 .part L_0x20734e0, 22, 1;
L_0x2052d90 .part L_0x7efc921a8180, 0, 1;
L_0x2052e30 .part L_0x7efc921a8180, 1, 1;
L_0x2052ed0 .part L_0x7efc921a8180, 2, 1;
L_0x20576a0 .part RS_0x7efc92234198, 23, 1;
L_0x2006a40 .part L_0x2017a50, 23, 1;
L_0x2055470 .part L_0x20734e0, 23, 1;
L_0x2006c80 .part L_0x7efc921a8180, 0, 1;
L_0x2006d20 .part L_0x7efc921a8180, 1, 1;
L_0x2054f50 .part L_0x7efc921a8180, 2, 1;
L_0x205a5c0 .part RS_0x7efc92234198, 24, 1;
L_0x205a720 .part L_0x2017a50, 24, 1;
L_0x2058010 .part L_0x20734e0, 24, 1;
L_0x20580b0 .part L_0x7efc921a8180, 0, 1;
L_0x2058150 .part L_0x7efc921a8180, 1, 1;
L_0x20581f0 .part L_0x7efc921a8180, 2, 1;
L_0x205d0a0 .part RS_0x7efc92234198, 25, 1;
L_0x205d200 .part L_0x2017a50, 25, 1;
L_0x205a8d0 .part L_0x20734e0, 25, 1;
L_0x205a970 .part L_0x7efc921a8180, 0, 1;
L_0x205aa10 .part L_0x7efc921a8180, 1, 1;
L_0x205aab0 .part L_0x7efc921a8180, 2, 1;
L_0x205fb60 .part RS_0x7efc92234198, 26, 1;
L_0x205fcc0 .part L_0x2017a50, 26, 1;
L_0x205d3b0 .part L_0x20734e0, 26, 1;
L_0x205d450 .part L_0x7efc921a8180, 0, 1;
L_0x205d4f0 .part L_0x7efc921a8180, 1, 1;
L_0x205d590 .part L_0x7efc921a8180, 2, 1;
L_0x20625b0 .part RS_0x7efc92234198, 27, 1;
L_0x2062710 .part L_0x2017a50, 27, 1;
L_0x2037ae0 .part L_0x20734e0, 27, 1;
L_0x2037c10 .part L_0x7efc921a8180, 0, 1;
L_0x205fe70 .part L_0x7efc921a8180, 1, 1;
L_0x205ff10 .part L_0x7efc921a8180, 2, 1;
L_0x20652d0 .part RS_0x7efc92234198, 28, 1;
L_0x2065430 .part L_0x2017a50, 28, 1;
L_0x2062cd0 .part L_0x20734e0, 28, 1;
L_0x2062d70 .part L_0x7efc921a8180, 0, 1;
L_0x2062e10 .part L_0x7efc921a8180, 1, 1;
L_0x2062eb0 .part L_0x7efc921a8180, 2, 1;
L_0x2067d30 .part RS_0x7efc92234198, 29, 1;
L_0x2067e90 .part L_0x2017a50, 29, 1;
L_0x2068040 .part L_0x20734e0, 29, 1;
L_0x2068170 .part L_0x7efc921a8180, 0, 1;
L_0x20655e0 .part L_0x7efc921a8180, 1, 1;
L_0x2065680 .part L_0x7efc921a8180, 2, 1;
L_0x206a840 .part RS_0x7efc92234198, 30, 1;
L_0x206a9a0 .part L_0x2017a50, 30, 1;
L_0x2068210 .part L_0x20734e0, 30, 1;
L_0x20682b0 .part L_0x7efc921a8180, 0, 1;
L_0x2068350 .part L_0x7efc921a8180, 1, 1;
L_0x20683f0 .part L_0x7efc921a8180, 2, 1;
LS_0x206d290_0_0 .concat8 [ 1 1 1 1], L_0x2019d80, L_0x201c7a0, L_0x201f270, L_0x2021d80;
LS_0x206d290_0_4 .concat8 [ 1 1 1 1], L_0x2024870, L_0x2027290, L_0x2029dc0, L_0x202c840;
LS_0x206d290_0_8 .concat8 [ 1 1 1 1], L_0x202f2f0, L_0x2031cc0, L_0x2034760, L_0x20373e0;
LS_0x206d290_0_12 .concat8 [ 1 1 1 1], L_0x2039f60, L_0x203c980, L_0x203f390, L_0x2041dd0;
LS_0x206d290_0_16 .concat8 [ 1 1 1 1], L_0x2044930, L_0x2047280, L_0x2049bf0, L_0x204c580;
LS_0x206d290_0_20 .concat8 [ 1 1 1 1], L_0x204ef90, L_0x20519d0, L_0x2054850, L_0x20572b0;
LS_0x206d290_0_24 .concat8 [ 1 1 1 1], L_0x205a1d0, L_0x205ccb0, L_0x205f770, L_0x20621c0;
LS_0x206d290_0_28 .concat8 [ 1 1 1 1], L_0x2064ee0, L_0x2067940, L_0x206a450, L_0x206cea0;
LS_0x206d290_1_0 .concat8 [ 4 4 4 4], LS_0x206d290_0_0, LS_0x206d290_0_4, LS_0x206d290_0_8, LS_0x206d290_0_12;
LS_0x206d290_1_4 .concat8 [ 4 4 4 4], LS_0x206d290_0_16, LS_0x206d290_0_20, LS_0x206d290_0_24, LS_0x206d290_0_28;
L_0x206d290 .concat8 [ 16 16 0 0], LS_0x206d290_1_0, LS_0x206d290_1_4;
L_0x206deb0 .part RS_0x7efc92234198, 31, 1;
L_0x206ab50 .part L_0x2017a50, 31, 1;
L_0x20686e0 .part L_0x20734e0, 31, 1;
L_0x203fb20 .part L_0x7efc921a8180, 0, 1;
L_0x203fbc0 .part L_0x7efc921a8180, 1, 1;
L_0x203fc60 .part L_0x7efc921a8180, 2, 1;
L_0x206ad90 .part L_0x206d290, 0, 1;
L_0x206af40 .part L_0x206d290, 1, 1;
L_0x206dfa0 .part L_0x206d290, 2, 1;
L_0x206e290 .part L_0x206d290, 3, 1;
L_0x206e490 .part L_0x206d290, 4, 1;
L_0x206ea10 .part L_0x206d290, 5, 1;
L_0x206ec30 .part L_0x206d290, 6, 1;
L_0x206f730 .part L_0x206d290, 7, 1;
L_0x206f890 .part L_0x206d290, 8, 1;
L_0x206f090 .part L_0x206d290, 9, 1;
L_0x206f2b0 .part L_0x206d290, 10, 1;
L_0x206f4d0 .part L_0x206d290, 11, 1;
L_0x2070120 .part L_0x206d290, 12, 1;
L_0x206fab0 .part L_0x206d290, 13, 1;
L_0x206fcd0 .part L_0x206d290, 14, 1;
L_0x206f620 .part L_0x206d290, 15, 1;
L_0x2070be0 .part L_0x206d290, 16, 1;
L_0x2070340 .part L_0x206d290, 17, 1;
L_0x2070560 .part L_0x206d290, 18, 1;
L_0x2070780 .part L_0x206d290, 19, 1;
L_0x20714b0 .part L_0x206d290, 20, 1;
L_0x2070e00 .part L_0x206d290, 21, 1;
L_0x2071020 .part L_0x206d290, 22, 1;
L_0x2071240 .part L_0x206d290, 23, 1;
L_0x2071d30 .part L_0x206d290, 24, 1;
L_0x20716d0 .part L_0x206d290, 25, 1;
L_0x20718f0 .part L_0x206d290, 26, 1;
L_0x2071b10 .part L_0x206d290, 27, 1;
L_0x20725d0 .part L_0x206d290, 28, 1;
L_0x2071f50 .part L_0x206d290, 29, 1;
L_0x2072170 .part L_0x206d290, 30, 1;
LS_0x206fe30_0_0 .concat8 [ 1 1 1 1], L_0x206cb60, L_0x206ae30, L_0x206b0a0, L_0x206e190;
LS_0x206fe30_0_4 .concat8 [ 1 1 1 1], L_0x206e380, L_0x206e950, L_0x206eb70, L_0x206e100;
LS_0x206fe30_0_8 .concat8 [ 1 1 1 1], L_0x206f7d0, L_0x206efd0, L_0x206f1f0, L_0x206f410;
LS_0x206fe30_0_12 .concat8 [ 1 1 1 1], L_0x20700b0, L_0x206f9f0, L_0x206fc10, L_0x206ed90;
LS_0x206fe30_0_16 .concat8 [ 1 1 1 1], L_0x2070b20, L_0x2070280, L_0x20704a0, L_0x20706c0;
LS_0x206fe30_0_20 .concat8 [ 1 1 1 1], L_0x20713f0, L_0x2070d40, L_0x2070f60, L_0x2071180;
LS_0x206fe30_0_24 .concat8 [ 1 1 1 1], L_0x20712e0, L_0x2071610, L_0x2071830, L_0x2071a50;
LS_0x206fe30_0_28 .concat8 [ 1 1 1 1], L_0x2071bb0, L_0x2071e90, L_0x20720b0, L_0x20739a0;
LS_0x206fe30_1_0 .concat8 [ 4 4 4 4], LS_0x206fe30_0_0, LS_0x206fe30_0_4, LS_0x206fe30_0_8, LS_0x206fe30_0_12;
LS_0x206fe30_1_4 .concat8 [ 4 4 4 4], LS_0x206fe30_0_16, LS_0x206fe30_0_20, LS_0x206fe30_0_24, LS_0x206fe30_0_28;
L_0x206fe30 .concat8 [ 16 16 0 0], LS_0x206fe30_1_0, LS_0x206fe30_1_4;
L_0x2070930 .part L_0x206d290, 31, 1;
L_0x2073290 .part L_0x7efc921a8180, 0, 1;
L_0x20733f0 .part L_0x7efc921a8180, 0, 1;
LS_0x20734e0_0_0 .concat8 [ 1 1 1 1], L_0x20736a0, L_0x20188e0, L_0x201b3f0, L_0x201dec0;
LS_0x20734e0_0_4 .concat8 [ 1 1 1 1], L_0x20209d0, L_0x20234c0, L_0x2025f30, L_0x20289c0;
LS_0x20734e0_0_8 .concat8 [ 1 1 1 1], L_0x202b3f0, L_0x202df40, L_0x20308e0, L_0x2033310;
LS_0x20734e0_0_12 .concat8 [ 1 1 1 1], L_0x2035f90, L_0x2038bb0, L_0x203b5d0, L_0x203dfe0;
LS_0x20734e0_0_16 .concat8 [ 1 1 1 1], L_0x2040a20, L_0x2043580, L_0x2046040, L_0x20487f0;
LS_0x20734e0_0_20 .concat8 [ 1 1 1 1], L_0x204b180, L_0x204db90, L_0x2050580, L_0x2053400;
LS_0x20734e0_0_24 .concat8 [ 1 1 1 1], L_0x2055e60, L_0x2058d30, L_0x205b7c0, L_0x205e2d0;
LS_0x20734e0_0_28 .concat8 [ 1 1 1 1], L_0x2060d20, L_0x2063a40, L_0x20664f0, L_0x2069000;
LS_0x20734e0_0_32 .concat8 [ 1 0 0 0], L_0x206ba50;
LS_0x20734e0_1_0 .concat8 [ 4 4 4 4], LS_0x20734e0_0_0, LS_0x20734e0_0_4, LS_0x20734e0_0_8, LS_0x20734e0_0_12;
LS_0x20734e0_1_4 .concat8 [ 4 4 4 4], LS_0x20734e0_0_16, LS_0x20734e0_0_20, LS_0x20734e0_0_24, LS_0x20734e0_0_28;
LS_0x20734e0_1_8 .concat8 [ 1 0 0 0], LS_0x20734e0_0_32;
L_0x20734e0 .concat8 [ 16 16 1 0], LS_0x20734e0_1_0, LS_0x20734e0_1_4, LS_0x20734e0_1_8;
L_0x20745a0 .part L_0x20734e0, 32, 1;
L_0x2073e70 .part L_0x20734e0, 32, 1;
L_0x20754b0 .part RS_0x7efc92234198, 31, 1;
L_0x2074700 .part L_0x2017a50, 31, 1;
L_0x20747f0 .part L_0x206d290, 31, 1;
L_0x20748e0 .part L_0x7efc921a8180, 2, 1;
L_0x2074ca0 .part L_0x7efc921a8180, 0, 1;
L_0x2075d80 .part L_0x7efc921a8180, 1, 1;
L_0x2076130 .part L_0x206d290, 31, 1;
L_0x2075610 .part/pv L_0x1c2c150, 0, 1, 32;
L_0x20757a0 .part L_0x206d290, 0, 1;
S_0x1e79b40 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e7f320 .param/l "i" 0 3 165, +C4<00>;
S_0x1e74200 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e79b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2017c10/d .functor AND 1, L_0x201a170, L_0x201a2d0, C4<1>, C4<1>;
L_0x2017c10 .delay 1 (40,40,40) L_0x2017c10/d;
L_0x2017cd0/d .functor NAND 1, L_0x201a170, L_0x201a2d0, C4<1>, C4<1>;
L_0x2017cd0 .delay 1 (20,20,20) L_0x2017cd0/d;
L_0x2017e30/d .functor OR 1, L_0x201a170, L_0x201a2d0, C4<0>, C4<0>;
L_0x2017e30 .delay 1 (40,40,40) L_0x2017e30/d;
L_0x2017fc0/d .functor NOR 1, L_0x201a170, L_0x201a2d0, C4<0>, C4<0>;
L_0x2017fc0 .delay 1 (20,20,20) L_0x2017fc0/d;
L_0x2018080/d .functor XOR 1, L_0x201a170, L_0x201a2d0, C4<0>, C4<0>;
L_0x2018080 .delay 1 (40,40,40) L_0x2018080/d;
L_0x2018ae0/d .functor NOT 1, L_0x201a510, C4<0>, C4<0>, C4<0>;
L_0x2018ae0 .delay 1 (10,10,10) L_0x2018ae0/d;
L_0x2018c40/d .functor NOT 1, L_0x201a5b0, C4<0>, C4<0>, C4<0>;
L_0x2018c40 .delay 1 (10,10,10) L_0x2018c40/d;
L_0x2018d00/d .functor NOT 1, L_0x201a650, C4<0>, C4<0>, C4<0>;
L_0x2018d00 .delay 1 (10,10,10) L_0x2018d00/d;
L_0x2018eb0/d .functor AND 1, L_0x2018400, L_0x2018ae0, L_0x2018c40, L_0x2018d00;
L_0x2018eb0 .delay 1 (80,80,80) L_0x2018eb0/d;
L_0x2019060/d .functor AND 1, L_0x2018400, L_0x201a510, L_0x2018c40, L_0x2018d00;
L_0x2019060 .delay 1 (80,80,80) L_0x2019060/d;
L_0x2019270/d .functor AND 1, L_0x2018080, L_0x2018ae0, L_0x201a5b0, L_0x2018d00;
L_0x2019270 .delay 1 (80,80,80) L_0x2019270/d;
L_0x2019450/d .functor AND 1, L_0x2018400, L_0x201a510, L_0x201a5b0, L_0x2018d00;
L_0x2019450 .delay 1 (80,80,80) L_0x2019450/d;
L_0x2019620/d .functor AND 1, L_0x2017c10, L_0x2018ae0, L_0x2018c40, L_0x201a650;
L_0x2019620 .delay 1 (80,80,80) L_0x2019620/d;
L_0x2019800/d .functor AND 1, L_0x2017cd0, L_0x201a510, L_0x2018c40, L_0x201a650;
L_0x2019800 .delay 1 (80,80,80) L_0x2019800/d;
L_0x20195b0/d .functor AND 1, L_0x2017fc0, L_0x2018ae0, L_0x201a5b0, L_0x201a650;
L_0x20195b0 .delay 1 (80,80,80) L_0x20195b0/d;
L_0x2019be0/d .functor AND 1, L_0x2017e30, L_0x201a510, L_0x201a5b0, L_0x201a650;
L_0x2019be0 .delay 1 (80,80,80) L_0x2019be0/d;
L_0x2019d80/0/0 .functor OR 1, L_0x2018eb0, L_0x2019060, L_0x2019270, L_0x2019620;
L_0x2019d80/0/4 .functor OR 1, L_0x2019800, L_0x20195b0, L_0x2019be0, L_0x2019450;
L_0x2019d80/d .functor OR 1, L_0x2019d80/0/0, L_0x2019d80/0/4, C4<0>, C4<0>;
L_0x2019d80 .delay 1 (160,160,160) L_0x2019d80/d;
v0x1e27480_0 .net "a", 0 0, L_0x201a170;  1 drivers
v0x1e21680_0 .net "addSub", 0 0, L_0x2018400;  1 drivers
v0x1e0a0d0_0 .net "andRes", 0 0, L_0x2017c10;  1 drivers
v0x1e042d0_0 .net "b", 0 0, L_0x201a2d0;  1 drivers
v0x1dfe4c0_0 .net "carryIn", 0 0, L_0x2017ef0;  1 drivers
v0x1dfe560_0 .net "carryOut", 0 0, L_0x20188e0;  1 drivers
v0x1de6f70_0 .net "initialResult", 0 0, L_0x2019d80;  1 drivers
v0x1de7010_0 .net "isAdd", 0 0, L_0x2018eb0;  1 drivers
v0x1de1170_0 .net "isAnd", 0 0, L_0x2019620;  1 drivers
v0x1de1210_0 .net "isNand", 0 0, L_0x2019800;  1 drivers
v0x1c893c0_0 .net "isNor", 0 0, L_0x20195b0;  1 drivers
v0x1c89460_0 .net "isOr", 0 0, L_0x2019be0;  1 drivers
v0x1c835f0_0 .net "isSLT", 0 0, L_0x2019450;  1 drivers
v0x1c66a30_0 .net "isSub", 0 0, L_0x2019060;  1 drivers
v0x1c66700_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c663f0_0 .net "isXor", 0 0, L_0x2019270;  1 drivers
v0x1c66490_0 .net "nandRes", 0 0, L_0x2017cd0;  1 drivers
v0x1c60950_0 .net "norRes", 0 0, L_0x2017fc0;  1 drivers
v0x1c609f0_0 .net "orRes", 0 0, L_0x2017e30;  1 drivers
v0x1c60640_0 .net "s0", 0 0, L_0x201a510;  1 drivers
v0x1c5ab20_0 .net "s0inv", 0 0, L_0x2018ae0;  1 drivers
v0x1c5a810_0 .net "s1", 0 0, L_0x201a5b0;  1 drivers
v0x1c49000_0 .net "s1inv", 0 0, L_0x2018c40;  1 drivers
v0x1c43230_0 .net "s2", 0 0, L_0x201a650;  1 drivers
v0x1c3d430_0 .net "s2inv", 0 0, L_0x2018d00;  1 drivers
v0x1c25ec0_0 .net "xorRes", 0 0, L_0x2018080;  1 drivers
S_0x1e73e20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e74200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20181e0/d .functor XOR 1, L_0x201a2d0, L_0x2070a90, C4<0>, C4<0>;
L_0x20181e0 .delay 1 (40,40,40) L_0x20181e0/d;
L_0x20182a0/d .functor XOR 1, L_0x201a170, L_0x20181e0, C4<0>, C4<0>;
L_0x20182a0 .delay 1 (40,40,40) L_0x20182a0/d;
L_0x2018400/d .functor XOR 1, L_0x20182a0, L_0x2017ef0, C4<0>, C4<0>;
L_0x2018400 .delay 1 (40,40,40) L_0x2018400/d;
L_0x2018600/d .functor AND 1, L_0x201a170, L_0x20181e0, C4<1>, C4<1>;
L_0x2018600 .delay 1 (40,40,40) L_0x2018600/d;
L_0x2018870/d .functor AND 1, L_0x20182a0, L_0x2017ef0, C4<1>, C4<1>;
L_0x2018870 .delay 1 (40,40,40) L_0x2018870/d;
L_0x20188e0/d .functor OR 1, L_0x2018600, L_0x2018870, C4<0>, C4<0>;
L_0x20188e0 .delay 1 (40,40,40) L_0x20188e0/d;
v0x1d92260_0 .net "AandB", 0 0, L_0x2018600;  1 drivers
v0x1e55e90_0 .net "BxorSub", 0 0, L_0x20181e0;  1 drivers
v0x1e38b10_0 .net "a", 0 0, L_0x201a170;  alias, 1 drivers
v0x1e7f180_0 .net "b", 0 0, L_0x201a2d0;  alias, 1 drivers
v0x1e7ee70_0 .net "carryin", 0 0, L_0x2017ef0;  alias, 1 drivers
v0x1e678d0_0 .net "carryout", 0 0, L_0x20188e0;  alias, 1 drivers
v0x1e61b00_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e4a5a0_0 .net "res", 0 0, L_0x2018400;  alias, 1 drivers
v0x1e447d0_0 .net "xAorB", 0 0, L_0x20182a0;  1 drivers
v0x1e3e9c0_0 .net "xAorBandCin", 0 0, L_0x2018870;  1 drivers
S_0x1e6e4e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e043c0 .param/l "i" 0 3 165, +C4<01>;
S_0x1e6e100 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e6e4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x201a210/d .functor AND 1, L_0x201cb90, L_0x201ccf0, C4<1>, C4<1>;
L_0x201a210 .delay 1 (40,40,40) L_0x201a210/d;
L_0x201a7e0/d .functor NAND 1, L_0x201cb90, L_0x201ccf0, C4<1>, C4<1>;
L_0x201a7e0 .delay 1 (20,20,20) L_0x201a7e0/d;
L_0x201a940/d .functor OR 1, L_0x201cb90, L_0x201ccf0, C4<0>, C4<0>;
L_0x201a940 .delay 1 (40,40,40) L_0x201a940/d;
L_0x201aad0/d .functor NOR 1, L_0x201cb90, L_0x201ccf0, C4<0>, C4<0>;
L_0x201aad0 .delay 1 (20,20,20) L_0x201aad0/d;
L_0x201ab90/d .functor XOR 1, L_0x201cb90, L_0x201ccf0, C4<0>, C4<0>;
L_0x201ab90 .delay 1 (40,40,40) L_0x201ab90/d;
L_0x201b5f0/d .functor NOT 1, L_0x201cf30, C4<0>, C4<0>, C4<0>;
L_0x201b5f0 .delay 1 (10,10,10) L_0x201b5f0/d;
L_0x201b750/d .functor NOT 1, L_0x201d060, C4<0>, C4<0>, C4<0>;
L_0x201b750 .delay 1 (10,10,10) L_0x201b750/d;
L_0x201b810/d .functor NOT 1, L_0x201d100, C4<0>, C4<0>, C4<0>;
L_0x201b810 .delay 1 (10,10,10) L_0x201b810/d;
L_0x201b9c0/d .functor AND 1, L_0x201af10, L_0x201b5f0, L_0x201b750, L_0x201b810;
L_0x201b9c0 .delay 1 (80,80,80) L_0x201b9c0/d;
L_0x201bb70/d .functor AND 1, L_0x201af10, L_0x201cf30, L_0x201b750, L_0x201b810;
L_0x201bb70 .delay 1 (80,80,80) L_0x201bb70/d;
L_0x201bd20/d .functor AND 1, L_0x201ab90, L_0x201b5f0, L_0x201d060, L_0x201b810;
L_0x201bd20 .delay 1 (80,80,80) L_0x201bd20/d;
L_0x201bf10/d .functor AND 1, L_0x201af10, L_0x201cf30, L_0x201d060, L_0x201b810;
L_0x201bf10 .delay 1 (80,80,80) L_0x201bf10/d;
L_0x201c040/d .functor AND 1, L_0x201a210, L_0x201b5f0, L_0x201b750, L_0x201d100;
L_0x201c040 .delay 1 (80,80,80) L_0x201c040/d;
L_0x201c2a0/d .functor AND 1, L_0x201a7e0, L_0x201cf30, L_0x201b750, L_0x201d100;
L_0x201c2a0 .delay 1 (80,80,80) L_0x201c2a0/d;
L_0x201bfd0/d .functor AND 1, L_0x201aad0, L_0x201b5f0, L_0x201d060, L_0x201d100;
L_0x201bfd0 .delay 1 (80,80,80) L_0x201bfd0/d;
L_0x201c600/d .functor AND 1, L_0x201a940, L_0x201cf30, L_0x201d060, L_0x201d100;
L_0x201c600 .delay 1 (80,80,80) L_0x201c600/d;
L_0x201c7a0/0/0 .functor OR 1, L_0x201b9c0, L_0x201bb70, L_0x201bd20, L_0x201c040;
L_0x201c7a0/0/4 .functor OR 1, L_0x201c2a0, L_0x201bfd0, L_0x201c600, L_0x201bf10;
L_0x201c7a0/d .functor OR 1, L_0x201c7a0/0/0, L_0x201c7a0/0/4, C4<0>, C4<0>;
L_0x201c7a0 .delay 1 (160,160,160) L_0x201c7a0/d;
v0x1d5e2a0_0 .net "a", 0 0, L_0x201cb90;  1 drivers
v0x1d46d60_0 .net "addSub", 0 0, L_0x201af10;  1 drivers
v0x1d46e00_0 .net "andRes", 0 0, L_0x201a210;  1 drivers
v0x1d40f90_0 .net "b", 0 0, L_0x201ccf0;  1 drivers
v0x1d41030_0 .net "carryIn", 0 0, L_0x201aa00;  1 drivers
v0x1d3b4e0_0 .net "carryOut", 0 0, L_0x201b3f0;  1 drivers
v0x1d299e0_0 .net "initialResult", 0 0, L_0x201c7a0;  1 drivers
v0x1d29a80_0 .net "isAdd", 0 0, L_0x201b9c0;  1 drivers
v0x1d23c10_0 .net "isAnd", 0 0, L_0x201c040;  1 drivers
v0x1d23cb0_0 .net "isNand", 0 0, L_0x201c2a0;  1 drivers
v0x1d1de40_0 .net "isNor", 0 0, L_0x201bfd0;  1 drivers
v0x1d1dee0_0 .net "isOr", 0 0, L_0x201c600;  1 drivers
v0x1d068c0_0 .net "isSLT", 0 0, L_0x201bf10;  1 drivers
v0x1d00ac0_0 .net "isSub", 0 0, L_0x201bb70;  1 drivers
v0x1ce9510_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1ce95b0_0 .net "isXor", 0 0, L_0x201bd20;  1 drivers
v0x1ce3710_0 .net "nandRes", 0 0, L_0x201a7e0;  1 drivers
v0x1ce37b0_0 .net "norRes", 0 0, L_0x201aad0;  1 drivers
v0x1cc05c0_0 .net "orRes", 0 0, L_0x201a940;  1 drivers
v0x1cbae60_0 .net "s0", 0 0, L_0x201cf30;  1 drivers
v0x1d8fe80_0 .net "s0inv", 0 0, L_0x201b5f0;  1 drivers
v0x1d8ff40_0 .net "s1", 0 0, L_0x201d060;  1 drivers
v0x1d99e00_0 .net "s1inv", 0 0, L_0x201b750;  1 drivers
v0x1d99ea0_0 .net "s2", 0 0, L_0x201d100;  1 drivers
v0x1cb58a0_0 .net "s2inv", 0 0, L_0x201b810;  1 drivers
v0x1cb5960_0 .net "xorRes", 0 0, L_0x201ab90;  1 drivers
S_0x1e5cbd0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e6e100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x201acf0/d .functor XOR 1, L_0x201ccf0, L_0x2070a90, C4<0>, C4<0>;
L_0x201acf0 .delay 1 (40,40,40) L_0x201acf0/d;
L_0x201adb0/d .functor XOR 1, L_0x201cb90, L_0x201acf0, C4<0>, C4<0>;
L_0x201adb0 .delay 1 (40,40,40) L_0x201adb0/d;
L_0x201af10/d .functor XOR 1, L_0x201adb0, L_0x201aa00, C4<0>, C4<0>;
L_0x201af10 .delay 1 (40,40,40) L_0x201af10/d;
L_0x201b110/d .functor AND 1, L_0x201cb90, L_0x201acf0, C4<1>, C4<1>;
L_0x201b110 .delay 1 (40,40,40) L_0x201b110/d;
L_0x201b380/d .functor AND 1, L_0x201adb0, L_0x201aa00, C4<1>, C4<1>;
L_0x201b380 .delay 1 (40,40,40) L_0x201b380/d;
L_0x201b3f0/d .functor OR 1, L_0x201b110, L_0x201b380, C4<0>, C4<0>;
L_0x201b3f0 .delay 1 (40,40,40) L_0x201b3f0/d;
v0x1c1a6b0_0 .net "AandB", 0 0, L_0x201b110;  1 drivers
v0x1c1a300_0 .net "BxorSub", 0 0, L_0x201acf0;  1 drivers
v0x1c08b20_0 .net "a", 0 0, L_0x201cb90;  alias, 1 drivers
v0x1c02d20_0 .net "b", 0 0, L_0x201ccf0;  alias, 1 drivers
v0x1bfd270_0 .net "carryin", 0 0, L_0x201aa00;  alias, 1 drivers
v0x1bfcf60_0 .net "carryout", 0 0, L_0x201b3f0;  alias, 1 drivers
v0x1be59a0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1d352d0_0 .net "res", 0 0, L_0x201af10;  alias, 1 drivers
v0x1d69e70_0 .net "xAorB", 0 0, L_0x201adb0;  1 drivers
v0x1d640a0_0 .net "xAorBandCin", 0 0, L_0x201b380;  1 drivers
S_0x1e5c7f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c66b20 .param/l "i" 0 3 165, +C4<010>;
S_0x1e56eb0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e5c7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x201d1a0/d .functor AND 1, L_0x201f660, L_0x201f7c0, C4<1>, C4<1>;
L_0x201d1a0 .delay 1 (40,40,40) L_0x201d1a0/d;
L_0x201d2b0/d .functor NAND 1, L_0x201f660, L_0x201f7c0, C4<1>, C4<1>;
L_0x201d2b0 .delay 1 (20,20,20) L_0x201d2b0/d;
L_0x201d410/d .functor OR 1, L_0x201f660, L_0x201f7c0, C4<0>, C4<0>;
L_0x201d410 .delay 1 (40,40,40) L_0x201d410/d;
L_0x201d5a0/d .functor NOR 1, L_0x201f660, L_0x201f7c0, C4<0>, C4<0>;
L_0x201d5a0 .delay 1 (20,20,20) L_0x201d5a0/d;
L_0x201d660/d .functor XOR 1, L_0x201f660, L_0x201f7c0, C4<0>, C4<0>;
L_0x201d660 .delay 1 (40,40,40) L_0x201d660/d;
L_0x201e0c0/d .functor NOT 1, L_0x201fa00, C4<0>, C4<0>, C4<0>;
L_0x201e0c0 .delay 1 (10,10,10) L_0x201e0c0/d;
L_0x201e220/d .functor NOT 1, L_0x201fb30, C4<0>, C4<0>, C4<0>;
L_0x201e220 .delay 1 (10,10,10) L_0x201e220/d;
L_0x201e2e0/d .functor NOT 1, L_0x201fce0, C4<0>, C4<0>, C4<0>;
L_0x201e2e0 .delay 1 (10,10,10) L_0x201e2e0/d;
L_0x201e490/d .functor AND 1, L_0x201d9e0, L_0x201e0c0, L_0x201e220, L_0x201e2e0;
L_0x201e490 .delay 1 (80,80,80) L_0x201e490/d;
L_0x201e640/d .functor AND 1, L_0x201d9e0, L_0x201fa00, L_0x201e220, L_0x201e2e0;
L_0x201e640 .delay 1 (80,80,80) L_0x201e640/d;
L_0x201e7f0/d .functor AND 1, L_0x201d660, L_0x201e0c0, L_0x201fb30, L_0x201e2e0;
L_0x201e7f0 .delay 1 (80,80,80) L_0x201e7f0/d;
L_0x201e9e0/d .functor AND 1, L_0x201d9e0, L_0x201fa00, L_0x201fb30, L_0x201e2e0;
L_0x201e9e0 .delay 1 (80,80,80) L_0x201e9e0/d;
L_0x201eb10/d .functor AND 1, L_0x201d1a0, L_0x201e0c0, L_0x201e220, L_0x201fce0;
L_0x201eb10 .delay 1 (80,80,80) L_0x201eb10/d;
L_0x201ed70/d .functor AND 1, L_0x201d2b0, L_0x201fa00, L_0x201e220, L_0x201fce0;
L_0x201ed70 .delay 1 (80,80,80) L_0x201ed70/d;
L_0x201eaa0/d .functor AND 1, L_0x201d5a0, L_0x201e0c0, L_0x201fb30, L_0x201fce0;
L_0x201eaa0 .delay 1 (80,80,80) L_0x201eaa0/d;
L_0x201f0d0/d .functor AND 1, L_0x201d410, L_0x201fa00, L_0x201fb30, L_0x201fce0;
L_0x201f0d0 .delay 1 (80,80,80) L_0x201f0d0/d;
L_0x201f270/0/0 .functor OR 1, L_0x201e490, L_0x201e640, L_0x201e7f0, L_0x201eb10;
L_0x201f270/0/4 .functor OR 1, L_0x201ed70, L_0x201eaa0, L_0x201f0d0, L_0x201e9e0;
L_0x201f270/d .functor OR 1, L_0x201f270/0/0, L_0x201f270/0/4, C4<0>, C4<0>;
L_0x201f270 .delay 1 (160,160,160) L_0x201f270/d;
v0x1e73a90_0 .net "a", 0 0, L_0x201f660;  1 drivers
v0x1e6dd70_0 .net "addSub", 0 0, L_0x201d9e0;  1 drivers
v0x1e5c460_0 .net "andRes", 0 0, L_0x201d1a0;  1 drivers
v0x1e56740_0 .net "b", 0 0, L_0x201f7c0;  1 drivers
v0x1e50a20_0 .net "carryIn", 0 0, L_0x201d4d0;  1 drivers
v0x1e50ac0_0 .net "carryOut", 0 0, L_0x201dec0;  1 drivers
v0x1e39390_0 .net "initialResult", 0 0, L_0x201f270;  1 drivers
v0x1e39430_0 .net "isAdd", 0 0, L_0x201e490;  1 drivers
v0x1e33670_0 .net "isAnd", 0 0, L_0x201eb10;  1 drivers
v0x1e33710_0 .net "isNand", 0 0, L_0x201ed70;  1 drivers
v0x1e2d950_0 .net "isNor", 0 0, L_0x201eaa0;  1 drivers
v0x1e2d9f0_0 .net "isOr", 0 0, L_0x201f0d0;  1 drivers
v0x1e1bc40_0 .net "isSLT", 0 0, L_0x201e9e0;  1 drivers
v0x1e1bce0_0 .net "isSub", 0 0, L_0x201e640;  1 drivers
v0x1e16270_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e16310_0 .net "isXor", 0 0, L_0x201e7f0;  1 drivers
v0x1e10550_0 .net "nandRes", 0 0, L_0x201d2b0;  1 drivers
v0x1e105f0_0 .net "norRes", 0 0, L_0x201d5a0;  1 drivers
v0x1df3160_0 .net "orRes", 0 0, L_0x201d410;  1 drivers
v0x1df3200_0 .net "s0", 0 0, L_0x201fa00;  1 drivers
v0x1ded440_0 .net "s0inv", 0 0, L_0x201e0c0;  1 drivers
v0x1ded500_0 .net "s1", 0 0, L_0x201fb30;  1 drivers
v0x1ddba90_0 .net "s1inv", 0 0, L_0x201e220;  1 drivers
v0x1ddbb50_0 .net "s2", 0 0, L_0x201fce0;  1 drivers
v0x1dd5d70_0 .net "s2inv", 0 0, L_0x201e2e0;  1 drivers
v0x1dd5e30_0 .net "xorRes", 0 0, L_0x201d660;  1 drivers
S_0x1e56ad0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e56eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x201d7c0/d .functor XOR 1, L_0x201f7c0, L_0x2070a90, C4<0>, C4<0>;
L_0x201d7c0 .delay 1 (40,40,40) L_0x201d7c0/d;
L_0x201d880/d .functor XOR 1, L_0x201f660, L_0x201d7c0, C4<0>, C4<0>;
L_0x201d880 .delay 1 (40,40,40) L_0x201d880/d;
L_0x201d9e0/d .functor XOR 1, L_0x201d880, L_0x201d4d0, C4<0>, C4<0>;
L_0x201d9e0 .delay 1 (40,40,40) L_0x201d9e0/d;
L_0x201dbe0/d .functor AND 1, L_0x201f660, L_0x201d7c0, C4<1>, C4<1>;
L_0x201dbe0 .delay 1 (40,40,40) L_0x201dbe0/d;
L_0x201de50/d .functor AND 1, L_0x201d880, L_0x201d4d0, C4<1>, C4<1>;
L_0x201de50 .delay 1 (40,40,40) L_0x201de50/d;
L_0x201dec0/d .functor OR 1, L_0x201dbe0, L_0x201de50, C4<0>, C4<0>;
L_0x201dec0 .delay 1 (40,40,40) L_0x201dec0/d;
v0x1bceac0_0 .net "AandB", 0 0, L_0x201dbe0;  1 drivers
v0x1bce5e0_0 .net "BxorSub", 0 0, L_0x201d7c0;  1 drivers
v0x1bce680_0 .net "a", 0 0, L_0x201f660;  alias, 1 drivers
v0x1bce1a0_0 .net "b", 0 0, L_0x201f7c0;  alias, 1 drivers
v0x1bce240_0 .net "carryin", 0 0, L_0x201d4d0;  alias, 1 drivers
v0x1bcf6e0_0 .net "carryout", 0 0, L_0x201dec0;  alias, 1 drivers
v0x1bcf7a0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1bcf2a0_0 .net "res", 0 0, L_0x201d9e0;  alias, 1 drivers
v0x1bcf360_0 .net "xAorB", 0 0, L_0x201d880;  1 drivers
v0x1e797b0_0 .net "xAorBandCin", 0 0, L_0x201de50;  1 drivers
S_0x1e51190 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1be5a40 .param/l "i" 0 3 165, +C4<011>;
S_0x1e50db0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e51190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x201cc30/d .functor AND 1, L_0x2022170, L_0x20222d0, C4<1>, C4<1>;
L_0x201cc30 .delay 1 (40,40,40) L_0x201cc30/d;
L_0x201fe20/d .functor NAND 1, L_0x2022170, L_0x20222d0, C4<1>, C4<1>;
L_0x201fe20 .delay 1 (20,20,20) L_0x201fe20/d;
L_0x201fee0/d .functor OR 1, L_0x2022170, L_0x20222d0, C4<0>, C4<0>;
L_0x201fee0 .delay 1 (40,40,40) L_0x201fee0/d;
L_0x20200d0/d .functor NOR 1, L_0x2022170, L_0x20222d0, C4<0>, C4<0>;
L_0x20200d0 .delay 1 (20,20,20) L_0x20200d0/d;
L_0x2020190/d .functor XOR 1, L_0x2022170, L_0x20222d0, C4<0>, C4<0>;
L_0x2020190 .delay 1 (40,40,40) L_0x2020190/d;
L_0x2020bd0/d .functor NOT 1, L_0x2022640, C4<0>, C4<0>, C4<0>;
L_0x2020bd0 .delay 1 (10,10,10) L_0x2020bd0/d;
L_0x2020d30/d .functor NOT 1, L_0x2022590, C4<0>, C4<0>, C4<0>;
L_0x2020d30 .delay 1 (10,10,10) L_0x2020d30/d;
L_0x2020df0/d .functor NOT 1, L_0x20227a0, C4<0>, C4<0>, C4<0>;
L_0x2020df0 .delay 1 (10,10,10) L_0x2020df0/d;
L_0x2020fa0/d .functor AND 1, L_0x2020510, L_0x2020bd0, L_0x2020d30, L_0x2020df0;
L_0x2020fa0 .delay 1 (80,80,80) L_0x2020fa0/d;
L_0x2021150/d .functor AND 1, L_0x2020510, L_0x2022640, L_0x2020d30, L_0x2020df0;
L_0x2021150 .delay 1 (80,80,80) L_0x2021150/d;
L_0x2021300/d .functor AND 1, L_0x2020190, L_0x2020bd0, L_0x2022590, L_0x2020df0;
L_0x2021300 .delay 1 (80,80,80) L_0x2021300/d;
L_0x20214f0/d .functor AND 1, L_0x2020510, L_0x2022640, L_0x2022590, L_0x2020df0;
L_0x20214f0 .delay 1 (80,80,80) L_0x20214f0/d;
L_0x2021620/d .functor AND 1, L_0x201cc30, L_0x2020bd0, L_0x2020d30, L_0x20227a0;
L_0x2021620 .delay 1 (80,80,80) L_0x2021620/d;
L_0x2021880/d .functor AND 1, L_0x201fe20, L_0x2022640, L_0x2020d30, L_0x20227a0;
L_0x2021880 .delay 1 (80,80,80) L_0x2021880/d;
L_0x20215b0/d .functor AND 1, L_0x20200d0, L_0x2020bd0, L_0x2022590, L_0x20227a0;
L_0x20215b0 .delay 1 (80,80,80) L_0x20215b0/d;
L_0x2021be0/d .functor AND 1, L_0x201fee0, L_0x2022640, L_0x2022590, L_0x20227a0;
L_0x2021be0 .delay 1 (80,80,80) L_0x2021be0/d;
L_0x2021d80/0/0 .functor OR 1, L_0x2020fa0, L_0x2021150, L_0x2021300, L_0x2021620;
L_0x2021d80/0/4 .functor OR 1, L_0x2021880, L_0x20215b0, L_0x2021be0, L_0x20214f0;
L_0x2021d80/d .functor OR 1, L_0x2021d80/0/0, L_0x2021d80/0/4, C4<0>, C4<0>;
L_0x2021d80 .delay 1 (160,160,160) L_0x2021d80/d;
v0x1c37dd0_0 .net "a", 0 0, L_0x2022170;  1 drivers
v0x1c37e90_0 .net "addSub", 0 0, L_0x2020510;  1 drivers
v0x1c320b0_0 .net "andRes", 0 0, L_0x201cc30;  1 drivers
v0x1c2c390_0 .net "b", 0 0, L_0x20222d0;  1 drivers
v0x1c14c70_0 .net "carryIn", 0 0, L_0x201fd80;  1 drivers
v0x1c14d10_0 .net "carryOut", 0 0, L_0x20209d0;  1 drivers
v0x1c0ef50_0 .net "initialResult", 0 0, L_0x2021d80;  1 drivers
v0x1c0eff0_0 .net "isAdd", 0 0, L_0x2020fa0;  1 drivers
v0x1c09230_0 .net "isAnd", 0 0, L_0x2021620;  1 drivers
v0x1c092d0_0 .net "isNand", 0 0, L_0x2021880;  1 drivers
v0x1bf7890_0 .net "isNor", 0 0, L_0x20215b0;  1 drivers
v0x1bf7930_0 .net "isOr", 0 0, L_0x2021be0;  1 drivers
v0x1bf1b70_0 .net "isSLT", 0 0, L_0x20214f0;  1 drivers
v0x1bf1c10_0 .net "isSub", 0 0, L_0x2021150;  1 drivers
v0x1bebe50_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1bebef0_0 .net "isXor", 0 0, L_0x2021300;  1 drivers
v0x1d58c40_0 .net "nandRes", 0 0, L_0x201fe20;  1 drivers
v0x1d58ce0_0 .net "norRes", 0 0, L_0x20200d0;  1 drivers
v0x1d4d200_0 .net "orRes", 0 0, L_0x201fee0;  1 drivers
v0x1d4d2a0_0 .net "s0", 0 0, L_0x2022640;  1 drivers
v0x1d35b50_0 .net "s0inv", 0 0, L_0x2020bd0;  1 drivers
v0x1d35c10_0 .net "s1", 0 0, L_0x2022590;  1 drivers
v0x1d2fe30_0 .net "s1inv", 0 0, L_0x2020d30;  1 drivers
v0x1d2fef0_0 .net "s2", 0 0, L_0x20227a0;  1 drivers
v0x1d187d0_0 .net "s2inv", 0 0, L_0x2020df0;  1 drivers
v0x1d18890_0 .net "xorRes", 0 0, L_0x2020190;  1 drivers
S_0x1e39b00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e50db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20202f0/d .functor XOR 1, L_0x20222d0, L_0x2070a90, C4<0>, C4<0>;
L_0x20202f0 .delay 1 (40,40,40) L_0x20202f0/d;
L_0x20203b0/d .functor XOR 1, L_0x2022170, L_0x20202f0, C4<0>, C4<0>;
L_0x20203b0 .delay 1 (40,40,40) L_0x20203b0/d;
L_0x2020510/d .functor XOR 1, L_0x20203b0, L_0x201fd80, C4<0>, C4<0>;
L_0x2020510 .delay 1 (40,40,40) L_0x2020510/d;
L_0x2020710/d .functor AND 1, L_0x2022170, L_0x20202f0, C4<1>, C4<1>;
L_0x2020710 .delay 1 (40,40,40) L_0x2020710/d;
L_0x201ff50/d .functor AND 1, L_0x20203b0, L_0x201fd80, C4<1>, C4<1>;
L_0x201ff50 .delay 1 (40,40,40) L_0x201ff50/d;
L_0x20209d0/d .functor OR 1, L_0x2020710, L_0x201ff50, C4<0>, C4<0>;
L_0x20209d0 .delay 1 (40,40,40) L_0x20209d0/d;
v0x1dcfa00_0 .net "AandB", 0 0, L_0x2020710;  1 drivers
v0x1c8f810_0 .net "BxorSub", 0 0, L_0x20202f0;  1 drivers
v0x1c8f8d0_0 .net "a", 0 0, L_0x2022170;  alias, 1 drivers
v0x1c781d0_0 .net "b", 0 0, L_0x20222d0;  alias, 1 drivers
v0x1c78290_0 .net "carryin", 0 0, L_0x201fd80;  alias, 1 drivers
v0x1c724b0_0 .net "carryout", 0 0, L_0x20209d0;  alias, 1 drivers
v0x1c72550_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c55150_0 .net "res", 0 0, L_0x2020510;  alias, 1 drivers
v0x1c551f0_0 .net "xAorB", 0 0, L_0x20203b0;  1 drivers
v0x1c4f430_0 .net "xAorBandCin", 0 0, L_0x201ff50;  1 drivers
S_0x1e39720 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e56810 .param/l "i" 0 3 165, +C4<0100>;
S_0x1e33de0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e39720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2022210/d .functor AND 1, L_0x2024c60, L_0x2024dc0, C4<1>, C4<1>;
L_0x2022210 .delay 1 (40,40,40) L_0x2022210/d;
L_0x2022910/d .functor NAND 1, L_0x2024c60, L_0x2024dc0, C4<1>, C4<1>;
L_0x2022910 .delay 1 (20,20,20) L_0x2022910/d;
L_0x20229d0/d .functor OR 1, L_0x2024c60, L_0x2024dc0, C4<0>, C4<0>;
L_0x20229d0 .delay 1 (40,40,40) L_0x20229d0/d;
L_0x2022bc0/d .functor NOR 1, L_0x2024c60, L_0x2024dc0, C4<0>, C4<0>;
L_0x2022bc0 .delay 1 (20,20,20) L_0x2022bc0/d;
L_0x2022c80/d .functor XOR 1, L_0x2024c60, L_0x2024dc0, C4<0>, C4<0>;
L_0x2022c80 .delay 1 (40,40,40) L_0x2022c80/d;
L_0x20236c0/d .functor NOT 1, L_0x2025050, C4<0>, C4<0>, C4<0>;
L_0x20236c0 .delay 1 (10,10,10) L_0x20236c0/d;
L_0x2023820/d .functor NOT 1, L_0x2024f70, C4<0>, C4<0>, C4<0>;
L_0x2023820 .delay 1 (10,10,10) L_0x2023820/d;
L_0x20238e0/d .functor NOT 1, L_0x20251e0, C4<0>, C4<0>, C4<0>;
L_0x20238e0 .delay 1 (10,10,10) L_0x20238e0/d;
L_0x2023a90/d .functor AND 1, L_0x2023000, L_0x20236c0, L_0x2023820, L_0x20238e0;
L_0x2023a90 .delay 1 (80,80,80) L_0x2023a90/d;
L_0x2023c40/d .functor AND 1, L_0x2023000, L_0x2025050, L_0x2023820, L_0x20238e0;
L_0x2023c40 .delay 1 (80,80,80) L_0x2023c40/d;
L_0x2023df0/d .functor AND 1, L_0x2022c80, L_0x20236c0, L_0x2024f70, L_0x20238e0;
L_0x2023df0 .delay 1 (80,80,80) L_0x2023df0/d;
L_0x2023fe0/d .functor AND 1, L_0x2023000, L_0x2025050, L_0x2024f70, L_0x20238e0;
L_0x2023fe0 .delay 1 (80,80,80) L_0x2023fe0/d;
L_0x2024110/d .functor AND 1, L_0x2022210, L_0x20236c0, L_0x2023820, L_0x20251e0;
L_0x2024110 .delay 1 (80,80,80) L_0x2024110/d;
L_0x2024370/d .functor AND 1, L_0x2022910, L_0x2025050, L_0x2023820, L_0x20251e0;
L_0x2024370 .delay 1 (80,80,80) L_0x2024370/d;
L_0x20240a0/d .functor AND 1, L_0x2022bc0, L_0x20236c0, L_0x2024f70, L_0x20251e0;
L_0x20240a0 .delay 1 (80,80,80) L_0x20240a0/d;
L_0x20246d0/d .functor AND 1, L_0x20229d0, L_0x2025050, L_0x2024f70, L_0x20251e0;
L_0x20246d0 .delay 1 (80,80,80) L_0x20246d0/d;
L_0x2024870/0/0 .functor OR 1, L_0x2023a90, L_0x2023c40, L_0x2023df0, L_0x2024110;
L_0x2024870/0/4 .functor OR 1, L_0x2024370, L_0x20240a0, L_0x20246d0, L_0x2023fe0;
L_0x2024870/d .functor OR 1, L_0x2024870/0/0, L_0x2024870/0/4, C4<0>, C4<0>;
L_0x2024870 .delay 1 (160,160,160) L_0x2024870/d;
v0x1cb3610_0 .net "a", 0 0, L_0x2024c60;  1 drivers
v0x1cb36b0_0 .net "addSub", 0 0, L_0x2023000;  1 drivers
v0x1bdad00_0 .net "andRes", 0 0, L_0x2022210;  1 drivers
v0x1db9b30_0 .net "b", 0 0, L_0x2024dc0;  1 drivers
v0x1db9800_0 .net "carryIn", 0 0, L_0x2022840;  1 drivers
v0x1db98a0_0 .net "carryOut", 0 0, L_0x20234c0;  1 drivers
v0x1db93c0_0 .net "initialResult", 0 0, L_0x2024870;  1 drivers
v0x1db9460_0 .net "isAdd", 0 0, L_0x2023a90;  1 drivers
v0x1db9090_0 .net "isAnd", 0 0, L_0x2024110;  1 drivers
v0x1db9130_0 .net "isNand", 0 0, L_0x2024370;  1 drivers
v0x1db8d60_0 .net "isNor", 0 0, L_0x20240a0;  1 drivers
v0x1db8e00_0 .net "isOr", 0 0, L_0x20246d0;  1 drivers
v0x1db8a30_0 .net "isSLT", 0 0, L_0x2023fe0;  1 drivers
v0x1db8ad0_0 .net "isSub", 0 0, L_0x2023c40;  1 drivers
v0x1db8700_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1db87a0_0 .net "isXor", 0 0, L_0x2023df0;  1 drivers
v0x1db83d0_0 .net "nandRes", 0 0, L_0x2022910;  1 drivers
v0x1db8470_0 .net "norRes", 0 0, L_0x2022bc0;  1 drivers
v0x1db7d70_0 .net "orRes", 0 0, L_0x20229d0;  1 drivers
v0x1db7e10_0 .net "s0", 0 0, L_0x2025050;  1 drivers
v0x1db7a40_0 .net "s0inv", 0 0, L_0x20236c0;  1 drivers
v0x1db7ae0_0 .net "s1", 0 0, L_0x2024f70;  1 drivers
v0x1db7710_0 .net "s1inv", 0 0, L_0x2023820;  1 drivers
v0x1db77d0_0 .net "s2", 0 0, L_0x20251e0;  1 drivers
v0x1db73e0_0 .net "s2inv", 0 0, L_0x20238e0;  1 drivers
v0x1db74a0_0 .net "xorRes", 0 0, L_0x2022c80;  1 drivers
S_0x1e33a00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e33de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2022de0/d .functor XOR 1, L_0x2024dc0, L_0x2070a90, C4<0>, C4<0>;
L_0x2022de0 .delay 1 (40,40,40) L_0x2022de0/d;
L_0x2022ea0/d .functor XOR 1, L_0x2024c60, L_0x2022de0, C4<0>, C4<0>;
L_0x2022ea0 .delay 1 (40,40,40) L_0x2022ea0/d;
L_0x2023000/d .functor XOR 1, L_0x2022ea0, L_0x2022840, C4<0>, C4<0>;
L_0x2023000 .delay 1 (40,40,40) L_0x2023000/d;
L_0x2023200/d .functor AND 1, L_0x2024c60, L_0x2022de0, C4<1>, C4<1>;
L_0x2023200 .delay 1 (40,40,40) L_0x2023200/d;
L_0x2022a40/d .functor AND 1, L_0x2022ea0, L_0x2022840, C4<1>, C4<1>;
L_0x2022a40 .delay 1 (40,40,40) L_0x2022a40/d;
L_0x20234c0/d .functor OR 1, L_0x2023200, L_0x2022a40, C4<0>, C4<0>;
L_0x20234c0 .delay 1 (40,40,40) L_0x20234c0/d;
v0x1d0ce30_0 .net "AandB", 0 0, L_0x2023200;  1 drivers
v0x1cf56b0_0 .net "BxorSub", 0 0, L_0x2022de0;  1 drivers
v0x1cf5770_0 .net "a", 0 0, L_0x2024c60;  alias, 1 drivers
v0x1cef990_0 .net "b", 0 0, L_0x2024dc0;  alias, 1 drivers
v0x1cefa50_0 .net "carryin", 0 0, L_0x2022840;  alias, 1 drivers
v0x1cd82d0_0 .net "carryout", 0 0, L_0x20234c0;  alias, 1 drivers
v0x1cd8370_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1ccc890_0 .net "res", 0 0, L_0x2023000;  alias, 1 drivers
v0x1ccc930_0 .net "xAorB", 0 0, L_0x2022ea0;  1 drivers
v0x1cbab50_0 .net "xAorBandCin", 0 0, L_0x2022a40;  1 drivers
S_0x1e2e0c0 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1db70d0 .param/l "i" 0 3 165, +C4<0101>;
S_0x1e2dce0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e2e0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2024d00/d .functor AND 1, L_0x2027680, L_0x20277e0, C4<1>, C4<1>;
L_0x2024d00 .delay 1 (40,40,40) L_0x2024d00/d;
L_0x2025380/d .functor NAND 1, L_0x2027680, L_0x20277e0, C4<1>, C4<1>;
L_0x2025380 .delay 1 (20,20,20) L_0x2025380/d;
L_0x2025440/d .functor OR 1, L_0x2027680, L_0x20277e0, C4<0>, C4<0>;
L_0x2025440 .delay 1 (40,40,40) L_0x2025440/d;
L_0x2025630/d .functor NOR 1, L_0x2027680, L_0x20277e0, C4<0>, C4<0>;
L_0x2025630 .delay 1 (20,20,20) L_0x2025630/d;
L_0x20256f0/d .functor XOR 1, L_0x2027680, L_0x20277e0, C4<0>, C4<0>;
L_0x20256f0 .delay 1 (40,40,40) L_0x20256f0/d;
L_0x2026130/d .functor NOT 1, L_0x2027aa0, C4<0>, C4<0>, C4<0>;
L_0x2026130 .delay 1 (10,10,10) L_0x2026130/d;
L_0x2026290/d .functor NOT 1, L_0x201fbd0, C4<0>, C4<0>, C4<0>;
L_0x2026290 .delay 1 (10,10,10) L_0x2026290/d;
L_0x2026350/d .functor NOT 1, L_0x2027990, C4<0>, C4<0>, C4<0>;
L_0x2026350 .delay 1 (10,10,10) L_0x2026350/d;
L_0x2026500/d .functor AND 1, L_0x2025a70, L_0x2026130, L_0x2026290, L_0x2026350;
L_0x2026500 .delay 1 (80,80,80) L_0x2026500/d;
L_0x20266b0/d .functor AND 1, L_0x2025a70, L_0x2027aa0, L_0x2026290, L_0x2026350;
L_0x20266b0 .delay 1 (80,80,80) L_0x20266b0/d;
L_0x2026860/d .functor AND 1, L_0x20256f0, L_0x2026130, L_0x201fbd0, L_0x2026350;
L_0x2026860 .delay 1 (80,80,80) L_0x2026860/d;
L_0x2026a50/d .functor AND 1, L_0x2025a70, L_0x2027aa0, L_0x201fbd0, L_0x2026350;
L_0x2026a50 .delay 1 (80,80,80) L_0x2026a50/d;
L_0x2026b80/d .functor AND 1, L_0x2024d00, L_0x2026130, L_0x2026290, L_0x2027990;
L_0x2026b80 .delay 1 (80,80,80) L_0x2026b80/d;
L_0x2026de0/d .functor AND 1, L_0x2025380, L_0x2027aa0, L_0x2026290, L_0x2027990;
L_0x2026de0 .delay 1 (80,80,80) L_0x2026de0/d;
L_0x2026b10/d .functor AND 1, L_0x2025630, L_0x2026130, L_0x201fbd0, L_0x2027990;
L_0x2026b10 .delay 1 (80,80,80) L_0x2026b10/d;
L_0x20270f0/d .functor AND 1, L_0x2025440, L_0x2027aa0, L_0x201fbd0, L_0x2027990;
L_0x20270f0 .delay 1 (80,80,80) L_0x20270f0/d;
L_0x2027290/0/0 .functor OR 1, L_0x2026500, L_0x20266b0, L_0x2026860, L_0x2026b80;
L_0x2027290/0/4 .functor OR 1, L_0x2026de0, L_0x2026b10, L_0x20270f0, L_0x2026a50;
L_0x2027290/d .functor OR 1, L_0x2027290/0/0, L_0x2027290/0/4, C4<0>, C4<0>;
L_0x2027290 .delay 1 (160,160,160) L_0x2027290/d;
v0x1db5430_0 .net "a", 0 0, L_0x2027680;  1 drivers
v0x1db5060_0 .net "addSub", 0 0, L_0x2025a70;  1 drivers
v0x1db4d30_0 .net "andRes", 0 0, L_0x2024d00;  1 drivers
v0x1db4a00_0 .net "b", 0 0, L_0x20277e0;  1 drivers
v0x1db4640_0 .net "carryIn", 0 0, L_0x2025280;  1 drivers
v0x1db46e0_0 .net "carryOut", 0 0, L_0x2025f30;  1 drivers
v0x1db4310_0 .net "initialResult", 0 0, L_0x2027290;  1 drivers
v0x1db43b0_0 .net "isAdd", 0 0, L_0x2026500;  1 drivers
v0x1db3fe0_0 .net "isAnd", 0 0, L_0x2026b80;  1 drivers
v0x1db4080_0 .net "isNand", 0 0, L_0x2026de0;  1 drivers
v0x1db3cb0_0 .net "isNor", 0 0, L_0x2026b10;  1 drivers
v0x1db3d50_0 .net "isOr", 0 0, L_0x20270f0;  1 drivers
v0x1db3960_0 .net "isSLT", 0 0, L_0x2026a50;  1 drivers
v0x1db3a00_0 .net "isSub", 0 0, L_0x20266b0;  1 drivers
v0x1db3660_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1db3700_0 .net "isXor", 0 0, L_0x2026860;  1 drivers
v0x1da7ad0_0 .net "nandRes", 0 0, L_0x2025380;  1 drivers
v0x1da7b70_0 .net "norRes", 0 0, L_0x2025630;  1 drivers
v0x1e74670_0 .net "orRes", 0 0, L_0x2025440;  1 drivers
v0x1e74730_0 .net "s0", 0 0, L_0x2027aa0;  1 drivers
v0x1e6e950_0 .net "s0inv", 0 0, L_0x2026130;  1 drivers
v0x1e6ea10_0 .net "s1", 0 0, L_0x201fbd0;  1 drivers
v0x1e67be0_0 .net "s1inv", 0 0, L_0x2026290;  1 drivers
v0x1e67ca0_0 .net "s2", 0 0, L_0x2027990;  1 drivers
v0x1e61e10_0 .net "s2inv", 0 0, L_0x2026350;  1 drivers
v0x1e61ed0_0 .net "xorRes", 0 0, L_0x20256f0;  1 drivers
S_0x1e169e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e2dce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2025850/d .functor XOR 1, L_0x20277e0, L_0x2070a90, C4<0>, C4<0>;
L_0x2025850 .delay 1 (40,40,40) L_0x2025850/d;
L_0x2025910/d .functor XOR 1, L_0x2027680, L_0x2025850, C4<0>, C4<0>;
L_0x2025910 .delay 1 (40,40,40) L_0x2025910/d;
L_0x2025a70/d .functor XOR 1, L_0x2025910, L_0x2025280, C4<0>, C4<0>;
L_0x2025a70 .delay 1 (40,40,40) L_0x2025a70/d;
L_0x2025c70/d .functor AND 1, L_0x2027680, L_0x2025850, C4<1>, C4<1>;
L_0x2025c70 .delay 1 (40,40,40) L_0x2025c70/d;
L_0x20254b0/d .functor AND 1, L_0x2025910, L_0x2025280, C4<1>, C4<1>;
L_0x20254b0 .delay 1 (40,40,40) L_0x20254b0/d;
L_0x2025f30/d .functor OR 1, L_0x2025c70, L_0x20254b0, C4<0>, C4<0>;
L_0x2025f30 .delay 1 (40,40,40) L_0x2025f30/d;
v0x1db6720_0 .net "AandB", 0 0, L_0x2025c70;  1 drivers
v0x1db6420_0 .net "BxorSub", 0 0, L_0x2025850;  1 drivers
v0x1db64e0_0 .net "a", 0 0, L_0x2027680;  alias, 1 drivers
v0x1db6050_0 .net "b", 0 0, L_0x20277e0;  alias, 1 drivers
v0x1db6110_0 .net "carryin", 0 0, L_0x2025280;  alias, 1 drivers
v0x1db5d20_0 .net "carryout", 0 0, L_0x2025f30;  alias, 1 drivers
v0x1db5de0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1db59f0_0 .net "res", 0 0, L_0x2025a70;  alias, 1 drivers
v0x1db5ab0_0 .net "xAorB", 0 0, L_0x2025910;  1 drivers
v0x1db5770_0 .net "xAorBandCin", 0 0, L_0x20254b0;  1 drivers
S_0x1e16600 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e57340 .param/l "i" 0 3 165, +C4<0110>;
S_0x1e10cc0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e16600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2027720/d .functor AND 1, L_0x202a1b0, L_0x202a310, C4<1>, C4<1>;
L_0x2027720 .delay 1 (40,40,40) L_0x2027720/d;
L_0x20199f0/d .functor NAND 1, L_0x202a1b0, L_0x202a310, C4<1>, C4<1>;
L_0x20199f0 .delay 1 (20,20,20) L_0x20199f0/d;
L_0x2027ed0/d .functor OR 1, L_0x202a1b0, L_0x202a310, C4<0>, C4<0>;
L_0x2027ed0 .delay 1 (40,40,40) L_0x2027ed0/d;
L_0x20280c0/d .functor NOR 1, L_0x202a1b0, L_0x202a310, C4<0>, C4<0>;
L_0x20280c0 .delay 1 (20,20,20) L_0x20280c0/d;
L_0x2028220/d .functor XOR 1, L_0x202a1b0, L_0x202a310, C4<0>, C4<0>;
L_0x2028220 .delay 1 (40,40,40) L_0x2028220/d;
L_0x2028bc0/d .functor NOT 1, L_0x202a600, C4<0>, C4<0>, C4<0>;
L_0x2028bc0 .delay 1 (10,10,10) L_0x2028bc0/d;
L_0x2028d20/d .functor NOT 1, L_0x202a4c0, C4<0>, C4<0>, C4<0>;
L_0x2028d20 .delay 1 (10,10,10) L_0x2028d20/d;
L_0x2028de0/d .functor NOT 1, L_0x202a560, C4<0>, C4<0>, C4<0>;
L_0x2028de0 .delay 1 (10,10,10) L_0x2028de0/d;
L_0x2028f40/d .functor AND 1, L_0x2028500, L_0x2028bc0, L_0x2028d20, L_0x2028de0;
L_0x2028f40 .delay 1 (80,80,80) L_0x2028f40/d;
L_0x20290f0/d .functor AND 1, L_0x2028500, L_0x202a600, L_0x2028d20, L_0x2028de0;
L_0x20290f0 .delay 1 (80,80,80) L_0x20290f0/d;
L_0x2029300/d .functor AND 1, L_0x2028220, L_0x2028bc0, L_0x202a4c0, L_0x2028de0;
L_0x2029300 .delay 1 (80,80,80) L_0x2029300/d;
L_0x20294e0/d .functor AND 1, L_0x2028500, L_0x202a600, L_0x202a4c0, L_0x2028de0;
L_0x20294e0 .delay 1 (80,80,80) L_0x20294e0/d;
L_0x20296b0/d .functor AND 1, L_0x2027720, L_0x2028bc0, L_0x2028d20, L_0x202a560;
L_0x20296b0 .delay 1 (80,80,80) L_0x20296b0/d;
L_0x2029890/d .functor AND 1, L_0x20199f0, L_0x202a600, L_0x2028d20, L_0x202a560;
L_0x2029890 .delay 1 (80,80,80) L_0x2029890/d;
L_0x2029640/d .functor AND 1, L_0x20280c0, L_0x2028bc0, L_0x202a4c0, L_0x202a560;
L_0x2029640 .delay 1 (80,80,80) L_0x2029640/d;
L_0x2029c20/d .functor AND 1, L_0x2027ed0, L_0x202a600, L_0x202a4c0, L_0x202a560;
L_0x2029c20 .delay 1 (80,80,80) L_0x2029c20/d;
L_0x2029dc0/0/0 .functor OR 1, L_0x2028f40, L_0x20290f0, L_0x2029300, L_0x20296b0;
L_0x2029dc0/0/4 .functor OR 1, L_0x2029890, L_0x2029640, L_0x2029c20, L_0x20294e0;
L_0x2029dc0/d .functor OR 1, L_0x2029dc0/0/0, L_0x2029dc0/0/4, C4<0>, C4<0>;
L_0x2029dc0 .delay 1 (160,160,160) L_0x2029dc0/d;
v0x1df9b00_0 .net "a", 0 0, L_0x202a1b0;  1 drivers
v0x1df3d40_0 .net "addSub", 0 0, L_0x2028500;  1 drivers
v0x1dee020_0 .net "andRes", 0 0, L_0x2027720;  1 drivers
v0x1ddbe20_0 .net "b", 0 0, L_0x202a310;  1 drivers
v0x1dd6950_0 .net "carryIn", 0 0, L_0x2027d50;  1 drivers
v0x1dd69f0_0 .net "carryOut", 0 0, L_0x20289c0;  1 drivers
v0x1dd0c30_0 .net "initialResult", 0 0, L_0x2029dc0;  1 drivers
v0x1dd0cd0_0 .net "isAdd", 0 0, L_0x2028f40;  1 drivers
v0x1c903f0_0 .net "isAnd", 0 0, L_0x20296b0;  1 drivers
v0x1c90490_0 .net "isNand", 0 0, L_0x2029890;  1 drivers
v0x1c896d0_0 .net "isNor", 0 0, L_0x2029640;  1 drivers
v0x1c89770_0 .net "isOr", 0 0, L_0x2029c20;  1 drivers
v0x1c83900_0 .net "isSLT", 0 0, L_0x20294e0;  1 drivers
v0x1c839a0_0 .net "isSub", 0 0, L_0x20290f0;  1 drivers
v0x1c78db0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c78e50_0 .net "isXor", 0 0, L_0x2029300;  1 drivers
v0x1c73090_0 .net "nandRes", 0 0, L_0x20199f0;  1 drivers
v0x1c73130_0 .net "norRes", 0 0, L_0x20280c0;  1 drivers
v0x1c55d30_0 .net "orRes", 0 0, L_0x2027ed0;  1 drivers
v0x1c55df0_0 .net "s0", 0 0, L_0x202a600;  1 drivers
v0x1c50010_0 .net "s0inv", 0 0, L_0x2028bc0;  1 drivers
v0x1c500d0_0 .net "s1", 0 0, L_0x202a4c0;  1 drivers
v0x1c4a2c0_0 .net "s1inv", 0 0, L_0x2028d20;  1 drivers
v0x1c4a380_0 .net "s2", 0 0, L_0x202a560;  1 drivers
v0x1c49310_0 .net "s2inv", 0 0, L_0x2028de0;  1 drivers
v0x1c493d0_0 .net "xorRes", 0 0, L_0x2028220;  1 drivers
S_0x1e108e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e10cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2028290/d .functor XOR 1, L_0x202a310, L_0x2070a90, C4<0>, C4<0>;
L_0x2028290 .delay 1 (40,40,40) L_0x2028290/d;
L_0x20283f0/d .functor XOR 1, L_0x202a1b0, L_0x2028290, C4<0>, C4<0>;
L_0x20283f0 .delay 1 (40,40,40) L_0x20283f0/d;
L_0x2028500/d .functor XOR 1, L_0x20283f0, L_0x2027d50, C4<0>, C4<0>;
L_0x2028500 .delay 1 (40,40,40) L_0x2028500/d;
L_0x2028700/d .functor AND 1, L_0x202a1b0, L_0x2028290, C4<1>, C4<1>;
L_0x2028700 .delay 1 (40,40,40) L_0x2028700/d;
L_0x2027f40/d .functor AND 1, L_0x20283f0, L_0x2027d50, C4<1>, C4<1>;
L_0x2027f40 .delay 1 (40,40,40) L_0x2027f40/d;
L_0x20289c0/d .functor OR 1, L_0x2028700, L_0x2027f40, C4<0>, C4<0>;
L_0x20289c0 .delay 1 (40,40,40) L_0x20289c0/d;
v0x1e44ae0_0 .net "AandB", 0 0, L_0x2028700;  1 drivers
v0x1e39f70_0 .net "BxorSub", 0 0, L_0x2028290;  1 drivers
v0x1e3a030_0 .net "a", 0 0, L_0x202a1b0;  alias, 1 drivers
v0x1e34250_0 .net "b", 0 0, L_0x202a310;  alias, 1 drivers
v0x1e34310_0 .net "carryin", 0 0, L_0x2027d50;  alias, 1 drivers
v0x1e2e530_0 .net "carryout", 0 0, L_0x20289c0;  alias, 1 drivers
v0x1e2e5f0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e16e50_0 .net "res", 0 0, L_0x2028500;  alias, 1 drivers
v0x1e16f10_0 .net "xAorB", 0 0, L_0x20283f0;  1 drivers
v0x1e111e0_0 .net "xAorBandCin", 0 0, L_0x2027f40;  1 drivers
S_0x1df95f0 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c43560 .param/l "i" 0 3 165, +C4<0111>;
S_0x1df9210 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1df95f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x202a250/d .functor AND 1, L_0x202cc30, L_0x202cd90, C4<1>, C4<1>;
L_0x202a250 .delay 1 (40,40,40) L_0x202a250/d;
L_0x202a850/d .functor NAND 1, L_0x202cc30, L_0x202cd90, C4<1>, C4<1>;
L_0x202a850 .delay 1 (20,20,20) L_0x202a850/d;
L_0x2029a80/d .functor OR 1, L_0x202cc30, L_0x202cd90, C4<0>, C4<0>;
L_0x2029a80 .delay 1 (40,40,40) L_0x2029a80/d;
L_0x202aad0/d .functor NOR 1, L_0x202cc30, L_0x202cd90, C4<0>, C4<0>;
L_0x202aad0 .delay 1 (20,20,20) L_0x202aad0/d;
L_0x202ab90/d .functor XOR 1, L_0x202cc30, L_0x202cd90, C4<0>, C4<0>;
L_0x202ab90 .delay 1 (40,40,40) L_0x202ab90/d;
L_0x202b5f0/d .functor NOT 1, L_0x202a730, C4<0>, C4<0>, C4<0>;
L_0x202b5f0 .delay 1 (10,10,10) L_0x202b5f0/d;
L_0x202b750/d .functor NOT 1, L_0x202cf40, C4<0>, C4<0>, C4<0>;
L_0x202b750 .delay 1 (10,10,10) L_0x202b750/d;
L_0x202b810/d .functor NOT 1, L_0x202cfe0, C4<0>, C4<0>, C4<0>;
L_0x202b810 .delay 1 (10,10,10) L_0x202b810/d;
L_0x202b9c0/d .functor AND 1, L_0x202af10, L_0x202b5f0, L_0x202b750, L_0x202b810;
L_0x202b9c0 .delay 1 (80,80,80) L_0x202b9c0/d;
L_0x202bb70/d .functor AND 1, L_0x202af10, L_0x202a730, L_0x202b750, L_0x202b810;
L_0x202bb70 .delay 1 (80,80,80) L_0x202bb70/d;
L_0x202bd80/d .functor AND 1, L_0x202ab90, L_0x202b5f0, L_0x202cf40, L_0x202b810;
L_0x202bd80 .delay 1 (80,80,80) L_0x202bd80/d;
L_0x202bf60/d .functor AND 1, L_0x202af10, L_0x202a730, L_0x202cf40, L_0x202b810;
L_0x202bf60 .delay 1 (80,80,80) L_0x202bf60/d;
L_0x202c130/d .functor AND 1, L_0x202a250, L_0x202b5f0, L_0x202b750, L_0x202cfe0;
L_0x202c130 .delay 1 (80,80,80) L_0x202c130/d;
L_0x202c310/d .functor AND 1, L_0x202a850, L_0x202a730, L_0x202b750, L_0x202cfe0;
L_0x202c310 .delay 1 (80,80,80) L_0x202c310/d;
L_0x202c0c0/d .functor AND 1, L_0x202aad0, L_0x202b5f0, L_0x202cf40, L_0x202cfe0;
L_0x202c0c0 .delay 1 (80,80,80) L_0x202c0c0/d;
L_0x202c6a0/d .functor AND 1, L_0x2029a80, L_0x202a730, L_0x202cf40, L_0x202cfe0;
L_0x202c6a0 .delay 1 (80,80,80) L_0x202c6a0/d;
L_0x202c840/0/0 .functor OR 1, L_0x202b9c0, L_0x202bb70, L_0x202bd80, L_0x202c130;
L_0x202c840/0/4 .functor OR 1, L_0x202c310, L_0x202c0c0, L_0x202c6a0, L_0x202bf60;
L_0x202c840/d .functor OR 1, L_0x202c840/0/0, L_0x202c840/0/4, C4<0>, C4<0>;
L_0x202c840 .delay 1 (160,160,160) L_0x202c840/d;
v0x1becad0_0 .net "a", 0 0, L_0x202cc30;  1 drivers
v0x1d583c0_0 .net "addSub", 0 0, L_0x202af10;  1 drivers
v0x1d6a180_0 .net "andRes", 0 0, L_0x202a250;  1 drivers
v0x1d643b0_0 .net "b", 0 0, L_0x202cd90;  1 drivers
v0x1d59820_0 .net "carryIn", 0 0, L_0x202aa00;  1 drivers
v0x1d598c0_0 .net "carryOut", 0 0, L_0x202b3f0;  1 drivers
v0x1d53b00_0 .net "initialResult", 0 0, L_0x202c840;  1 drivers
v0x1d53ba0_0 .net "isAdd", 0 0, L_0x202b9c0;  1 drivers
v0x1d4dde0_0 .net "isAnd", 0 0, L_0x202c130;  1 drivers
v0x1d4de80_0 .net "isNand", 0 0, L_0x202c310;  1 drivers
v0x1d47070_0 .net "isNor", 0 0, L_0x202c0c0;  1 drivers
v0x1d47110_0 .net "isOr", 0 0, L_0x202c6a0;  1 drivers
v0x1d412a0_0 .net "isSLT", 0 0, L_0x202bf60;  1 drivers
v0x1d41340_0 .net "isSub", 0 0, L_0x202bb70;  1 drivers
v0x1d36730_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1d367d0_0 .net "isXor", 0 0, L_0x202bd80;  1 drivers
v0x1d30a10_0 .net "nandRes", 0 0, L_0x202a850;  1 drivers
v0x1d30ab0_0 .net "norRes", 0 0, L_0x202aad0;  1 drivers
v0x1d23f20_0 .net "orRes", 0 0, L_0x2029a80;  1 drivers
v0x1d23fe0_0 .net "s0", 0 0, L_0x202a730;  1 drivers
v0x1d1e150_0 .net "s0inv", 0 0, L_0x202b5f0;  1 drivers
v0x1d1e210_0 .net "s1", 0 0, L_0x202cf40;  1 drivers
v0x1d193b0_0 .net "s1inv", 0 0, L_0x202b750;  1 drivers
v0x1d19470_0 .net "s2", 0 0, L_0x202cfe0;  1 drivers
v0x1d13690_0 .net "s2inv", 0 0, L_0x202b810;  1 drivers
v0x1d13750_0 .net "xorRes", 0 0, L_0x202ab90;  1 drivers
S_0x1df38d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1df9210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x202acf0/d .functor XOR 1, L_0x202cd90, L_0x2070a90, C4<0>, C4<0>;
L_0x202acf0 .delay 1 (40,40,40) L_0x202acf0/d;
L_0x202adb0/d .functor XOR 1, L_0x202cc30, L_0x202acf0, C4<0>, C4<0>;
L_0x202adb0 .delay 1 (40,40,40) L_0x202adb0/d;
L_0x202af10/d .functor XOR 1, L_0x202adb0, L_0x202aa00, C4<0>, C4<0>;
L_0x202af10 .delay 1 (40,40,40) L_0x202af10/d;
L_0x202b110/d .functor AND 1, L_0x202cc30, L_0x202acf0, C4<1>, C4<1>;
L_0x202b110 .delay 1 (40,40,40) L_0x202b110/d;
L_0x202b380/d .functor AND 1, L_0x202adb0, L_0x202aa00, C4<1>, C4<1>;
L_0x202b380 .delay 1 (40,40,40) L_0x202b380/d;
L_0x202b3f0/d .functor OR 1, L_0x202b110, L_0x202b380, C4<0>, C4<0>;
L_0x202b3f0 .delay 1 (40,40,40) L_0x202b3f0/d;
v0x1c2cf70_0 .net "AandB", 0 0, L_0x202b110;  1 drivers
v0x1c15850_0 .net "BxorSub", 0 0, L_0x202acf0;  1 drivers
v0x1c15910_0 .net "a", 0 0, L_0x202cc30;  alias, 1 drivers
v0x1c0fb30_0 .net "b", 0 0, L_0x202cd90;  alias, 1 drivers
v0x1c0fbf0_0 .net "carryin", 0 0, L_0x202aa00;  alias, 1 drivers
v0x1c09e10_0 .net "carryout", 0 0, L_0x202b3f0;  alias, 1 drivers
v0x1c09ed0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1bf8470_0 .net "res", 0 0, L_0x202af10;  alias, 1 drivers
v0x1bf8530_0 .net "xAorB", 0 0, L_0x202adb0;  1 drivers
v0x1bf2800_0 .net "xAorBandCin", 0 0, L_0x202b380;  1 drivers
S_0x1df34f0 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e5c530 .param/l "i" 0 3 165, +C4<01000>;
S_0x1dedbb0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1df34f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x202ccd0/d .functor AND 1, L_0x202f6e0, L_0x202f840, C4<1>, C4<1>;
L_0x202ccd0 .delay 1 (40,40,40) L_0x202ccd0/d;
L_0x202d3a0/d .functor NAND 1, L_0x202f6e0, L_0x202f840, C4<1>, C4<1>;
L_0x202d3a0 .delay 1 (20,20,20) L_0x202d3a0/d;
L_0x202c500/d .functor OR 1, L_0x202f6e0, L_0x202f840, C4<0>, C4<0>;
L_0x202c500 .delay 1 (40,40,40) L_0x202c500/d;
L_0x202d620/d .functor NOR 1, L_0x202f6e0, L_0x202f840, C4<0>, C4<0>;
L_0x202d620 .delay 1 (20,20,20) L_0x202d620/d;
L_0x202d6e0/d .functor XOR 1, L_0x202f6e0, L_0x202f840, C4<0>, C4<0>;
L_0x202d6e0 .delay 1 (40,40,40) L_0x202d6e0/d;
L_0x202e140/d .functor NOT 1, L_0x202d250, C4<0>, C4<0>, C4<0>;
L_0x202e140 .delay 1 (10,10,10) L_0x202e140/d;
L_0x202e2a0/d .functor NOT 1, L_0x202fba0, C4<0>, C4<0>, C4<0>;
L_0x202e2a0 .delay 1 (10,10,10) L_0x202e2a0/d;
L_0x202e310/d .functor NOT 1, L_0x202fc40, C4<0>, C4<0>, C4<0>;
L_0x202e310 .delay 1 (10,10,10) L_0x202e310/d;
L_0x202e4c0/d .functor AND 1, L_0x202da60, L_0x202e140, L_0x202e2a0, L_0x202e310;
L_0x202e4c0 .delay 1 (80,80,80) L_0x202e4c0/d;
L_0x202e670/d .functor AND 1, L_0x202da60, L_0x202d250, L_0x202e2a0, L_0x202e310;
L_0x202e670 .delay 1 (80,80,80) L_0x202e670/d;
L_0x202e880/d .functor AND 1, L_0x202d6e0, L_0x202e140, L_0x202fba0, L_0x202e310;
L_0x202e880 .delay 1 (80,80,80) L_0x202e880/d;
L_0x202ea60/d .functor AND 1, L_0x202da60, L_0x202d250, L_0x202fba0, L_0x202e310;
L_0x202ea60 .delay 1 (80,80,80) L_0x202ea60/d;
L_0x202ec30/d .functor AND 1, L_0x202ccd0, L_0x202e140, L_0x202e2a0, L_0x202fc40;
L_0x202ec30 .delay 1 (80,80,80) L_0x202ec30/d;
L_0x202edc0/d .functor AND 1, L_0x202d3a0, L_0x202d250, L_0x202e2a0, L_0x202fc40;
L_0x202edc0 .delay 1 (80,80,80) L_0x202edc0/d;
L_0x202ebc0/d .functor AND 1, L_0x202d620, L_0x202e140, L_0x202fba0, L_0x202fc40;
L_0x202ebc0 .delay 1 (80,80,80) L_0x202ebc0/d;
L_0x202f150/d .functor AND 1, L_0x202c500, L_0x202d250, L_0x202fba0, L_0x202fc40;
L_0x202f150 .delay 1 (80,80,80) L_0x202f150/d;
L_0x202f2f0/0/0 .functor OR 1, L_0x202e4c0, L_0x202e670, L_0x202e880, L_0x202ec30;
L_0x202f2f0/0/4 .functor OR 1, L_0x202edc0, L_0x202ebc0, L_0x202f150, L_0x202ea60;
L_0x202f2f0/d .functor OR 1, L_0x202f2f0/0/0, L_0x202f2f0/0/4, C4<0>, C4<0>;
L_0x202f2f0 .delay 1 (160,160,160) L_0x202f2f0/d;
v0x1dba540_0 .net "a", 0 0, L_0x202f6e0;  1 drivers
v0x1dba600_0 .net "addSub", 0 0, L_0x202da60;  1 drivers
v0x1dbbd50_0 .net "andRes", 0 0, L_0x202ccd0;  1 drivers
v0x1dbbdf0_0 .net "b", 0 0, L_0x202f840;  1 drivers
v0x1dba0c0_0 .net "carryIn", 0 0, L_0x202d550;  1 drivers
v0x1dba160_0 .net "carryOut", 0 0, L_0x202df40;  1 drivers
v0x1dbb880_0 .net "initialResult", 0 0, L_0x202f2f0;  1 drivers
v0x1dbb920_0 .net "isAdd", 0 0, L_0x202e4c0;  1 drivers
v0x1dbb3b0_0 .net "isAnd", 0 0, L_0x202ec30;  1 drivers
v0x1dbaee0_0 .net "isNand", 0 0, L_0x202edc0;  1 drivers
v0x1dbaf80_0 .net "isNor", 0 0, L_0x202ebc0;  1 drivers
v0x1db2270_0 .net "isOr", 0 0, L_0x202f150;  1 drivers
v0x1db2330_0 .net "isSLT", 0 0, L_0x202ea60;  1 drivers
v0x1db1da0_0 .net "isSub", 0 0, L_0x202e670;  1 drivers
v0x1db1e60_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1db18d0_0 .net "isXor", 0 0, L_0x202e880;  1 drivers
v0x1db1990_0 .net "nandRes", 0 0, L_0x202d3a0;  1 drivers
v0x1dbb450_0 .net "norRes", 0 0, L_0x202d620;  1 drivers
v0x1db0f30_0 .net "orRes", 0 0, L_0x202c500;  1 drivers
v0x1db0ff0_0 .net "s0", 0 0, L_0x202d250;  1 drivers
v0x1db0a60_0 .net "s0inv", 0 0, L_0x202e140;  1 drivers
v0x1db0b20_0 .net "s1", 0 0, L_0x202fba0;  1 drivers
v0x1db0590_0 .net "s1inv", 0 0, L_0x202e2a0;  1 drivers
v0x1db0630_0 .net "s2", 0 0, L_0x202fc40;  1 drivers
v0x1db00c0_0 .net "s2inv", 0 0, L_0x202e310;  1 drivers
v0x1db0180_0 .net "xorRes", 0 0, L_0x202d6e0;  1 drivers
S_0x1ded7d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1dedbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x202d840/d .functor XOR 1, L_0x202f840, L_0x2070a90, C4<0>, C4<0>;
L_0x202d840 .delay 1 (40,40,40) L_0x202d840/d;
L_0x202d900/d .functor XOR 1, L_0x202f6e0, L_0x202d840, C4<0>, C4<0>;
L_0x202d900 .delay 1 (40,40,40) L_0x202d900/d;
L_0x202da60/d .functor XOR 1, L_0x202d900, L_0x202d550, C4<0>, C4<0>;
L_0x202da60 .delay 1 (40,40,40) L_0x202da60/d;
L_0x202dc60/d .functor AND 1, L_0x202f6e0, L_0x202d840, C4<1>, C4<1>;
L_0x202dc60 .delay 1 (40,40,40) L_0x202dc60/d;
L_0x202ded0/d .functor AND 1, L_0x202d900, L_0x202d550, C4<1>, C4<1>;
L_0x202ded0 .delay 1 (40,40,40) L_0x202ded0/d;
L_0x202df40/d .functor OR 1, L_0x202dc60, L_0x202ded0, C4<0>, C4<0>;
L_0x202df40 .delay 1 (40,40,40) L_0x202df40/d;
v0x1cd8eb0_0 .net "AandB", 0 0, L_0x202dc60;  1 drivers
v0x1cd8f70_0 .net "BxorSub", 0 0, L_0x202d840;  1 drivers
v0x1cd3190_0 .net "a", 0 0, L_0x202f6e0;  alias, 1 drivers
v0x1cd3250_0 .net "b", 0 0, L_0x202f840;  alias, 1 drivers
v0x1ccd490_0 .net "carryin", 0 0, L_0x202d550;  alias, 1 drivers
v0x1941a70_0 .net "carryout", 0 0, L_0x202df40;  alias, 1 drivers
v0x1941b30_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1cd25b0_0 .net "res", 0 0, L_0x202da60;  alias, 1 drivers
v0x1cb33a0_0 .net "xAorB", 0 0, L_0x202d900;  1 drivers
v0x1dbaa10_0 .net "xAorBandCin", 0 0, L_0x202ded0;  1 drivers
S_0x1dd64e0 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1daf740 .param/l "i" 0 3 165, +C4<01001>;
S_0x1dd6100 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1dd64e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x202f780/d .functor AND 1, L_0x20320b0, L_0x2032210, C4<1>, C4<1>;
L_0x202f780 .delay 1 (40,40,40) L_0x202f780/d;
L_0x202fa40/d .functor NAND 1, L_0x20320b0, L_0x2032210, C4<1>, C4<1>;
L_0x202fa40 .delay 1 (20,20,20) L_0x202fa40/d;
L_0x202efb0/d .functor OR 1, L_0x20320b0, L_0x2032210, C4<0>, C4<0>;
L_0x202efb0 .delay 1 (40,40,40) L_0x202efb0/d;
L_0x202ffc0/d .functor NOR 1, L_0x20320b0, L_0x2032210, C4<0>, C4<0>;
L_0x202ffc0 .delay 1 (20,20,20) L_0x202ffc0/d;
L_0x2030120/d .functor XOR 1, L_0x20320b0, L_0x2032210, C4<0>, C4<0>;
L_0x2030120 .delay 1 (40,40,40) L_0x2030120/d;
L_0x2030ae0/d .functor NOT 1, L_0x202fd70, C4<0>, C4<0>, C4<0>;
L_0x2030ae0 .delay 1 (10,10,10) L_0x2030ae0/d;
L_0x2030c40/d .functor NOT 1, L_0x20325a0, C4<0>, C4<0>, C4<0>;
L_0x2030c40 .delay 1 (10,10,10) L_0x2030c40/d;
L_0x2030d00/d .functor NOT 1, L_0x2032640, C4<0>, C4<0>, C4<0>;
L_0x2030d00 .delay 1 (10,10,10) L_0x2030d00/d;
L_0x2030eb0/d .functor AND 1, L_0x2030400, L_0x2030ae0, L_0x2030c40, L_0x2030d00;
L_0x2030eb0 .delay 1 (80,80,80) L_0x2030eb0/d;
L_0x2031060/d .functor AND 1, L_0x2030400, L_0x202fd70, L_0x2030c40, L_0x2030d00;
L_0x2031060 .delay 1 (80,80,80) L_0x2031060/d;
L_0x2031270/d .functor AND 1, L_0x2030120, L_0x2030ae0, L_0x20325a0, L_0x2030d00;
L_0x2031270 .delay 1 (80,80,80) L_0x2031270/d;
L_0x2031450/d .functor AND 1, L_0x2030400, L_0x202fd70, L_0x20325a0, L_0x2030d00;
L_0x2031450 .delay 1 (80,80,80) L_0x2031450/d;
L_0x20315b0/d .functor AND 1, L_0x202f780, L_0x2030ae0, L_0x2030c40, L_0x2032640;
L_0x20315b0 .delay 1 (80,80,80) L_0x20315b0/d;
L_0x2031790/d .functor AND 1, L_0x202fa40, L_0x202fd70, L_0x2030c40, L_0x2032640;
L_0x2031790 .delay 1 (80,80,80) L_0x2031790/d;
L_0x1daccd0/d .functor AND 1, L_0x202ffc0, L_0x2030ae0, L_0x20325a0, L_0x2032640;
L_0x1daccd0 .delay 1 (80,80,80) L_0x1daccd0/d;
L_0x2031b20/d .functor AND 1, L_0x202efb0, L_0x202fd70, L_0x20325a0, L_0x2032640;
L_0x2031b20 .delay 1 (80,80,80) L_0x2031b20/d;
L_0x2031cc0/0/0 .functor OR 1, L_0x2030eb0, L_0x2031060, L_0x2031270, L_0x20315b0;
L_0x2031cc0/0/4 .functor OR 1, L_0x2031790, L_0x1daccd0, L_0x2031b20, L_0x2031450;
L_0x2031cc0/d .functor OR 1, L_0x2031cc0/0/0, L_0x2031cc0/0/4, C4<0>, C4<0>;
L_0x2031cc0 .delay 1 (160,160,160) L_0x2031cc0/d;
v0x1dacc10_0 .net "a", 0 0, L_0x20320b0;  1 drivers
v0x1dd03b0_0 .net "addSub", 0 0, L_0x2030400;  1 drivers
v0x1dd0480_0 .net "andRes", 0 0, L_0x202f780;  1 drivers
v0x1c8ff80_0 .net "b", 0 0, L_0x2032210;  1 drivers
v0x1c90050_0 .net "carryIn", 0 0, L_0x202fef0;  1 drivers
v0x1c8fba0_0 .net "carryOut", 0 0, L_0x20308e0;  1 drivers
v0x1c8fc40_0 .net "initialResult", 0 0, L_0x2031cc0;  1 drivers
v0x1c78940_0 .net "isAdd", 0 0, L_0x2030eb0;  1 drivers
v0x1c789e0_0 .net "isAnd", 0 0, L_0x20315b0;  1 drivers
v0x1c785f0_0 .net "isNand", 0 0, L_0x2031790;  1 drivers
v0x1c72c20_0 .net "isNor", 0 0, L_0x1daccd0;  1 drivers
v0x1c72ce0_0 .net "isOr", 0 0, L_0x2031b20;  1 drivers
v0x1c72840_0 .net "isSLT", 0 0, L_0x2031450;  1 drivers
v0x1c72900_0 .net "isSub", 0 0, L_0x2031060;  1 drivers
v0x1c6cf00_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c6cfa0_0 .net "isXor", 0 0, L_0x2031270;  1 drivers
v0x1c6cb20_0 .net "nandRes", 0 0, L_0x202fa40;  1 drivers
v0x1c6cbc0_0 .net "norRes", 0 0, L_0x202ffc0;  1 drivers
v0x1c554e0_0 .net "orRes", 0 0, L_0x202efb0;  1 drivers
v0x1c55580_0 .net "s0", 0 0, L_0x202fd70;  1 drivers
v0x1c4fba0_0 .net "s0inv", 0 0, L_0x2030ae0;  1 drivers
v0x1c4fc40_0 .net "s1", 0 0, L_0x20325a0;  1 drivers
v0x1c4f7c0_0 .net "s1inv", 0 0, L_0x2030c40;  1 drivers
v0x1c4f860_0 .net "s2", 0 0, L_0x2032640;  1 drivers
v0x1c38540_0 .net "s2inv", 0 0, L_0x2030d00;  1 drivers
v0x1c385e0_0 .net "xorRes", 0 0, L_0x2030120;  1 drivers
S_0x1dd07c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1dd6100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2030190/d .functor XOR 1, L_0x2032210, L_0x2070a90, C4<0>, C4<0>;
L_0x2030190 .delay 1 (40,40,40) L_0x2030190/d;
L_0x20302f0/d .functor XOR 1, L_0x20320b0, L_0x2030190, C4<0>, C4<0>;
L_0x20302f0 .delay 1 (40,40,40) L_0x20302f0/d;
L_0x2030400/d .functor XOR 1, L_0x20302f0, L_0x202fef0, C4<0>, C4<0>;
L_0x2030400 .delay 1 (40,40,40) L_0x2030400/d;
L_0x2030600/d .functor AND 1, L_0x20320b0, L_0x2030190, C4<1>, C4<1>;
L_0x2030600 .delay 1 (40,40,40) L_0x2030600/d;
L_0x2030870/d .functor AND 1, L_0x20302f0, L_0x202fef0, C4<1>, C4<1>;
L_0x2030870 .delay 1 (40,40,40) L_0x2030870/d;
L_0x20308e0/d .functor OR 1, L_0x2030600, L_0x2030870, C4<0>, C4<0>;
L_0x20308e0 .delay 1 (40,40,40) L_0x20308e0/d;
v0x1dae8b0_0 .net "AandB", 0 0, L_0x2030600;  1 drivers
v0x1dae3e0_0 .net "BxorSub", 0 0, L_0x2030190;  1 drivers
v0x1dae4a0_0 .net "a", 0 0, L_0x20320b0;  alias, 1 drivers
v0x1dadf10_0 .net "b", 0 0, L_0x2032210;  alias, 1 drivers
v0x1dadfd0_0 .net "carryin", 0 0, L_0x202fef0;  alias, 1 drivers
v0x1dada40_0 .net "carryout", 0 0, L_0x20308e0;  alias, 1 drivers
v0x1dadb00_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1dad570_0 .net "res", 0 0, L_0x2030400;  alias, 1 drivers
v0x1dad630_0 .net "xAorB", 0 0, L_0x20302f0;  1 drivers
v0x1dad0a0_0 .net "xAorBandCin", 0 0, L_0x2030870;  1 drivers
S_0x1c38160 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c78560 .param/l "i" 0 3 165, +C4<01010>;
S_0x1c32440 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1c38160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2032150/d .functor AND 1, L_0x2034b50, L_0x2034cb0, C4<1>, C4<1>;
L_0x2032150 .delay 1 (40,40,40) L_0x2032150/d;
L_0x2032410/d .functor NAND 1, L_0x2034b50, L_0x2034cb0, C4<1>, C4<1>;
L_0x2032410 .delay 1 (20,20,20) L_0x2032410/d;
L_0x2031980/d .functor OR 1, L_0x2034b50, L_0x2034cb0, C4<0>, C4<0>;
L_0x2031980 .delay 1 (40,40,40) L_0x2031980/d;
L_0x20329f0/d .functor NOR 1, L_0x2034b50, L_0x2034cb0, C4<0>, C4<0>;
L_0x20329f0 .delay 1 (20,20,20) L_0x20329f0/d;
L_0x2032ab0/d .functor XOR 1, L_0x2034b50, L_0x2034cb0, C4<0>, C4<0>;
L_0x2032ab0 .delay 1 (40,40,40) L_0x2032ab0/d;
L_0x2033510/d .functor NOT 1, L_0x2032770, C4<0>, C4<0>, C4<0>;
L_0x2033510 .delay 1 (10,10,10) L_0x2033510/d;
L_0x2033670/d .functor NOT 1, L_0x2032810, C4<0>, C4<0>, C4<0>;
L_0x2033670 .delay 1 (10,10,10) L_0x2033670/d;
L_0x2033730/d .functor NOT 1, L_0x2027b40, C4<0>, C4<0>, C4<0>;
L_0x2033730 .delay 1 (10,10,10) L_0x2033730/d;
L_0x20338e0/d .functor AND 1, L_0x2032e30, L_0x2033510, L_0x2033670, L_0x2033730;
L_0x20338e0 .delay 1 (80,80,80) L_0x20338e0/d;
L_0x2033a90/d .functor AND 1, L_0x2032e30, L_0x2032770, L_0x2033670, L_0x2033730;
L_0x2033a90 .delay 1 (80,80,80) L_0x2033a90/d;
L_0x2033ca0/d .functor AND 1, L_0x2032ab0, L_0x2033510, L_0x2032810, L_0x2033730;
L_0x2033ca0 .delay 1 (80,80,80) L_0x2033ca0/d;
L_0x2033e80/d .functor AND 1, L_0x2032e30, L_0x2032770, L_0x2032810, L_0x2033730;
L_0x2033e80 .delay 1 (80,80,80) L_0x2033e80/d;
L_0x2034050/d .functor AND 1, L_0x2032150, L_0x2033510, L_0x2033670, L_0x2027b40;
L_0x2034050 .delay 1 (80,80,80) L_0x2034050/d;
L_0x2034230/d .functor AND 1, L_0x2032410, L_0x2032770, L_0x2033670, L_0x2027b40;
L_0x2034230 .delay 1 (80,80,80) L_0x2034230/d;
L_0x2033fe0/d .functor AND 1, L_0x20329f0, L_0x2033510, L_0x2032810, L_0x2027b40;
L_0x2033fe0 .delay 1 (80,80,80) L_0x2033fe0/d;
L_0x20345c0/d .functor AND 1, L_0x2031980, L_0x2032770, L_0x2032810, L_0x2027b40;
L_0x20345c0 .delay 1 (80,80,80) L_0x20345c0/d;
L_0x2034760/0/0 .functor OR 1, L_0x20338e0, L_0x2033a90, L_0x2033ca0, L_0x2034050;
L_0x2034760/0/4 .functor OR 1, L_0x2034230, L_0x2033fe0, L_0x20345c0, L_0x2033e80;
L_0x2034760/d .functor OR 1, L_0x2034760/0/0, L_0x2034760/0/4, C4<0>, C4<0>;
L_0x2034760 .delay 1 (160,160,160) L_0x2034760/d;
v0x1bf8020_0 .net "a", 0 0, L_0x2034b50;  1 drivers
v0x1bf80e0_0 .net "addSub", 0 0, L_0x2032e30;  1 drivers
v0x1bf7c50_0 .net "andRes", 0 0, L_0x2032150;  1 drivers
v0x1bf22e0_0 .net "b", 0 0, L_0x2034cb0;  1 drivers
v0x1bf23b0_0 .net "carryIn", 0 0, L_0x2032920;  1 drivers
v0x1bf1f00_0 .net "carryOut", 0 0, L_0x2033310;  1 drivers
v0x1bf1fd0_0 .net "initialResult", 0 0, L_0x2034760;  1 drivers
v0x1bec5c0_0 .net "isAdd", 0 0, L_0x20338e0;  1 drivers
v0x1bec660_0 .net "isAnd", 0 0, L_0x2034050;  1 drivers
v0x1bec270_0 .net "isNand", 0 0, L_0x2034230;  1 drivers
v0x1d593b0_0 .net "isNor", 0 0, L_0x2033fe0;  1 drivers
v0x1d59450_0 .net "isOr", 0 0, L_0x20345c0;  1 drivers
v0x1d58fd0_0 .net "isSLT", 0 0, L_0x2033e80;  1 drivers
v0x1d59070_0 .net "isSub", 0 0, L_0x2033a90;  1 drivers
v0x1d53690_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1d53730_0 .net "isXor", 0 0, L_0x2033ca0;  1 drivers
v0x1d532b0_0 .net "nandRes", 0 0, L_0x2032410;  1 drivers
v0x1d53350_0 .net "norRes", 0 0, L_0x20329f0;  1 drivers
v0x1d4d590_0 .net "orRes", 0 0, L_0x2031980;  1 drivers
v0x1d4d650_0 .net "s0", 0 0, L_0x2032770;  1 drivers
v0x1d362c0_0 .net "s0inv", 0 0, L_0x2033510;  1 drivers
v0x1d36380_0 .net "s1", 0 0, L_0x2032810;  1 drivers
v0x1d35ee0_0 .net "s1inv", 0 0, L_0x2033670;  1 drivers
v0x1d35fa0_0 .net "s2", 0 0, L_0x2027b40;  1 drivers
v0x1d305a0_0 .net "s2inv", 0 0, L_0x2033730;  1 drivers
v0x1d30660_0 .net "xorRes", 0 0, L_0x2032ab0;  1 drivers
S_0x1c2c720 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1c32440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2032c10/d .functor XOR 1, L_0x2034cb0, L_0x2070a90, C4<0>, C4<0>;
L_0x2032c10 .delay 1 (40,40,40) L_0x2032c10/d;
L_0x2032cd0/d .functor XOR 1, L_0x2034b50, L_0x2032c10, C4<0>, C4<0>;
L_0x2032cd0 .delay 1 (40,40,40) L_0x2032cd0/d;
L_0x2032e30/d .functor XOR 1, L_0x2032cd0, L_0x2032920, C4<0>, C4<0>;
L_0x2032e30 .delay 1 (40,40,40) L_0x2032e30/d;
L_0x2033030/d .functor AND 1, L_0x2034b50, L_0x2032c10, C4<1>, C4<1>;
L_0x2033030 .delay 1 (40,40,40) L_0x2033030/d;
L_0x20332a0/d .functor AND 1, L_0x2032cd0, L_0x2032920, C4<1>, C4<1>;
L_0x20332a0 .delay 1 (40,40,40) L_0x20332a0/d;
L_0x2033310/d .functor OR 1, L_0x2033030, L_0x20332a0, C4<0>, C4<0>;
L_0x2033310 .delay 1 (40,40,40) L_0x2033310/d;
v0x1c15480_0 .net "AandB", 0 0, L_0x2033030;  1 drivers
v0x1c15000_0 .net "BxorSub", 0 0, L_0x2032c10;  1 drivers
v0x1c150e0_0 .net "a", 0 0, L_0x2034b50;  alias, 1 drivers
v0x1c0f6c0_0 .net "b", 0 0, L_0x2034cb0;  alias, 1 drivers
v0x1c0f780_0 .net "carryin", 0 0, L_0x2032920;  alias, 1 drivers
v0x1c0f2e0_0 .net "carryout", 0 0, L_0x2033310;  alias, 1 drivers
v0x1c0f380_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c099a0_0 .net "res", 0 0, L_0x2032e30;  alias, 1 drivers
v0x1c09a60_0 .net "xAorB", 0 0, L_0x2032cd0;  1 drivers
v0x1c09650_0 .net "xAorBandCin", 0 0, L_0x20332a0;  1 drivers
S_0x1d301c0 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1bec1e0 .param/l "i" 0 3 165, +C4<01011>;
S_0x1d18b60 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1d301c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2034bf0/d .functor AND 1, L_0x20377d0, L_0x2037930, C4<1>, C4<1>;
L_0x2034bf0 .delay 1 (40,40,40) L_0x2034bf0/d;
L_0x2027c30/d .functor NAND 1, L_0x20377d0, L_0x2037930, C4<1>, C4<1>;
L_0x2027c30 .delay 1 (20,20,20) L_0x2027c30/d;
L_0x2034eb0/d .functor OR 1, L_0x20377d0, L_0x2037930, C4<0>, C4<0>;
L_0x2034eb0 .delay 1 (40,40,40) L_0x2034eb0/d;
L_0x2035730/d .functor NOR 1, L_0x20377d0, L_0x2037930, C4<0>, C4<0>;
L_0x2035730 .delay 1 (20,20,20) L_0x2035730/d;
L_0x20357a0/d .functor XOR 1, L_0x20377d0, L_0x2037930, C4<0>, C4<0>;
L_0x20357a0 .delay 1 (40,40,40) L_0x20357a0/d;
L_0x2036190/d .functor NOT 1, L_0x2037d80, C4<0>, C4<0>, C4<0>;
L_0x2036190 .delay 1 (10,10,10) L_0x2036190/d;
L_0x20362f0/d .functor NOT 1, L_0x2035480, C4<0>, C4<0>, C4<0>;
L_0x20362f0 .delay 1 (10,10,10) L_0x20362f0/d;
L_0x2036360/d .functor NOT 1, L_0x2035520, C4<0>, C4<0>, C4<0>;
L_0x2036360 .delay 1 (10,10,10) L_0x2036360/d;
L_0x2036510/d .functor AND 1, L_0x2035ad0, L_0x2036190, L_0x20362f0, L_0x2036360;
L_0x2036510 .delay 1 (80,80,80) L_0x2036510/d;
L_0x20366c0/d .functor AND 1, L_0x2035ad0, L_0x2037d80, L_0x20362f0, L_0x2036360;
L_0x20366c0 .delay 1 (80,80,80) L_0x20366c0/d;
L_0x20368d0/d .functor AND 1, L_0x20357a0, L_0x2036190, L_0x2035480, L_0x2036360;
L_0x20368d0 .delay 1 (80,80,80) L_0x20368d0/d;
L_0x2036ab0/d .functor AND 1, L_0x2035ad0, L_0x2037d80, L_0x2035480, L_0x2036360;
L_0x2036ab0 .delay 1 (80,80,80) L_0x2036ab0/d;
L_0x2036c80/d .functor AND 1, L_0x2034bf0, L_0x2036190, L_0x20362f0, L_0x2035520;
L_0x2036c80 .delay 1 (80,80,80) L_0x2036c80/d;
L_0x2036e60/d .functor AND 1, L_0x2027c30, L_0x2037d80, L_0x20362f0, L_0x2035520;
L_0x2036e60 .delay 1 (80,80,80) L_0x2036e60/d;
L_0x2036c10/d .functor AND 1, L_0x2035730, L_0x2036190, L_0x2035480, L_0x2035520;
L_0x2036c10 .delay 1 (80,80,80) L_0x2036c10/d;
L_0x2037240/d .functor AND 1, L_0x2034eb0, L_0x2037d80, L_0x2035480, L_0x2035520;
L_0x2037240 .delay 1 (80,80,80) L_0x2037240/d;
L_0x20373e0/0/0 .functor OR 1, L_0x2036510, L_0x20366c0, L_0x20368d0, L_0x2036c80;
L_0x20373e0/0/4 .functor OR 1, L_0x2036e60, L_0x2036c10, L_0x2037240, L_0x2036ab0;
L_0x20373e0/d .functor OR 1, L_0x20373e0/0/0, L_0x20373e0/0/4, C4<0>, C4<0>;
L_0x20373e0 .delay 1 (160,160,160) L_0x20373e0/d;
v0x1cd8a40_0 .net "a", 0 0, L_0x20377d0;  1 drivers
v0x1cd8b00_0 .net "addSub", 0 0, L_0x2035ad0;  1 drivers
v0x1cd8690_0 .net "andRes", 0 0, L_0x2034bf0;  1 drivers
v0x1cd2d20_0 .net "b", 0 0, L_0x2037930;  1 drivers
v0x1cd2df0_0 .net "carryIn", 0 0, L_0x2022480;  1 drivers
v0x1cd2940_0 .net "carryOut", 0 0, L_0x2035f90;  1 drivers
v0x1cd2a10_0 .net "initialResult", 0 0, L_0x20373e0;  1 drivers
v0x1ccd000_0 .net "isAdd", 0 0, L_0x2036510;  1 drivers
v0x1ccd0a0_0 .net "isAnd", 0 0, L_0x2036c80;  1 drivers
v0x1ccccb0_0 .net "isNand", 0 0, L_0x2036e60;  1 drivers
v0x1dac220_0 .net "isNor", 0 0, L_0x2036c10;  1 drivers
v0x1dac2c0_0 .net "isOr", 0 0, L_0x2037240;  1 drivers
v0x1bcfe60_0 .net "isSLT", 0 0, L_0x2036ab0;  1 drivers
v0x1bcff20_0 .net "isSub", 0 0, L_0x20366c0;  1 drivers
v0x1bcca80_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1bccb20_0 .net "isXor", 0 0, L_0x20368d0;  1 drivers
v0x1dcadb0_0 .net "nandRes", 0 0, L_0x2027c30;  1 drivers
v0x1dcae50_0 .net "norRes", 0 0, L_0x2035730;  1 drivers
v0x1dca650_0 .net "orRes", 0 0, L_0x2034eb0;  1 drivers
v0x1dca710_0 .net "s0", 0 0, L_0x2037d80;  1 drivers
v0x1dca320_0 .net "s0inv", 0 0, L_0x2036190;  1 drivers
v0x1dca3e0_0 .net "s1", 0 0, L_0x2035480;  1 drivers
v0x1dc9ff0_0 .net "s1inv", 0 0, L_0x20362f0;  1 drivers
v0x1dca0b0_0 .net "s2", 0 0, L_0x2035520;  1 drivers
v0x1dc9cc0_0 .net "s2inv", 0 0, L_0x2036360;  1 drivers
v0x1dc9d80_0 .net "xorRes", 0 0, L_0x20357a0;  1 drivers
S_0x1d12e40 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1d18b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2035860/d .functor XOR 1, L_0x2037930, L_0x2070a90, C4<0>, C4<0>;
L_0x2035860 .delay 1 (40,40,40) L_0x2035860/d;
L_0x20359c0/d .functor XOR 1, L_0x20377d0, L_0x2035860, C4<0>, C4<0>;
L_0x20359c0 .delay 1 (40,40,40) L_0x20359c0/d;
L_0x2035ad0/d .functor XOR 1, L_0x20359c0, L_0x2022480, C4<0>, C4<0>;
L_0x2035ad0 .delay 1 (40,40,40) L_0x2035ad0/d;
L_0x2035cd0/d .functor AND 1, L_0x20377d0, L_0x2035860, C4<1>, C4<1>;
L_0x2035cd0 .delay 1 (40,40,40) L_0x2035cd0/d;
L_0x2034f20/d .functor AND 1, L_0x20359c0, L_0x2022480, C4<1>, C4<1>;
L_0x2034f20 .delay 1 (40,40,40) L_0x2034f20/d;
L_0x2035f90/d .functor OR 1, L_0x2035cd0, L_0x2034f20, C4<0>, C4<0>;
L_0x2035f90 .delay 1 (40,40,40) L_0x2035f90/d;
v0x1d0d5a0_0 .net "AandB", 0 0, L_0x2035cd0;  1 drivers
v0x1d0d120_0 .net "BxorSub", 0 0, L_0x2035860;  1 drivers
v0x1d0d1e0_0 .net "a", 0 0, L_0x20377d0;  alias, 1 drivers
v0x1cf5e20_0 .net "b", 0 0, L_0x2037930;  alias, 1 drivers
v0x1cf5ec0_0 .net "carryin", 0 0, L_0x2022480;  alias, 1 drivers
v0x1cf5a40_0 .net "carryout", 0 0, L_0x2035f90;  alias, 1 drivers
v0x1cf5b00_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1cf0100_0 .net "res", 0 0, L_0x2035ad0;  alias, 1 drivers
v0x1cf01a0_0 .net "xAorB", 0 0, L_0x20359c0;  1 drivers
v0x1cefdd0_0 .net "xAorBandCin", 0 0, L_0x2034f20;  1 drivers
S_0x1dc9990 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1dcab90 .param/l "i" 0 3 165, +C4<01100>;
S_0x1dc9660 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1dc9990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2037870/d .functor AND 1, L_0x203a350, L_0x203a4b0, C4<1>, C4<1>;
L_0x2037870 .delay 1 (40,40,40) L_0x2037870/d;
L_0x2022520/d .functor NAND 1, L_0x203a350, L_0x203a4b0, C4<1>, C4<1>;
L_0x2022520 .delay 1 (20,20,20) L_0x2022520/d;
L_0x20380c0/d .functor OR 1, L_0x203a350, L_0x203a4b0, C4<0>, C4<0>;
L_0x20380c0 .delay 1 (40,40,40) L_0x20380c0/d;
L_0x20382b0/d .functor NOR 1, L_0x203a350, L_0x203a4b0, C4<0>, C4<0>;
L_0x20382b0 .delay 1 (20,20,20) L_0x20382b0/d;
L_0x2038370/d .functor XOR 1, L_0x203a350, L_0x203a4b0, C4<0>, C4<0>;
L_0x2038370 .delay 1 (40,40,40) L_0x2038370/d;
L_0x2038db0/d .functor NOT 1, L_0x2037ec0, C4<0>, C4<0>, C4<0>;
L_0x2038db0 .delay 1 (10,10,10) L_0x2038db0/d;
L_0x2038f10/d .functor NOT 1, L_0x2037f60, C4<0>, C4<0>, C4<0>;
L_0x2038f10 .delay 1 (10,10,10) L_0x2038f10/d;
L_0x2038fd0/d .functor NOT 1, L_0x203a8d0, C4<0>, C4<0>, C4<0>;
L_0x2038fd0 .delay 1 (10,10,10) L_0x2038fd0/d;
L_0x2039180/d .functor AND 1, L_0x20386f0, L_0x2038db0, L_0x2038f10, L_0x2038fd0;
L_0x2039180 .delay 1 (80,80,80) L_0x2039180/d;
L_0x2039330/d .functor AND 1, L_0x20386f0, L_0x2037ec0, L_0x2038f10, L_0x2038fd0;
L_0x2039330 .delay 1 (80,80,80) L_0x2039330/d;
L_0x20394e0/d .functor AND 1, L_0x2038370, L_0x2038db0, L_0x2037f60, L_0x2038fd0;
L_0x20394e0 .delay 1 (80,80,80) L_0x20394e0/d;
L_0x20396d0/d .functor AND 1, L_0x20386f0, L_0x2037ec0, L_0x2037f60, L_0x2038fd0;
L_0x20396d0 .delay 1 (80,80,80) L_0x20396d0/d;
L_0x2039800/d .functor AND 1, L_0x2037870, L_0x2038db0, L_0x2038f10, L_0x203a8d0;
L_0x2039800 .delay 1 (80,80,80) L_0x2039800/d;
L_0x2039a60/d .functor AND 1, L_0x2022520, L_0x2037ec0, L_0x2038f10, L_0x203a8d0;
L_0x2039a60 .delay 1 (80,80,80) L_0x2039a60/d;
L_0x2039790/d .functor AND 1, L_0x20382b0, L_0x2038db0, L_0x2037f60, L_0x203a8d0;
L_0x2039790 .delay 1 (80,80,80) L_0x2039790/d;
L_0x2039dc0/d .functor AND 1, L_0x20380c0, L_0x2037ec0, L_0x2037f60, L_0x203a8d0;
L_0x2039dc0 .delay 1 (80,80,80) L_0x2039dc0/d;
L_0x2039f60/0/0 .functor OR 1, L_0x2039180, L_0x2039330, L_0x20394e0, L_0x2039800;
L_0x2039f60/0/4 .functor OR 1, L_0x2039a60, L_0x2039790, L_0x2039dc0, L_0x20396d0;
L_0x2039f60/d .functor OR 1, L_0x2039f60/0/0, L_0x2039f60/0/4, C4<0>, C4<0>;
L_0x2039f60 .delay 1 (160,160,160) L_0x2039f60/d;
v0x1dc7680_0 .net "a", 0 0, L_0x203a350;  1 drivers
v0x1dc7740_0 .net "addSub", 0 0, L_0x20386f0;  1 drivers
v0x1dc6fa0_0 .net "andRes", 0 0, L_0x2037870;  1 drivers
v0x1dc7040_0 .net "b", 0 0, L_0x203a4b0;  1 drivers
v0x1dc6c70_0 .net "carryIn", 0 0, L_0x2037e20;  1 drivers
v0x1dc6d10_0 .net "carryOut", 0 0, L_0x2038bb0;  1 drivers
v0x1dc6940_0 .net "initialResult", 0 0, L_0x2039f60;  1 drivers
v0x1dc69e0_0 .net "isAdd", 0 0, L_0x2039180;  1 drivers
v0x1dc6610_0 .net "isAnd", 0 0, L_0x2039800;  1 drivers
v0x1dc62e0_0 .net "isNand", 0 0, L_0x2039a60;  1 drivers
v0x1dc6380_0 .net "isNor", 0 0, L_0x2039790;  1 drivers
v0x1dc5fb0_0 .net "isOr", 0 0, L_0x2039dc0;  1 drivers
v0x1dc6050_0 .net "isSLT", 0 0, L_0x20396d0;  1 drivers
v0x1dc5c80_0 .net "isSub", 0 0, L_0x2039330;  1 drivers
v0x1dc5d40_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1dc5900_0 .net "isXor", 0 0, L_0x20394e0;  1 drivers
v0x1dc59c0_0 .net "nandRes", 0 0, L_0x2022520;  1 drivers
v0x1dc66b0_0 .net "norRes", 0 0, L_0x20382b0;  1 drivers
v0x1dc52a0_0 .net "orRes", 0 0, L_0x20380c0;  1 drivers
v0x1dc5360_0 .net "s0", 0 0, L_0x2037ec0;  1 drivers
v0x1dc4f70_0 .net "s0inv", 0 0, L_0x2038db0;  1 drivers
v0x1dc5030_0 .net "s1", 0 0, L_0x2037f60;  1 drivers
v0x1dc4910_0 .net "s1inv", 0 0, L_0x2038f10;  1 drivers
v0x1dc49d0_0 .net "s2", 0 0, L_0x203a8d0;  1 drivers
v0x1e7f4b0_0 .net "s2inv", 0 0, L_0x2038fd0;  1 drivers
v0x1e7f570_0 .net "xorRes", 0 0, L_0x2038370;  1 drivers
S_0x1dc9000 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1dc9660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20384d0/d .functor XOR 1, L_0x203a4b0, L_0x2070a90, C4<0>, C4<0>;
L_0x20384d0 .delay 1 (40,40,40) L_0x20384d0/d;
L_0x2038590/d .functor XOR 1, L_0x203a350, L_0x20384d0, C4<0>, C4<0>;
L_0x2038590 .delay 1 (40,40,40) L_0x2038590/d;
L_0x20386f0/d .functor XOR 1, L_0x2038590, L_0x2037e20, C4<0>, C4<0>;
L_0x20386f0 .delay 1 (40,40,40) L_0x20386f0/d;
L_0x20388f0/d .functor AND 1, L_0x203a350, L_0x20384d0, C4<1>, C4<1>;
L_0x20388f0 .delay 1 (40,40,40) L_0x20388f0/d;
L_0x2038130/d .functor AND 1, L_0x2038590, L_0x2037e20, C4<1>, C4<1>;
L_0x2038130 .delay 1 (40,40,40) L_0x2038130/d;
L_0x2038bb0/d .functor OR 1, L_0x20388f0, L_0x2038130, C4<0>, C4<0>;
L_0x2038bb0 .delay 1 (40,40,40) L_0x2038bb0/d;
v0x1dc89a0_0 .net "AandB", 0 0, L_0x20388f0;  1 drivers
v0x1dc8a80_0 .net "BxorSub", 0 0, L_0x20384d0;  1 drivers
v0x1dc8670_0 .net "a", 0 0, L_0x203a350;  alias, 1 drivers
v0x1dc8740_0 .net "b", 0 0, L_0x203a4b0;  alias, 1 drivers
v0x1dc8340_0 .net "carryin", 0 0, L_0x2037e20;  alias, 1 drivers
v0x1dc8430_0 .net "carryout", 0 0, L_0x2038bb0;  alias, 1 drivers
v0x1dc8010_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1dc80b0_0 .net "res", 0 0, L_0x20386f0;  alias, 1 drivers
v0x1dc7ce0_0 .net "xAorB", 0 0, L_0x2038590;  1 drivers
v0x1dc79b0_0 .net "xAorBandCin", 0 0, L_0x2038130;  1 drivers
S_0x1e27790 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1dc56e0 .param/l "i" 0 3 165, +C4<01101>;
S_0x1e0a3e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e27790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x203a3f0/d .functor AND 1, L_0x203cd70, L_0x203ced0, C4<1>, C4<1>;
L_0x203a3f0 .delay 1 (40,40,40) L_0x203a3f0/d;
L_0x203a810/d .functor NAND 1, L_0x203cd70, L_0x203ced0, C4<1>, C4<1>;
L_0x203a810 .delay 1 (20,20,20) L_0x203a810/d;
L_0x203a6b0/d .functor OR 1, L_0x203cd70, L_0x203ced0, C4<0>, C4<0>;
L_0x203a6b0 .delay 1 (40,40,40) L_0x203a6b0/d;
L_0x203acd0/d .functor NOR 1, L_0x203cd70, L_0x203ced0, C4<0>, C4<0>;
L_0x203acd0 .delay 1 (20,20,20) L_0x203acd0/d;
L_0x203ad90/d .functor XOR 1, L_0x203cd70, L_0x203ced0, C4<0>, C4<0>;
L_0x203ad90 .delay 1 (40,40,40) L_0x203ad90/d;
L_0x203b7d0/d .functor NOT 1, L_0x203aa10, C4<0>, C4<0>, C4<0>;
L_0x203b7d0 .delay 1 (10,10,10) L_0x203b7d0/d;
L_0x203b930/d .functor NOT 1, L_0x203aab0, C4<0>, C4<0>, C4<0>;
L_0x203b930 .delay 1 (10,10,10) L_0x203b930/d;
L_0x203b9f0/d .functor NOT 1, L_0x203ab50, C4<0>, C4<0>, C4<0>;
L_0x203b9f0 .delay 1 (10,10,10) L_0x203b9f0/d;
L_0x203bba0/d .functor AND 1, L_0x203b110, L_0x203b7d0, L_0x203b930, L_0x203b9f0;
L_0x203bba0 .delay 1 (80,80,80) L_0x203bba0/d;
L_0x203bd50/d .functor AND 1, L_0x203b110, L_0x203aa10, L_0x203b930, L_0x203b9f0;
L_0x203bd50 .delay 1 (80,80,80) L_0x203bd50/d;
L_0x203bf00/d .functor AND 1, L_0x203ad90, L_0x203b7d0, L_0x203aab0, L_0x203b9f0;
L_0x203bf00 .delay 1 (80,80,80) L_0x203bf00/d;
L_0x203c0f0/d .functor AND 1, L_0x203b110, L_0x203aa10, L_0x203aab0, L_0x203b9f0;
L_0x203c0f0 .delay 1 (80,80,80) L_0x203c0f0/d;
L_0x203c220/d .functor AND 1, L_0x203a3f0, L_0x203b7d0, L_0x203b930, L_0x203ab50;
L_0x203c220 .delay 1 (80,80,80) L_0x203c220/d;
L_0x203c480/d .functor AND 1, L_0x203a810, L_0x203aa10, L_0x203b930, L_0x203ab50;
L_0x203c480 .delay 1 (80,80,80) L_0x203c480/d;
L_0x203c1b0/d .functor AND 1, L_0x203acd0, L_0x203b7d0, L_0x203aab0, L_0x203ab50;
L_0x203c1b0 .delay 1 (80,80,80) L_0x203c1b0/d;
L_0x203c7e0/d .functor AND 1, L_0x203a6b0, L_0x203aa10, L_0x203aab0, L_0x203ab50;
L_0x203c7e0 .delay 1 (80,80,80) L_0x203c7e0/d;
L_0x203c980/0/0 .functor OR 1, L_0x203bba0, L_0x203bd50, L_0x203bf00, L_0x203c220;
L_0x203c980/0/4 .functor OR 1, L_0x203c480, L_0x203c1b0, L_0x203c7e0, L_0x203c0f0;
L_0x203c980/d .functor OR 1, L_0x203c980/0/0, L_0x203c980/0/4, C4<0>, C4<0>;
L_0x203c980 .delay 1 (160,160,160) L_0x203c980/d;
v0x1c03070_0 .net "a", 0 0, L_0x203cd70;  1 drivers
v0x1be5cb0_0 .net "addSub", 0 0, L_0x203b110;  1 drivers
v0x1be5d50_0 .net "andRes", 0 0, L_0x203a3f0;  1 drivers
v0x1bdfaf0_0 .net "b", 0 0, L_0x203ced0;  1 drivers
v0x1bdfbc0_0 .net "carryIn", 0 0, L_0x203a970;  1 drivers
v0x1d5e5b0_0 .net "carryOut", 0 0, L_0x203b5d0;  1 drivers
v0x1d5e680_0 .net "initialResult", 0 0, L_0x203c980;  1 drivers
v0x1d06bd0_0 .net "isAdd", 0 0, L_0x203bba0;  1 drivers
v0x1d06c70_0 .net "isAnd", 0 0, L_0x203c220;  1 drivers
v0x1d00dd0_0 .net "isNand", 0 0, L_0x203c480;  1 drivers
v0x1d00e70_0 .net "isNor", 0 0, L_0x203c1b0;  1 drivers
v0x1ce9820_0 .net "isOr", 0 0, L_0x203c7e0;  1 drivers
v0x1ce98c0_0 .net "isSLT", 0 0, L_0x203c0f0;  1 drivers
v0x1ce3a20_0 .net "isSub", 0 0, L_0x203bd50;  1 drivers
v0x1ce3ac0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1cc66d0_0 .net "isXor", 0 0, L_0x203bf00;  1 drivers
v0x1cc6790_0 .net "nandRes", 0 0, L_0x203a810;  1 drivers
v0x1ea3a60_0 .net "norRes", 0 0, L_0x203acd0;  1 drivers
v0x1ea3b20_0 .net "orRes", 0 0, L_0x203a6b0;  1 drivers
v0x1cb5340_0 .net "s0", 0 0, L_0x203aa10;  1 drivers
v0x1cb53e0_0 .net "s0inv", 0 0, L_0x203b7d0;  1 drivers
v0x1cb4050_0 .net "s1", 0 0, L_0x203aab0;  1 drivers
v0x1cb4110_0 .net "s1inv", 0 0, L_0x203b930;  1 drivers
v0x1d99260_0 .net "s2", 0 0, L_0x203ab50;  1 drivers
v0x1d99300_0 .net "s2inv", 0 0, L_0x203b9f0;  1 drivers
v0x1d986c0_0 .net "xorRes", 0 0, L_0x203ad90;  1 drivers
S_0x1de7280 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e0a3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x203aef0/d .functor XOR 1, L_0x203ced0, L_0x2070a90, C4<0>, C4<0>;
L_0x203aef0 .delay 1 (40,40,40) L_0x203aef0/d;
L_0x203afb0/d .functor XOR 1, L_0x203cd70, L_0x203aef0, C4<0>, C4<0>;
L_0x203afb0 .delay 1 (40,40,40) L_0x203afb0/d;
L_0x203b110/d .functor XOR 1, L_0x203afb0, L_0x203a970, C4<0>, C4<0>;
L_0x203b110 .delay 1 (40,40,40) L_0x203b110/d;
L_0x203b310/d .functor AND 1, L_0x203cd70, L_0x203aef0, C4<1>, C4<1>;
L_0x203b310 .delay 1 (40,40,40) L_0x203b310/d;
L_0x203a720/d .functor AND 1, L_0x203afb0, L_0x203a970, C4<1>, C4<1>;
L_0x203a720 .delay 1 (40,40,40) L_0x203a720/d;
L_0x203b5d0/d .functor OR 1, L_0x203b310, L_0x203a720, C4<0>, C4<0>;
L_0x203b5d0 .delay 1 (40,40,40) L_0x203b5d0/d;
v0x1de1480_0 .net "AandB", 0 0, L_0x203b310;  1 drivers
v0x1de1560_0 .net "BxorSub", 0 0, L_0x203aef0;  1 drivers
v0x1c6c4b0_0 .net "a", 0 0, L_0x203cd70;  alias, 1 drivers
v0x1c6c5a0_0 .net "b", 0 0, L_0x203ced0;  alias, 1 drivers
v0x1c5ae70_0 .net "carryin", 0 0, L_0x203a970;  alias, 1 drivers
v0x1c3d740_0 .net "carryout", 0 0, L_0x203b5d0;  alias, 1 drivers
v0x1c3d800_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c261d0_0 .net "res", 0 0, L_0x203b110;  alias, 1 drivers
v0x1c26290_0 .net "xAorB", 0 0, L_0x203afb0;  1 drivers
v0x1c20480_0 .net "xAorBandCin", 0 0, L_0x203a720;  1 drivers
S_0x1d97b20 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d06d10 .param/l "i" 0 3 165, +C4<01110>;
S_0x1d96f80 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1d97b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x203ce10/d .functor AND 1, L_0x203f780, L_0x203f8e0, C4<1>, C4<1>;
L_0x203ce10 .delay 1 (40,40,40) L_0x203ce10/d;
L_0x203d3d0/d .functor NAND 1, L_0x203f780, L_0x203f8e0, C4<1>, C4<1>;
L_0x203d3d0 .delay 1 (20,20,20) L_0x203d3d0/d;
L_0x203d530/d .functor OR 1, L_0x203f780, L_0x203f8e0, C4<0>, C4<0>;
L_0x203d530 .delay 1 (40,40,40) L_0x203d530/d;
L_0x203d6c0/d .functor NOR 1, L_0x203f780, L_0x203f8e0, C4<0>, C4<0>;
L_0x203d6c0 .delay 1 (20,20,20) L_0x203d6c0/d;
L_0x203d780/d .functor XOR 1, L_0x203f780, L_0x203f8e0, C4<0>, C4<0>;
L_0x203d780 .delay 1 (40,40,40) L_0x203d780/d;
L_0x203e1e0/d .functor NOT 1, L_0x203d110, C4<0>, C4<0>, C4<0>;
L_0x203e1e0 .delay 1 (10,10,10) L_0x203e1e0/d;
L_0x203e340/d .functor NOT 1, L_0x203d1b0, C4<0>, C4<0>, C4<0>;
L_0x203e340 .delay 1 (10,10,10) L_0x203e340/d;
L_0x203e400/d .functor NOT 1, L_0x203d250, C4<0>, C4<0>, C4<0>;
L_0x203e400 .delay 1 (10,10,10) L_0x203e400/d;
L_0x203e5b0/d .functor AND 1, L_0x203db00, L_0x203e1e0, L_0x203e340, L_0x203e400;
L_0x203e5b0 .delay 1 (80,80,80) L_0x203e5b0/d;
L_0x203e760/d .functor AND 1, L_0x203db00, L_0x203d110, L_0x203e340, L_0x203e400;
L_0x203e760 .delay 1 (80,80,80) L_0x203e760/d;
L_0x203e910/d .functor AND 1, L_0x203d780, L_0x203e1e0, L_0x203d1b0, L_0x203e400;
L_0x203e910 .delay 1 (80,80,80) L_0x203e910/d;
L_0x203eb00/d .functor AND 1, L_0x203db00, L_0x203d110, L_0x203d1b0, L_0x203e400;
L_0x203eb00 .delay 1 (80,80,80) L_0x203eb00/d;
L_0x203ec30/d .functor AND 1, L_0x203ce10, L_0x203e1e0, L_0x203e340, L_0x203d250;
L_0x203ec30 .delay 1 (80,80,80) L_0x203ec30/d;
L_0x203ee90/d .functor AND 1, L_0x203d3d0, L_0x203d110, L_0x203e340, L_0x203d250;
L_0x203ee90 .delay 1 (80,80,80) L_0x203ee90/d;
L_0x203ebc0/d .functor AND 1, L_0x203d6c0, L_0x203e1e0, L_0x203d1b0, L_0x203d250;
L_0x203ebc0 .delay 1 (80,80,80) L_0x203ebc0/d;
L_0x203f1f0/d .functor AND 1, L_0x203d530, L_0x203d110, L_0x203d1b0, L_0x203d250;
L_0x203f1f0 .delay 1 (80,80,80) L_0x203f1f0/d;
L_0x203f390/0/0 .functor OR 1, L_0x203e5b0, L_0x203e760, L_0x203e910, L_0x203ec30;
L_0x203f390/0/4 .functor OR 1, L_0x203ee90, L_0x203ebc0, L_0x203f1f0, L_0x203eb00;
L_0x203f390/d .functor OR 1, L_0x203f390/0/0, L_0x203f390/0/4, C4<0>, C4<0>;
L_0x203f390 .delay 1 (160,160,160) L_0x203f390/d;
v0x1bcfb20_0 .net "a", 0 0, L_0x203f780;  1 drivers
v0x1bcfbe0_0 .net "addSub", 0 0, L_0x203db00;  1 drivers
v0x1e67f40_0 .net "andRes", 0 0, L_0x203ce10;  1 drivers
v0x1e68010_0 .net "b", 0 0, L_0x203f8e0;  1 drivers
v0x1e62170_0 .net "carryIn", 0 0, L_0x203d5f0;  1 drivers
v0x1e62210_0 .net "carryOut", 0 0, L_0x203dfe0;  1 drivers
v0x1e5cfa0_0 .net "initialResult", 0 0, L_0x203f390;  1 drivers
v0x1e5d040_0 .net "isAdd", 0 0, L_0x203e5b0;  1 drivers
v0x1e4ac10_0 .net "isAnd", 0 0, L_0x203ec30;  1 drivers
v0x1e4acb0_0 .net "isNand", 0 0, L_0x203ee90;  1 drivers
v0x1e44e40_0 .net "isNor", 0 0, L_0x203ebc0;  1 drivers
v0x1e44ee0_0 .net "isOr", 0 0, L_0x203f1f0;  1 drivers
v0x1e3f070_0 .net "isSLT", 0 0, L_0x203eb00;  1 drivers
v0x1e3f130_0 .net "isSub", 0 0, L_0x203e760;  1 drivers
v0x1e3ecd0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e3ed70_0 .net "isXor", 0 0, L_0x203e910;  1 drivers
v0x1e27b20_0 .net "nandRes", 0 0, L_0x203d3d0;  1 drivers
v0x1e27bc0_0 .net "norRes", 0 0, L_0x203d6c0;  1 drivers
v0x1e1bf20_0 .net "orRes", 0 0, L_0x203d530;  1 drivers
v0x1e1bfe0_0 .net "s0", 0 0, L_0x203d110;  1 drivers
v0x1e0a770_0 .net "s0inv", 0 0, L_0x203e1e0;  1 drivers
v0x1e0a810_0 .net "s1", 0 0, L_0x203d1b0;  1 drivers
v0x1e04970_0 .net "s1inv", 0 0, L_0x203e340;  1 drivers
v0x1e04a30_0 .net "s2", 0 0, L_0x203d250;  1 drivers
v0x1dfeb70_0 .net "s2inv", 0 0, L_0x203e400;  1 drivers
v0x1dfec10_0 .net "xorRes", 0 0, L_0x203d780;  1 drivers
S_0x1d95840 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1d96f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x203d8e0/d .functor XOR 1, L_0x203f8e0, L_0x2070a90, C4<0>, C4<0>;
L_0x203d8e0 .delay 1 (40,40,40) L_0x203d8e0/d;
L_0x203d9a0/d .functor XOR 1, L_0x203f780, L_0x203d8e0, C4<0>, C4<0>;
L_0x203d9a0 .delay 1 (40,40,40) L_0x203d9a0/d;
L_0x203db00/d .functor XOR 1, L_0x203d9a0, L_0x203d5f0, C4<0>, C4<0>;
L_0x203db00 .delay 1 (40,40,40) L_0x203db00/d;
L_0x203dd00/d .functor AND 1, L_0x203f780, L_0x203d8e0, C4<1>, C4<1>;
L_0x203dd00 .delay 1 (40,40,40) L_0x203dd00/d;
L_0x203df70/d .functor AND 1, L_0x203d9a0, L_0x203d5f0, C4<1>, C4<1>;
L_0x203df70 .delay 1 (40,40,40) L_0x203df70/d;
L_0x203dfe0/d .functor OR 1, L_0x203dd00, L_0x203df70, C4<0>, C4<0>;
L_0x203dfe0 .delay 1 (40,40,40) L_0x203dfe0/d;
v0x1d94ca0_0 .net "AandB", 0 0, L_0x203dd00;  1 drivers
v0x1d94d40_0 .net "BxorSub", 0 0, L_0x203d8e0;  1 drivers
v0x1d94100_0 .net "a", 0 0, L_0x203f780;  alias, 1 drivers
v0x1d941a0_0 .net "b", 0 0, L_0x203f8e0;  alias, 1 drivers
v0x1d93560_0 .net "carryin", 0 0, L_0x203d5f0;  alias, 1 drivers
v0x1d929c0_0 .net "carryout", 0 0, L_0x203dfe0;  alias, 1 drivers
v0x1d92a80_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1d91e20_0 .net "res", 0 0, L_0x203db00;  alias, 1 drivers
v0x1d91ee0_0 .net "xAorB", 0 0, L_0x203d9a0;  1 drivers
v0x1ea3f50_0 .net "xAorBandCin", 0 0, L_0x203df70;  1 drivers
S_0x1dfe7d0 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e5d0e0 .param/l "i" 0 3 165, +C4<01111>;
S_0x1de7610 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1dfe7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x203f820/d .functor AND 1, L_0x20421c0, L_0x2042320, C4<1>, C4<1>;
L_0x203f820 .delay 1 (40,40,40) L_0x203f820/d;
L_0x203fe10/d .functor NAND 1, L_0x20421c0, L_0x2042320, C4<1>, C4<1>;
L_0x203fe10 .delay 1 (20,20,20) L_0x203fe10/d;
L_0x203ff70/d .functor OR 1, L_0x20421c0, L_0x2042320, C4<0>, C4<0>;
L_0x203ff70 .delay 1 (40,40,40) L_0x203ff70/d;
L_0x2040100/d .functor NOR 1, L_0x20421c0, L_0x2042320, C4<0>, C4<0>;
L_0x2040100 .delay 1 (20,20,20) L_0x2040100/d;
L_0x20401c0/d .functor XOR 1, L_0x20421c0, L_0x2042320, C4<0>, C4<0>;
L_0x20401c0 .delay 1 (40,40,40) L_0x20401c0/d;
L_0x2040c20/d .functor NOT 1, L_0x202d0b0, C4<0>, C4<0>, C4<0>;
L_0x2040c20 .delay 1 (10,10,10) L_0x2040c20/d;
L_0x2040d80/d .functor NOT 1, L_0x20427d0, C4<0>, C4<0>, C4<0>;
L_0x2040d80 .delay 1 (10,10,10) L_0x2040d80/d;
L_0x2040e40/d .functor NOT 1, L_0x2042870, C4<0>, C4<0>, C4<0>;
L_0x2040e40 .delay 1 (10,10,10) L_0x2040e40/d;
L_0x2040ff0/d .functor AND 1, L_0x2040540, L_0x2040c20, L_0x2040d80, L_0x2040e40;
L_0x2040ff0 .delay 1 (80,80,80) L_0x2040ff0/d;
L_0x20411a0/d .functor AND 1, L_0x2040540, L_0x202d0b0, L_0x2040d80, L_0x2040e40;
L_0x20411a0 .delay 1 (80,80,80) L_0x20411a0/d;
L_0x2041350/d .functor AND 1, L_0x20401c0, L_0x2040c20, L_0x20427d0, L_0x2040e40;
L_0x2041350 .delay 1 (80,80,80) L_0x2041350/d;
L_0x2041540/d .functor AND 1, L_0x2040540, L_0x202d0b0, L_0x20427d0, L_0x2040e40;
L_0x2041540 .delay 1 (80,80,80) L_0x2041540/d;
L_0x2041670/d .functor AND 1, L_0x203f820, L_0x2040c20, L_0x2040d80, L_0x2042870;
L_0x2041670 .delay 1 (80,80,80) L_0x2041670/d;
L_0x20418d0/d .functor AND 1, L_0x203fe10, L_0x202d0b0, L_0x2040d80, L_0x2042870;
L_0x20418d0 .delay 1 (80,80,80) L_0x20418d0/d;
L_0x2041600/d .functor AND 1, L_0x2040100, L_0x2040c20, L_0x20427d0, L_0x2042870;
L_0x2041600 .delay 1 (80,80,80) L_0x2041600/d;
L_0x2041c30/d .functor AND 1, L_0x203ff70, L_0x202d0b0, L_0x20427d0, L_0x2042870;
L_0x2041c30 .delay 1 (80,80,80) L_0x2041c30/d;
L_0x2041dd0/0/0 .functor OR 1, L_0x2040ff0, L_0x20411a0, L_0x2041350, L_0x2041670;
L_0x2041dd0/0/4 .functor OR 1, L_0x20418d0, L_0x2041600, L_0x2041c30, L_0x2041540;
L_0x2041dd0/d .functor OR 1, L_0x2041dd0/0/0, L_0x2041dd0/0/4, C4<0>, C4<0>;
L_0x2041dd0 .delay 1 (160,160,160) L_0x2041dd0/d;
v0x1c438a0_0 .net "a", 0 0, L_0x20421c0;  1 drivers
v0x1c43960_0 .net "addSub", 0 0, L_0x2040540;  1 drivers
v0x1c3dad0_0 .net "andRes", 0 0, L_0x203f820;  1 drivers
v0x1c3dba0_0 .net "b", 0 0, L_0x2042320;  1 drivers
v0x1c26560_0 .net "carryIn", 0 0, L_0x2040030;  1 drivers
v0x1c26600_0 .net "carryOut", 0 0, L_0x2040a20;  1 drivers
v0x1c20760_0 .net "initialResult", 0 0, L_0x2041dd0;  1 drivers
v0x1c20800_0 .net "isAdd", 0 0, L_0x2040ff0;  1 drivers
v0x1c1a960_0 .net "isAnd", 0 0, L_0x2041670;  1 drivers
v0x1c033c0_0 .net "isNand", 0 0, L_0x20418d0;  1 drivers
v0x1c03460_0 .net "isNor", 0 0, L_0x2041600;  1 drivers
v0x1bfd5c0_0 .net "isOr", 0 0, L_0x2041c30;  1 drivers
v0x1bfd680_0 .net "isSLT", 0 0, L_0x2041540;  1 drivers
v0x1be6040_0 .net "isSub", 0 0, L_0x20411a0;  1 drivers
v0x1be60e0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1be01f0_0 .net "isXor", 0 0, L_0x2041350;  1 drivers
v0x1be02b0_0 .net "nandRes", 0 0, L_0x203fe10;  1 drivers
v0x1c1aa00_0 .net "norRes", 0 0, L_0x2040100;  1 drivers
v0x1d64710_0 .net "orRes", 0 0, L_0x203ff70;  1 drivers
v0x1d647d0_0 .net "s0", 0 0, L_0x202d0b0;  1 drivers
v0x1d5e940_0 .net "s0inv", 0 0, L_0x2040c20;  1 drivers
v0x1d5e9e0_0 .net "s1", 0 0, L_0x20427d0;  1 drivers
v0x1d473d0_0 .net "s1inv", 0 0, L_0x2040d80;  1 drivers
v0x1d47490_0 .net "s2", 0 0, L_0x2042870;  1 drivers
v0x1d41600_0 .net "s2inv", 0 0, L_0x2040e40;  1 drivers
v0x1d416a0_0 .net "xorRes", 0 0, L_0x20401c0;  1 drivers
S_0x1c4ebb0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1de7610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2040320/d .functor XOR 1, L_0x2042320, L_0x2070a90, C4<0>, C4<0>;
L_0x2040320 .delay 1 (40,40,40) L_0x2040320/d;
L_0x20403e0/d .functor XOR 1, L_0x20421c0, L_0x2040320, C4<0>, C4<0>;
L_0x20403e0 .delay 1 (40,40,40) L_0x20403e0/d;
L_0x2040540/d .functor XOR 1, L_0x20403e0, L_0x2040030, C4<0>, C4<0>;
L_0x2040540 .delay 1 (40,40,40) L_0x2040540/d;
L_0x2040740/d .functor AND 1, L_0x20421c0, L_0x2040320, C4<1>, C4<1>;
L_0x2040740 .delay 1 (40,40,40) L_0x2040740/d;
L_0x20409b0/d .functor AND 1, L_0x20403e0, L_0x2040030, C4<1>, C4<1>;
L_0x20409b0 .delay 1 (40,40,40) L_0x20409b0/d;
L_0x2040a20/d .functor OR 1, L_0x2040740, L_0x20409b0, C4<0>, C4<0>;
L_0x2040a20 .delay 1 (40,40,40) L_0x2040a20/d;
v0x1c89a30_0 .net "AandB", 0 0, L_0x2040740;  1 drivers
v0x1c89ad0_0 .net "BxorSub", 0 0, L_0x2040320;  1 drivers
v0x1c83c60_0 .net "a", 0 0, L_0x20421c0;  alias, 1 drivers
v0x1c83d30_0 .net "b", 0 0, L_0x2042320;  alias, 1 drivers
v0x1c7de90_0 .net "carryin", 0 0, L_0x2040030;  alias, 1 drivers
v0x1c7daf0_0 .net "carryout", 0 0, L_0x2040a20;  alias, 1 drivers
v0x1c7dbb0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c7d770_0 .net "res", 0 0, L_0x2040540;  alias, 1 drivers
v0x1c7d830_0 .net "xAorB", 0 0, L_0x20403e0;  1 drivers
v0x1c49670_0 .net "xAorBandCin", 0 0, L_0x20409b0;  1 drivers
S_0x1d3b830 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c89b70 .param/l "i" 0 3 165, +C4<010000>;
S_0x1d24280 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1d3b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2042260/d .functor AND 1, L_0x2044d20, L_0x2044e80, C4<1>, C4<1>;
L_0x2042260 .delay 1 (40,40,40) L_0x2042260/d;
L_0x2042520/d .functor NAND 1, L_0x2044d20, L_0x2044e80, C4<1>, C4<1>;
L_0x2042520 .delay 1 (20,20,20) L_0x2042520/d;
L_0x2042680/d .functor OR 1, L_0x2044d20, L_0x2044e80, C4<0>, C4<0>;
L_0x2042680 .delay 1 (40,40,40) L_0x2042680/d;
L_0x2042cb0/d .functor NOR 1, L_0x2044d20, L_0x2044e80, C4<0>, C4<0>;
L_0x2042cb0 .delay 1 (20,20,20) L_0x2042cb0/d;
L_0x2042d20/d .functor XOR 1, L_0x2044d20, L_0x2044e80, C4<0>, C4<0>;
L_0x2042d20 .delay 1 (40,40,40) L_0x2042d20/d;
L_0x2043780/d .functor NOT 1, L_0x2045160, C4<0>, C4<0>, C4<0>;
L_0x2043780 .delay 1 (10,10,10) L_0x2043780/d;
L_0x20438e0/d .functor NOT 1, L_0x2042910, C4<0>, C4<0>, C4<0>;
L_0x20438e0 .delay 1 (10,10,10) L_0x20438e0/d;
L_0x20439a0/d .functor NOT 1, L_0x20429b0, C4<0>, C4<0>, C4<0>;
L_0x20439a0 .delay 1 (10,10,10) L_0x20439a0/d;
L_0x2043b50/d .functor AND 1, L_0x20430a0, L_0x2043780, L_0x20438e0, L_0x20439a0;
L_0x2043b50 .delay 1 (80,80,80) L_0x2043b50/d;
L_0x2043d00/d .functor AND 1, L_0x20430a0, L_0x2045160, L_0x20438e0, L_0x20439a0;
L_0x2043d00 .delay 1 (80,80,80) L_0x2043d00/d;
L_0x2043eb0/d .functor AND 1, L_0x2042d20, L_0x2043780, L_0x2042910, L_0x20439a0;
L_0x2043eb0 .delay 1 (80,80,80) L_0x2043eb0/d;
L_0x20440a0/d .functor AND 1, L_0x20430a0, L_0x2045160, L_0x2042910, L_0x20439a0;
L_0x20440a0 .delay 1 (80,80,80) L_0x20440a0/d;
L_0x20441d0/d .functor AND 1, L_0x2042260, L_0x2043780, L_0x20438e0, L_0x20429b0;
L_0x20441d0 .delay 1 (80,80,80) L_0x20441d0/d;
L_0x2044430/d .functor AND 1, L_0x2042520, L_0x2045160, L_0x20438e0, L_0x20429b0;
L_0x2044430 .delay 1 (80,80,80) L_0x2044430/d;
L_0x2044160/d .functor AND 1, L_0x2042cb0, L_0x2043780, L_0x2042910, L_0x20429b0;
L_0x2044160 .delay 1 (80,80,80) L_0x2044160/d;
L_0x2044790/d .functor AND 1, L_0x2042680, L_0x2045160, L_0x2042910, L_0x20429b0;
L_0x2044790 .delay 1 (80,80,80) L_0x2044790/d;
L_0x2044930/0/0 .functor OR 1, L_0x2043b50, L_0x2043d00, L_0x2043eb0, L_0x20441d0;
L_0x2044930/0/4 .functor OR 1, L_0x2044430, L_0x2044160, L_0x2044790, L_0x20440a0;
L_0x2044930/d .functor OR 1, L_0x2044930/0/0, L_0x2044930/0/4, C4<0>, C4<0>;
L_0x2044930 .delay 1 (160,160,160) L_0x2044930/d;
v0x1cddc10_0 .net "a", 0 0, L_0x2044d20;  1 drivers
v0x1cddce0_0 .net "addSub", 0 0, L_0x20430a0;  1 drivers
v0x1cdd890_0 .net "andRes", 0 0, L_0x2042260;  1 drivers
v0x1cdd960_0 .net "b", 0 0, L_0x2044e80;  1 drivers
v0x1cc6a60_0 .net "carryIn", 0 0, L_0x2045030;  1 drivers
v0x1cc6b00_0 .net "carryOut", 0 0, L_0x2043580;  1 drivers
v0x1cc0c60_0 .net "initialResult", 0 0, L_0x2044930;  1 drivers
v0x1cc0d00_0 .net "isAdd", 0 0, L_0x2043b50;  1 drivers
v0x1da9180_0 .net "isAnd", 0 0, L_0x20441d0;  1 drivers
v0x1da9220_0 .net "isNand", 0 0, L_0x2044430;  1 drivers
v0x1da71e0_0 .net "isNor", 0 0, L_0x2044160;  1 drivers
v0x1da72a0_0 .net "isOr", 0 0, L_0x2044790;  1 drivers
v0x1e6d9f0_0 .net "isSLT", 0 0, L_0x20440a0;  1 drivers
v0x1e6dab0_0 .net "isSub", 0 0, L_0x2043d00;  1 drivers
v0x1ded0c0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1ded160_0 .net "isXor", 0 0, L_0x2043eb0;  1 drivers
v0x1c66d60_0 .net "nandRes", 0 0, L_0x2042520;  1 drivers
v0x1c60fb0_0 .net "norRes", 0 0, L_0x2042cb0;  1 drivers
v0x1c61070_0 .net "orRes", 0 0, L_0x2042680;  1 drivers
v0x1bdfe40_0 .net "s0", 0 0, L_0x2045160;  1 drivers
v0x1bdff00_0 .net "s0inv", 0 0, L_0x2043780;  1 drivers
v0x1dc72a0_0 .net "s1", 0 0, L_0x2042910;  1 drivers
v0x1dc7360_0 .net "s1inv", 0 0, L_0x20438e0;  1 drivers
v0x1dc4bf0_0 .net "s2", 0 0, L_0x20429b0;  1 drivers
v0x1dc4cb0_0 .net "s2inv", 0 0, L_0x20439a0;  1 drivers
v0x1e791c0_0 .net "xorRes", 0 0, L_0x2042d20;  1 drivers
S_0x1d06f60 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1d24280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2042e80/d .functor XOR 1, L_0x2044e80, L_0x2070a90, C4<0>, C4<0>;
L_0x2042e80 .delay 1 (40,40,40) L_0x2042e80/d;
L_0x2042f40/d .functor XOR 1, L_0x2044d20, L_0x2042e80, C4<0>, C4<0>;
L_0x2042f40 .delay 1 (40,40,40) L_0x2042f40/d;
L_0x20430a0/d .functor XOR 1, L_0x2042f40, L_0x2045030, C4<0>, C4<0>;
L_0x20430a0 .delay 1 (40,40,40) L_0x20430a0/d;
L_0x20432a0/d .functor AND 1, L_0x2044d20, L_0x2042e80, C4<1>, C4<1>;
L_0x20432a0 .delay 1 (40,40,40) L_0x20432a0/d;
L_0x2043510/d .functor AND 1, L_0x2042f40, L_0x2045030, C4<1>, C4<1>;
L_0x2043510 .delay 1 (40,40,40) L_0x2043510/d;
L_0x2043580/d .functor OR 1, L_0x20432a0, L_0x2043510, C4<0>, C4<0>;
L_0x2043580 .delay 1 (40,40,40) L_0x2043580/d;
v0x1d01160_0 .net "AandB", 0 0, L_0x20432a0;  1 drivers
v0x1d01200_0 .net "BxorSub", 0 0, L_0x2042e80;  1 drivers
v0x1cfb360_0 .net "a", 0 0, L_0x2044d20;  alias, 1 drivers
v0x1cfb430_0 .net "b", 0 0, L_0x2044e80;  alias, 1 drivers
v0x1cfafc0_0 .net "carryin", 0 0, L_0x2045030;  alias, 1 drivers
v0x1ce9bb0_0 .net "carryout", 0 0, L_0x2043580;  alias, 1 drivers
v0x1ce9c70_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1ce3db0_0 .net "res", 0 0, L_0x20430a0;  alias, 1 drivers
v0x1ce3e70_0 .net "xAorB", 0 0, L_0x2042f40;  1 drivers
v0x1cddfb0_0 .net "xAorBandCin", 0 0, L_0x2043510;  1 drivers
S_0x1e734a0 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d012a0 .param/l "i" 0 3 165, +C4<010001>;
S_0x1e6d6f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e734a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2044dc0/d .functor AND 1, L_0x2047670, L_0x20477d0, C4<1>, C4<1>;
L_0x2044dc0 .delay 1 (40,40,40) L_0x2044dc0/d;
L_0x2042af0/d .functor NAND 1, L_0x2047670, L_0x20477d0, C4<1>, C4<1>;
L_0x2042af0 .delay 1 (20,20,20) L_0x2042af0/d;
L_0x2045590/d .functor OR 1, L_0x2047670, L_0x20477d0, C4<0>, C4<0>;
L_0x2045590 .delay 1 (40,40,40) L_0x2045590/d;
L_0x2045720/d .functor NOR 1, L_0x2047670, L_0x20477d0, C4<0>, C4<0>;
L_0x2045720 .delay 1 (20,20,20) L_0x2045720/d;
L_0x20457e0/d .functor XOR 1, L_0x2047670, L_0x20477d0, C4<0>, C4<0>;
L_0x20457e0 .delay 1 (40,40,40) L_0x20457e0/d;
L_0x2046240/d .functor NOT 1, L_0x2045290, C4<0>, C4<0>, C4<0>;
L_0x2046240 .delay 1 (10,10,10) L_0x2046240/d;
L_0x20463a0/d .functor NOT 1, L_0x2045330, C4<0>, C4<0>, C4<0>;
L_0x20463a0 .delay 1 (10,10,10) L_0x20463a0/d;
L_0x2046460/d .functor NOT 1, L_0x20453d0, C4<0>, C4<0>, C4<0>;
L_0x2046460 .delay 1 (10,10,10) L_0x2046460/d;
L_0x2046610/d .functor AND 1, L_0x2045b60, L_0x2046240, L_0x20463a0, L_0x2046460;
L_0x2046610 .delay 1 (80,80,80) L_0x2046610/d;
L_0x20467c0/d .functor AND 1, L_0x2045b60, L_0x2045290, L_0x20463a0, L_0x2046460;
L_0x20467c0 .delay 1 (80,80,80) L_0x20467c0/d;
L_0x2046970/d .functor AND 1, L_0x20457e0, L_0x2046240, L_0x2045330, L_0x2046460;
L_0x2046970 .delay 1 (80,80,80) L_0x2046970/d;
L_0x2046b60/d .functor AND 1, L_0x2045b60, L_0x2045290, L_0x2045330, L_0x2046460;
L_0x2046b60 .delay 1 (80,80,80) L_0x2046b60/d;
L_0x2046c90/d .functor AND 1, L_0x2044dc0, L_0x2046240, L_0x20463a0, L_0x20453d0;
L_0x2046c90 .delay 1 (80,80,80) L_0x2046c90/d;
L_0x20356b0/d .functor AND 1, L_0x2042af0, L_0x2045290, L_0x20463a0, L_0x20453d0;
L_0x20356b0 .delay 1 (80,80,80) L_0x20356b0/d;
L_0x2046c20/d .functor AND 1, L_0x2045720, L_0x2046240, L_0x2045330, L_0x20453d0;
L_0x2046c20 .delay 1 (80,80,80) L_0x2046c20/d;
L_0x20470e0/d .functor AND 1, L_0x2045590, L_0x2045290, L_0x2045330, L_0x20453d0;
L_0x20470e0 .delay 1 (80,80,80) L_0x20470e0/d;
L_0x2047280/0/0 .functor OR 1, L_0x2046610, L_0x20467c0, L_0x2046970, L_0x2046c90;
L_0x2047280/0/4 .functor OR 1, L_0x20356b0, L_0x2046c20, L_0x20470e0, L_0x2046b60;
L_0x2047280/d .functor OR 1, L_0x2047280/0/0, L_0x2047280/0/4, C4<0>, C4<0>;
L_0x2047280 .delay 1 (160,160,160) L_0x2047280/d;
v0x1e0ff60_0 .net "a", 0 0, L_0x2047670;  1 drivers
v0x1e10020_0 .net "addSub", 0 0, L_0x2045b60;  1 drivers
v0x1df8890_0 .net "andRes", 0 0, L_0x2044dc0;  1 drivers
v0x1df8930_0 .net "b", 0 0, L_0x20477d0;  1 drivers
v0x1df2b70_0 .net "carryIn", 0 0, L_0x2045650;  1 drivers
v0x1df2c10_0 .net "carryOut", 0 0, L_0x2046040;  1 drivers
v0x1decdc0_0 .net "initialResult", 0 0, L_0x2047280;  1 drivers
v0x1dece60_0 .net "isAdd", 0 0, L_0x2046610;  1 drivers
v0x1ddb4a0_0 .net "isAnd", 0 0, L_0x2046c90;  1 drivers
v0x1ddb540_0 .net "isNand", 0 0, L_0x20356b0;  1 drivers
v0x1dd5780_0 .net "isNor", 0 0, L_0x2046c20;  1 drivers
v0x1dd5840_0 .net "isOr", 0 0, L_0x20470e0;  1 drivers
v0x1c8f220_0 .net "isSLT", 0 0, L_0x2046b60;  1 drivers
v0x1c8f2e0_0 .net "isSub", 0 0, L_0x20467c0;  1 drivers
v0x1c77be0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c77c80_0 .net "isXor", 0 0, L_0x2046970;  1 drivers
v0x1c71ec0_0 .net "nandRes", 0 0, L_0x2042af0;  1 drivers
v0x1c6c1b0_0 .net "norRes", 0 0, L_0x2045720;  1 drivers
v0x1c6c250_0 .net "orRes", 0 0, L_0x2045590;  1 drivers
v0x1c54b60_0 .net "s0", 0 0, L_0x2045290;  1 drivers
v0x1c54c20_0 .net "s0inv", 0 0, L_0x2046240;  1 drivers
v0x1c4ee40_0 .net "s1", 0 0, L_0x2045330;  1 drivers
v0x1c4ef00_0 .net "s1inv", 0 0, L_0x20463a0;  1 drivers
v0x1c377e0_0 .net "s2", 0 0, L_0x20453d0;  1 drivers
v0x1c378a0_0 .net "s2inv", 0 0, L_0x2046460;  1 drivers
v0x1c31ac0_0 .net "xorRes", 0 0, L_0x20457e0;  1 drivers
S_0x1e56150 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e6d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2045940/d .functor XOR 1, L_0x20477d0, L_0x2070a90, C4<0>, C4<0>;
L_0x2045940 .delay 1 (40,40,40) L_0x2045940/d;
L_0x2045a00/d .functor XOR 1, L_0x2047670, L_0x2045940, C4<0>, C4<0>;
L_0x2045a00 .delay 1 (40,40,40) L_0x2045a00/d;
L_0x2045b60/d .functor XOR 1, L_0x2045a00, L_0x2045650, C4<0>, C4<0>;
L_0x2045b60 .delay 1 (40,40,40) L_0x2045b60/d;
L_0x2045d60/d .functor AND 1, L_0x2047670, L_0x2045940, C4<1>, C4<1>;
L_0x2045d60 .delay 1 (40,40,40) L_0x2045d60/d;
L_0x2045fd0/d .functor AND 1, L_0x2045a00, L_0x2045650, C4<1>, C4<1>;
L_0x2045fd0 .delay 1 (40,40,40) L_0x2045fd0/d;
L_0x2046040/d .functor OR 1, L_0x2045d60, L_0x2045fd0, C4<0>, C4<0>;
L_0x2046040 .delay 1 (40,40,40) L_0x2046040/d;
v0x1e38da0_0 .net "AandB", 0 0, L_0x2045d60;  1 drivers
v0x1e38e60_0 .net "BxorSub", 0 0, L_0x2045940;  1 drivers
v0x1e33080_0 .net "a", 0 0, L_0x2047670;  alias, 1 drivers
v0x1e33150_0 .net "b", 0 0, L_0x20477d0;  alias, 1 drivers
v0x1e2d290_0 .net "carryin", 0 0, L_0x2045650;  alias, 1 drivers
v0x1e2d3a0_0 .net "carryout", 0 0, L_0x2046040;  alias, 1 drivers
v0x1e1b9a0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e1ba40_0 .net "res", 0 0, L_0x2045b60;  alias, 1 drivers
v0x1e15c80_0 .net "xAorB", 0 0, L_0x2045a00;  1 drivers
v0x1e15d40_0 .net "xAorBandCin", 0 0, L_0x2045fd0;  1 drivers
S_0x1c14680 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1df8a00 .param/l "i" 0 3 165, +C4<010010>;
S_0x1c0e960 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1c14680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2047710/d .functor AND 1, L_0x2049fe0, L_0x204a140, C4<1>, C4<1>;
L_0x2047710 .delay 1 (40,40,40) L_0x2047710/d;
L_0x2047cf0/d .functor NAND 1, L_0x2049fe0, L_0x204a140, C4<1>, C4<1>;
L_0x2047cf0 .delay 1 (20,20,20) L_0x2047cf0/d;
L_0x2046ef0/d .functor OR 1, L_0x2049fe0, L_0x204a140, C4<0>, C4<0>;
L_0x2046ef0 .delay 1 (40,40,40) L_0x2046ef0/d;
L_0x2047f70/d .functor NOR 1, L_0x2049fe0, L_0x204a140, C4<0>, C4<0>;
L_0x2047f70 .delay 1 (20,20,20) L_0x2047f70/d;
L_0x2047fe0/d .functor XOR 1, L_0x2049fe0, L_0x204a140, C4<0>, C4<0>;
L_0x2047fe0 .delay 1 (40,40,40) L_0x2047fe0/d;
L_0x20489f0/d .functor NOT 1, L_0x2047a10, C4<0>, C4<0>, C4<0>;
L_0x20489f0 .delay 1 (10,10,10) L_0x20489f0/d;
L_0x2048b50/d .functor NOT 1, L_0x2047ab0, C4<0>, C4<0>, C4<0>;
L_0x2048b50 .delay 1 (10,10,10) L_0x2048b50/d;
L_0x2048bc0/d .functor NOT 1, L_0x2047b50, C4<0>, C4<0>, C4<0>;
L_0x2048bc0 .delay 1 (10,10,10) L_0x2048bc0/d;
L_0x2048d70/d .functor AND 1, L_0x2048310, L_0x20489f0, L_0x2048b50, L_0x2048bc0;
L_0x2048d70 .delay 1 (80,80,80) L_0x2048d70/d;
L_0x2048f20/d .functor AND 1, L_0x2048310, L_0x2047a10, L_0x2048b50, L_0x2048bc0;
L_0x2048f20 .delay 1 (80,80,80) L_0x2048f20/d;
L_0x2049130/d .functor AND 1, L_0x2047fe0, L_0x20489f0, L_0x2047ab0, L_0x2048bc0;
L_0x2049130 .delay 1 (80,80,80) L_0x2049130/d;
L_0x2049310/d .functor AND 1, L_0x2048310, L_0x2047a10, L_0x2047ab0, L_0x2048bc0;
L_0x2049310 .delay 1 (80,80,80) L_0x2049310/d;
L_0x20494e0/d .functor AND 1, L_0x2047710, L_0x20489f0, L_0x2048b50, L_0x2047b50;
L_0x20494e0 .delay 1 (80,80,80) L_0x20494e0/d;
L_0x20496c0/d .functor AND 1, L_0x2047cf0, L_0x2047a10, L_0x2048b50, L_0x2047b50;
L_0x20496c0 .delay 1 (80,80,80) L_0x20496c0/d;
L_0x2049470/d .functor AND 1, L_0x2047f70, L_0x20489f0, L_0x2047ab0, L_0x2047b50;
L_0x2049470 .delay 1 (80,80,80) L_0x2049470/d;
L_0x2049a50/d .functor AND 1, L_0x2046ef0, L_0x2047a10, L_0x2047ab0, L_0x2047b50;
L_0x2049a50 .delay 1 (80,80,80) L_0x2049a50/d;
L_0x2049bf0/0/0 .functor OR 1, L_0x2048d70, L_0x2048f20, L_0x2049130, L_0x20494e0;
L_0x2049bf0/0/4 .functor OR 1, L_0x20496c0, L_0x2049470, L_0x2049a50, L_0x2049310;
L_0x2049bf0/d .functor OR 1, L_0x2049bf0/0/0, L_0x2049bf0/0/4, C4<0>, C4<0>;
L_0x2049bf0 .delay 1 (160,160,160) L_0x2049bf0/d;
v0x1d0c6b0_0 .net "a", 0 0, L_0x2049fe0;  1 drivers
v0x1d0c770_0 .net "addSub", 0 0, L_0x2048310;  1 drivers
v0x1cf50c0_0 .net "andRes", 0 0, L_0x2047710;  1 drivers
v0x1cf5160_0 .net "b", 0 0, L_0x204a140;  1 drivers
v0x1cef3a0_0 .net "carryIn", 0 0, L_0x2047ea0;  1 drivers
v0x1cef440_0 .net "carryOut", 0 0, L_0x20487f0;  1 drivers
v0x1cd7ce0_0 .net "initialResult", 0 0, L_0x2049bf0;  1 drivers
v0x1cd7d80_0 .net "isAdd", 0 0, L_0x2048d70;  1 drivers
v0x1cd1fc0_0 .net "isAnd", 0 0, L_0x20494e0;  1 drivers
v0x1ccc1d0_0 .net "isNand", 0 0, L_0x20496c0;  1 drivers
v0x1ccc270_0 .net "isNor", 0 0, L_0x2049470;  1 drivers
v0x1dc3520_0 .net "isOr", 0 0, L_0x2049a50;  1 drivers
v0x1dc35e0_0 .net "isSLT", 0 0, L_0x2049310;  1 drivers
v0x1dc3050_0 .net "isSub", 0 0, L_0x2048f20;  1 drivers
v0x1dc3110_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1dc2b80_0 .net "isXor", 0 0, L_0x2049130;  1 drivers
v0x1dc2c40_0 .net "nandRes", 0 0, L_0x2047cf0;  1 drivers
v0x1dc27c0_0 .net "norRes", 0 0, L_0x2047f70;  1 drivers
v0x1cd2060_0 .net "orRes", 0 0, L_0x2046ef0;  1 drivers
v0x1dc21e0_0 .net "s0", 0 0, L_0x2047a10;  1 drivers
v0x1dc22a0_0 .net "s0inv", 0 0, L_0x20489f0;  1 drivers
v0x1dc1d10_0 .net "s1", 0 0, L_0x2047ab0;  1 drivers
v0x1dc1dd0_0 .net "s1inv", 0 0, L_0x2048b50;  1 drivers
v0x1dc1840_0 .net "s2", 0 0, L_0x2047b50;  1 drivers
v0x1dc1900_0 .net "s2inv", 0 0, L_0x2048bc0;  1 drivers
v0x1dc1370_0 .net "xorRes", 0 0, L_0x2047fe0;  1 drivers
S_0x1bf1580 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1c0e960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2048140/d .functor XOR 1, L_0x204a140, L_0x2070a90, C4<0>, C4<0>;
L_0x2048140 .delay 1 (40,40,40) L_0x2048140/d;
L_0x20481b0/d .functor XOR 1, L_0x2049fe0, L_0x2048140, C4<0>, C4<0>;
L_0x20481b0 .delay 1 (40,40,40) L_0x20481b0/d;
L_0x2048310/d .functor XOR 1, L_0x20481b0, L_0x2047ea0, C4<0>, C4<0>;
L_0x2048310 .delay 1 (40,40,40) L_0x2048310/d;
L_0x2048510/d .functor AND 1, L_0x2049fe0, L_0x2048140, C4<1>, C4<1>;
L_0x2048510 .delay 1 (40,40,40) L_0x2048510/d;
L_0x2048780/d .functor AND 1, L_0x20481b0, L_0x2047ea0, C4<1>, C4<1>;
L_0x2048780 .delay 1 (40,40,40) L_0x2048780/d;
L_0x20487f0/d .functor OR 1, L_0x2048510, L_0x2048780, C4<0>, C4<0>;
L_0x20487f0 .delay 1 (40,40,40) L_0x20487f0/d;
v0x1d58650_0 .net "AandB", 0 0, L_0x2048510;  1 drivers
v0x1d58710_0 .net "BxorSub", 0 0, L_0x2048140;  1 drivers
v0x1d52930_0 .net "a", 0 0, L_0x2049fe0;  alias, 1 drivers
v0x1d529d0_0 .net "b", 0 0, L_0x204a140;  alias, 1 drivers
v0x1d35560_0 .net "carryin", 0 0, L_0x2047ea0;  alias, 1 drivers
v0x1d35670_0 .net "carryout", 0 0, L_0x20487f0;  alias, 1 drivers
v0x1d181e0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1d18280_0 .net "res", 0 0, L_0x2048310;  alias, 1 drivers
v0x1d124c0_0 .net "xAorB", 0 0, L_0x20481b0;  1 drivers
v0x1d12580_0 .net "xAorBandCin", 0 0, L_0x2048780;  1 drivers
S_0x1dc0ea0 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1cef510 .param/l "i" 0 3 165, +C4<010011>;
S_0x1dc09d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1dc0ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x204a080/d .functor AND 1, L_0x204c970, L_0x204cad0, C4<1>, C4<1>;
L_0x204a080 .delay 1 (40,40,40) L_0x204a080/d;
L_0x20498b0/d .functor NAND 1, L_0x204c970, L_0x204cad0, C4<1>, C4<1>;
L_0x20498b0 .delay 1 (20,20,20) L_0x20498b0/d;
L_0x204a6e0/d .functor OR 1, L_0x204c970, L_0x204cad0, C4<0>, C4<0>;
L_0x204a6e0 .delay 1 (40,40,40) L_0x204a6e0/d;
L_0x204a8d0/d .functor NOR 1, L_0x204c970, L_0x204cad0, C4<0>, C4<0>;
L_0x204a8d0 .delay 1 (20,20,20) L_0x204a8d0/d;
L_0x204a990/d .functor XOR 1, L_0x204c970, L_0x204cad0, C4<0>, C4<0>;
L_0x204a990 .delay 1 (40,40,40) L_0x204a990/d;
L_0x204b380/d .functor NOT 1, L_0x204a390, C4<0>, C4<0>, C4<0>;
L_0x204b380 .delay 1 (10,10,10) L_0x204b380/d;
L_0x204b4e0/d .functor NOT 1, L_0x204a430, C4<0>, C4<0>, C4<0>;
L_0x204b4e0 .delay 1 (10,10,10) L_0x204b4e0/d;
L_0x204b550/d .functor NOT 1, L_0x204a4d0, C4<0>, C4<0>, C4<0>;
L_0x204b550 .delay 1 (10,10,10) L_0x204b550/d;
L_0x204b700/d .functor AND 1, L_0x204ad10, L_0x204b380, L_0x204b4e0, L_0x204b550;
L_0x204b700 .delay 1 (80,80,80) L_0x204b700/d;
L_0x204b8b0/d .functor AND 1, L_0x204ad10, L_0x204a390, L_0x204b4e0, L_0x204b550;
L_0x204b8b0 .delay 1 (80,80,80) L_0x204b8b0/d;
L_0x204bac0/d .functor AND 1, L_0x204a990, L_0x204b380, L_0x204a430, L_0x204b550;
L_0x204bac0 .delay 1 (80,80,80) L_0x204bac0/d;
L_0x204bca0/d .functor AND 1, L_0x204ad10, L_0x204a390, L_0x204a430, L_0x204b550;
L_0x204bca0 .delay 1 (80,80,80) L_0x204bca0/d;
L_0x204be70/d .functor AND 1, L_0x204a080, L_0x204b380, L_0x204b4e0, L_0x204a4d0;
L_0x204be70 .delay 1 (80,80,80) L_0x204be70/d;
L_0x204c050/d .functor AND 1, L_0x20498b0, L_0x204a390, L_0x204b4e0, L_0x204a4d0;
L_0x204c050 .delay 1 (80,80,80) L_0x204c050/d;
L_0x204be00/d .functor AND 1, L_0x204a8d0, L_0x204b380, L_0x204a430, L_0x204a4d0;
L_0x204be00 .delay 1 (80,80,80) L_0x204be00/d;
L_0x204c3e0/d .functor AND 1, L_0x204a6e0, L_0x204a390, L_0x204a430, L_0x204a4d0;
L_0x204c3e0 .delay 1 (80,80,80) L_0x204c3e0/d;
L_0x204c580/0/0 .functor OR 1, L_0x204b700, L_0x204b8b0, L_0x204bac0, L_0x204be70;
L_0x204c580/0/4 .functor OR 1, L_0x204c050, L_0x204be00, L_0x204c3e0, L_0x204bca0;
L_0x204c580/d .functor OR 1, L_0x204c580/0/0, L_0x204c580/0/4, C4<0>, C4<0>;
L_0x204c580 .delay 1 (160,160,160) L_0x204c580/d;
v0x1dbde80_0 .net "a", 0 0, L_0x204c970;  1 drivers
v0x1dbdf40_0 .net "addSub", 0 0, L_0x204ad10;  1 drivers
v0x1dbd9b0_0 .net "andRes", 0 0, L_0x204a080;  1 drivers
v0x1dbda80_0 .net "b", 0 0, L_0x204cad0;  1 drivers
v0x1dbd4e0_0 .net "carryIn", 0 0, L_0x204a2f0;  1 drivers
v0x1dbd580_0 .net "carryOut", 0 0, L_0x204b180;  1 drivers
v0x1dbd010_0 .net "initialResult", 0 0, L_0x204c580;  1 drivers
v0x1dbd0b0_0 .net "isAdd", 0 0, L_0x204b700;  1 drivers
v0x1dbcb30_0 .net "isAnd", 0 0, L_0x204be70;  1 drivers
v0x1dbcbd0_0 .net "isNand", 0 0, L_0x204c050;  1 drivers
v0x1dbc660_0 .net "isNor", 0 0, L_0x204be00;  1 drivers
v0x1dbc700_0 .net "isOr", 0 0, L_0x204c3e0;  1 drivers
v0x1dbc180_0 .net "isSLT", 0 0, L_0x204bca0;  1 drivers
v0x1dbc240_0 .net "isSub", 0 0, L_0x204b8b0;  1 drivers
v0x1dc4130_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1dc41d0_0 .net "isXor", 0 0, L_0x204bac0;  1 drivers
v0x1da9640_0 .net "nandRes", 0 0, L_0x20498b0;  1 drivers
v0x1dabcd0_0 .net "norRes", 0 0, L_0x204a8d0;  1 drivers
v0x1dabd90_0 .net "orRes", 0 0, L_0x204a6e0;  1 drivers
v0x1dab800_0 .net "s0", 0 0, L_0x204a390;  1 drivers
v0x1dab8c0_0 .net "s0inv", 0 0, L_0x204b380;  1 drivers
v0x1dab330_0 .net "s1", 0 0, L_0x204a430;  1 drivers
v0x1dab3f0_0 .net "s1inv", 0 0, L_0x204b4e0;  1 drivers
v0x1daae60_0 .net "s2", 0 0, L_0x204a4d0;  1 drivers
v0x1daaf20_0 .net "s2inv", 0 0, L_0x204b550;  1 drivers
v0x1daa990_0 .net "xorRes", 0 0, L_0x204a990;  1 drivers
S_0x1dc0030 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1dc09d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x204aaf0/d .functor XOR 1, L_0x204cad0, L_0x2070a90, C4<0>, C4<0>;
L_0x204aaf0 .delay 1 (40,40,40) L_0x204aaf0/d;
L_0x204abb0/d .functor XOR 1, L_0x204c970, L_0x204aaf0, C4<0>, C4<0>;
L_0x204abb0 .delay 1 (40,40,40) L_0x204abb0/d;
L_0x204ad10/d .functor XOR 1, L_0x204abb0, L_0x204a2f0, C4<0>, C4<0>;
L_0x204ad10 .delay 1 (40,40,40) L_0x204ad10/d;
L_0x204af10/d .functor AND 1, L_0x204c970, L_0x204aaf0, C4<1>, C4<1>;
L_0x204af10 .delay 1 (40,40,40) L_0x204af10/d;
L_0x204a750/d .functor AND 1, L_0x204abb0, L_0x204a2f0, C4<1>, C4<1>;
L_0x204a750 .delay 1 (40,40,40) L_0x204a750/d;
L_0x204b180/d .functor OR 1, L_0x204af10, L_0x204a750, C4<0>, C4<0>;
L_0x204b180 .delay 1 (40,40,40) L_0x204b180/d;
v0x1dbfb60_0 .net "AandB", 0 0, L_0x204af10;  1 drivers
v0x1dbfc40_0 .net "BxorSub", 0 0, L_0x204aaf0;  1 drivers
v0x1dbf690_0 .net "a", 0 0, L_0x204c970;  alias, 1 drivers
v0x1dbf730_0 .net "b", 0 0, L_0x204cad0;  alias, 1 drivers
v0x1dbf1c0_0 .net "carryin", 0 0, L_0x204a2f0;  alias, 1 drivers
v0x1dbf280_0 .net "carryout", 0 0, L_0x204b180;  alias, 1 drivers
v0x1dbecf0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1dbed90_0 .net "res", 0 0, L_0x204ad10;  alias, 1 drivers
v0x1dbe820_0 .net "xAorB", 0 0, L_0x204abb0;  1 drivers
v0x1dbe350_0 .net "xAorBandCin", 0 0, L_0x204a750;  1 drivers
S_0x1da8ca0 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1dc0680 .param/l "i" 0 3 165, +C4<010100>;
S_0x1daa4b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1da8ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x204ca10/d .functor AND 1, L_0x204f380, L_0x204f4e0, C4<1>, C4<1>;
L_0x204ca10 .delay 1 (40,40,40) L_0x204ca10/d;
L_0x204c240/d .functor NAND 1, L_0x204f380, L_0x204f4e0, C4<1>, C4<1>;
L_0x204c240 .delay 1 (20,20,20) L_0x204c240/d;
L_0x204d0a0/d .functor OR 1, L_0x204f380, L_0x204f4e0, C4<0>, C4<0>;
L_0x204d0a0 .delay 1 (40,40,40) L_0x204d0a0/d;
L_0x204d290/d .functor NOR 1, L_0x204f380, L_0x204f4e0, C4<0>, C4<0>;
L_0x204d290 .delay 1 (20,20,20) L_0x204d290/d;
L_0x204d350/d .functor XOR 1, L_0x204f380, L_0x204f4e0, C4<0>, C4<0>;
L_0x204d350 .delay 1 (40,40,40) L_0x204d350/d;
L_0x204dd90/d .functor NOT 1, L_0x204cd20, C4<0>, C4<0>, C4<0>;
L_0x204dd90 .delay 1 (10,10,10) L_0x204dd90/d;
L_0x204def0/d .functor NOT 1, L_0x204cdc0, C4<0>, C4<0>, C4<0>;
L_0x204def0 .delay 1 (10,10,10) L_0x204def0/d;
L_0x204df60/d .functor NOT 1, L_0x204ce60, C4<0>, C4<0>, C4<0>;
L_0x204df60 .delay 1 (10,10,10) L_0x204df60/d;
L_0x204e110/d .functor AND 1, L_0x204d6d0, L_0x204dd90, L_0x204def0, L_0x204df60;
L_0x204e110 .delay 1 (80,80,80) L_0x204e110/d;
L_0x204e2c0/d .functor AND 1, L_0x204d6d0, L_0x204cd20, L_0x204def0, L_0x204df60;
L_0x204e2c0 .delay 1 (80,80,80) L_0x204e2c0/d;
L_0x204e4d0/d .functor AND 1, L_0x204d350, L_0x204dd90, L_0x204cdc0, L_0x204df60;
L_0x204e4d0 .delay 1 (80,80,80) L_0x204e4d0/d;
L_0x204e6b0/d .functor AND 1, L_0x204d6d0, L_0x204cd20, L_0x204cdc0, L_0x204df60;
L_0x204e6b0 .delay 1 (80,80,80) L_0x204e6b0/d;
L_0x204e880/d .functor AND 1, L_0x204ca10, L_0x204dd90, L_0x204def0, L_0x204ce60;
L_0x204e880 .delay 1 (80,80,80) L_0x204e880/d;
L_0x204ea60/d .functor AND 1, L_0x204c240, L_0x204cd20, L_0x204def0, L_0x204ce60;
L_0x204ea60 .delay 1 (80,80,80) L_0x204ea60/d;
L_0x204e810/d .functor AND 1, L_0x204d290, L_0x204dd90, L_0x204cdc0, L_0x204ce60;
L_0x204e810 .delay 1 (80,80,80) L_0x204e810/d;
L_0x204edf0/d .functor AND 1, L_0x204d0a0, L_0x204cd20, L_0x204cdc0, L_0x204ce60;
L_0x204edf0 .delay 1 (80,80,80) L_0x204edf0/d;
L_0x204ef90/0/0 .functor OR 1, L_0x204e110, L_0x204e2c0, L_0x204e4d0, L_0x204e880;
L_0x204ef90/0/4 .functor OR 1, L_0x204ea60, L_0x204e810, L_0x204edf0, L_0x204e6b0;
L_0x204ef90/d .functor OR 1, L_0x204ef90/0/0, L_0x204ef90/0/4, C4<0>, C4<0>;
L_0x204ef90 .delay 1 (160,160,160) L_0x204ef90/d;
v0x1e68b20_0 .net "a", 0 0, L_0x204f380;  1 drivers
v0x1e68bc0_0 .net "addSub", 0 0, L_0x204d6d0;  1 drivers
v0x1e686d0_0 .net "andRes", 0 0, L_0x204ca10;  1 drivers
v0x1e687a0_0 .net "b", 0 0, L_0x204f4e0;  1 drivers
v0x1e682e0_0 .net "carryIn", 0 0, L_0x204cc80;  1 drivers
v0x1e68380_0 .net "carryOut", 0 0, L_0x204db90;  1 drivers
v0x1e62d50_0 .net "initialResult", 0 0, L_0x204ef90;  1 drivers
v0x1e62df0_0 .net "isAdd", 0 0, L_0x204e110;  1 drivers
v0x1e62900_0 .net "isAnd", 0 0, L_0x204e880;  1 drivers
v0x1e629a0_0 .net "isNand", 0 0, L_0x204ea60;  1 drivers
v0x1e62510_0 .net "isNor", 0 0, L_0x204e810;  1 drivers
v0x1e625b0_0 .net "isOr", 0 0, L_0x204edf0;  1 drivers
v0x1e5c110_0 .net "isSLT", 0 0, L_0x204e6b0;  1 drivers
v0x1e5c1d0_0 .net "isSub", 0 0, L_0x204e2c0;  1 drivers
v0x1e4b7f0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e4b890_0 .net "isXor", 0 0, L_0x204e4d0;  1 drivers
v0x1e4b3a0_0 .net "nandRes", 0 0, L_0x204c240;  1 drivers
v0x1e4afb0_0 .net "norRes", 0 0, L_0x204d290;  1 drivers
v0x1e4b070_0 .net "orRes", 0 0, L_0x204d0a0;  1 drivers
v0x1e45a20_0 .net "s0", 0 0, L_0x204cd20;  1 drivers
v0x1e45ae0_0 .net "s0inv", 0 0, L_0x204dd90;  1 drivers
v0x1e455d0_0 .net "s1", 0 0, L_0x204cdc0;  1 drivers
v0x1e45690_0 .net "s1inv", 0 0, L_0x204def0;  1 drivers
v0x1e451e0_0 .net "s2", 0 0, L_0x204ce60;  1 drivers
v0x1e452a0_0 .net "s2inv", 0 0, L_0x204df60;  1 drivers
v0x1e3fc50_0 .net "xorRes", 0 0, L_0x204d350;  1 drivers
S_0x1da9b00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1daa4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x204d4b0/d .functor XOR 1, L_0x204f4e0, L_0x2070a90, C4<0>, C4<0>;
L_0x204d4b0 .delay 1 (40,40,40) L_0x204d4b0/d;
L_0x204d570/d .functor XOR 1, L_0x204f380, L_0x204d4b0, C4<0>, C4<0>;
L_0x204d570 .delay 1 (40,40,40) L_0x204d570/d;
L_0x204d6d0/d .functor XOR 1, L_0x204d570, L_0x204cc80, C4<0>, C4<0>;
L_0x204d6d0 .delay 1 (40,40,40) L_0x204d6d0/d;
L_0x204d8d0/d .functor AND 1, L_0x204f380, L_0x204d4b0, C4<1>, C4<1>;
L_0x204d8d0 .delay 1 (40,40,40) L_0x204d8d0/d;
L_0x204d110/d .functor AND 1, L_0x204d570, L_0x204cc80, C4<1>, C4<1>;
L_0x204d110 .delay 1 (40,40,40) L_0x204d110/d;
L_0x204db90/d .functor OR 1, L_0x204d8d0, L_0x204d110, C4<0>, C4<0>;
L_0x204db90 .delay 1 (40,40,40) L_0x204db90/d;
v0x1db2df0_0 .net "AandB", 0 0, L_0x204d8d0;  1 drivers
v0x1db2ed0_0 .net "BxorSub", 0 0, L_0x204d4b0;  1 drivers
v0x1d91220_0 .net "a", 0 0, L_0x204f380;  alias, 1 drivers
v0x1d912c0_0 .net "b", 0 0, L_0x204f4e0;  alias, 1 drivers
v0x1e80070_0 .net "carryin", 0 0, L_0x204cc80;  alias, 1 drivers
v0x1e80130_0 .net "carryout", 0 0, L_0x204db90;  alias, 1 drivers
v0x1e7fc30_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e7fcd0_0 .net "res", 0 0, L_0x204d6d0;  alias, 1 drivers
v0x1e7f840_0 .net "xAorB", 0 0, L_0x204d570;  1 drivers
v0x1e7f900_0 .net "xAorBandCin", 0 0, L_0x204d110;  1 drivers
S_0x1e3f800 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1dab4b0 .param/l "i" 0 3 165, +C4<010101>;
S_0x1e3f410 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e3f800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x204f420/d .functor AND 1, L_0x2051dc0, L_0x2051f20, C4<1>, C4<1>;
L_0x204f420 .delay 1 (40,40,40) L_0x204f420/d;
L_0x204ec50/d .functor NAND 1, L_0x2051dc0, L_0x2051f20, C4<1>, C4<1>;
L_0x204ec50 .delay 1 (20,20,20) L_0x204ec50/d;
L_0x204fa90/d .functor OR 1, L_0x2051dc0, L_0x2051f20, C4<0>, C4<0>;
L_0x204fa90 .delay 1 (40,40,40) L_0x204fa90/d;
L_0x204fc80/d .functor NOR 1, L_0x2051dc0, L_0x2051f20, C4<0>, C4<0>;
L_0x204fc80 .delay 1 (20,20,20) L_0x204fc80/d;
L_0x204fd40/d .functor XOR 1, L_0x2051dc0, L_0x2051f20, C4<0>, C4<0>;
L_0x204fd40 .delay 1 (40,40,40) L_0x204fd40/d;
L_0x2050780/d .functor NOT 1, L_0x204f730, C4<0>, C4<0>, C4<0>;
L_0x2050780 .delay 1 (10,10,10) L_0x2050780/d;
L_0x20508e0/d .functor NOT 1, L_0x204f7d0, C4<0>, C4<0>, C4<0>;
L_0x20508e0 .delay 1 (10,10,10) L_0x20508e0/d;
L_0x20509a0/d .functor NOT 1, L_0x204f870, C4<0>, C4<0>, C4<0>;
L_0x20509a0 .delay 1 (10,10,10) L_0x20509a0/d;
L_0x2050b50/d .functor AND 1, L_0x20500c0, L_0x2050780, L_0x20508e0, L_0x20509a0;
L_0x2050b50 .delay 1 (80,80,80) L_0x2050b50/d;
L_0x2050d00/d .functor AND 1, L_0x20500c0, L_0x204f730, L_0x20508e0, L_0x20509a0;
L_0x2050d00 .delay 1 (80,80,80) L_0x2050d00/d;
L_0x2050f10/d .functor AND 1, L_0x204fd40, L_0x2050780, L_0x204f7d0, L_0x20509a0;
L_0x2050f10 .delay 1 (80,80,80) L_0x2050f10/d;
L_0x20510f0/d .functor AND 1, L_0x20500c0, L_0x204f730, L_0x204f7d0, L_0x20509a0;
L_0x20510f0 .delay 1 (80,80,80) L_0x20510f0/d;
L_0x20512c0/d .functor AND 1, L_0x204f420, L_0x2050780, L_0x20508e0, L_0x204f870;
L_0x20512c0 .delay 1 (80,80,80) L_0x20512c0/d;
L_0x20514a0/d .functor AND 1, L_0x204ec50, L_0x204f730, L_0x20508e0, L_0x204f870;
L_0x20514a0 .delay 1 (80,80,80) L_0x20514a0/d;
L_0x2051250/d .functor AND 1, L_0x204fc80, L_0x2050780, L_0x204f7d0, L_0x204f870;
L_0x2051250 .delay 1 (80,80,80) L_0x2051250/d;
L_0x2051830/d .functor AND 1, L_0x204fa90, L_0x204f730, L_0x204f7d0, L_0x204f870;
L_0x2051830 .delay 1 (80,80,80) L_0x2051830/d;
L_0x20519d0/0/0 .functor OR 1, L_0x2050b50, L_0x2050d00, L_0x2050f10, L_0x20512c0;
L_0x20519d0/0/4 .functor OR 1, L_0x20514a0, L_0x2051250, L_0x2051830, L_0x20510f0;
L_0x20519d0/d .functor OR 1, L_0x20519d0/0/0, L_0x20519d0/0/4, C4<0>, C4<0>;
L_0x20519d0 .delay 1 (160,160,160) L_0x20519d0/d;
v0x1e220c0_0 .net "a", 0 0, L_0x2051dc0;  1 drivers
v0x1e22180_0 .net "addSub", 0 0, L_0x20500c0;  1 drivers
v0x1e1cb00_0 .net "andRes", 0 0, L_0x204f420;  1 drivers
v0x1e1cbd0_0 .net "b", 0 0, L_0x2051f20;  1 drivers
v0x1e1c6b0_0 .net "carryIn", 0 0, L_0x204f690;  1 drivers
v0x1e1c750_0 .net "carryOut", 0 0, L_0x2050580;  1 drivers
v0x1e1c2c0_0 .net "initialResult", 0 0, L_0x20519d0;  1 drivers
v0x1e1c360_0 .net "isAdd", 0 0, L_0x2050b50;  1 drivers
v0x1e0b350_0 .net "isAnd", 0 0, L_0x20512c0;  1 drivers
v0x1e0b3f0_0 .net "isNand", 0 0, L_0x20514a0;  1 drivers
v0x1e0af00_0 .net "isNor", 0 0, L_0x2051250;  1 drivers
v0x1e0afa0_0 .net "isOr", 0 0, L_0x2051830;  1 drivers
v0x1e0ab10_0 .net "isSLT", 0 0, L_0x20510f0;  1 drivers
v0x1e0abd0_0 .net "isSub", 0 0, L_0x2050d00;  1 drivers
v0x1e05550_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e055f0_0 .net "isXor", 0 0, L_0x2050f10;  1 drivers
v0x1e05100_0 .net "nandRes", 0 0, L_0x204ec50;  1 drivers
v0x1e04d10_0 .net "norRes", 0 0, L_0x204fc80;  1 drivers
v0x1e04dd0_0 .net "orRes", 0 0, L_0x204fa90;  1 drivers
v0x1dff750_0 .net "s0", 0 0, L_0x204f730;  1 drivers
v0x1dff810_0 .net "s0inv", 0 0, L_0x2050780;  1 drivers
v0x1dff300_0 .net "s1", 0 0, L_0x204f7d0;  1 drivers
v0x1dff3c0_0 .net "s1inv", 0 0, L_0x20508e0;  1 drivers
v0x1dfef10_0 .net "s2", 0 0, L_0x204f870;  1 drivers
v0x1dfefd0_0 .net "s2inv", 0 0, L_0x20509a0;  1 drivers
v0x1df8b30_0 .net "xorRes", 0 0, L_0x204fd40;  1 drivers
S_0x1e2d5b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e3f410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x204fea0/d .functor XOR 1, L_0x2051f20, L_0x2070a90, C4<0>, C4<0>;
L_0x204fea0 .delay 1 (40,40,40) L_0x204fea0/d;
L_0x204ff60/d .functor XOR 1, L_0x2051dc0, L_0x204fea0, C4<0>, C4<0>;
L_0x204ff60 .delay 1 (40,40,40) L_0x204ff60/d;
L_0x20500c0/d .functor XOR 1, L_0x204ff60, L_0x204f690, C4<0>, C4<0>;
L_0x20500c0 .delay 1 (40,40,40) L_0x20500c0/d;
L_0x20502c0/d .functor AND 1, L_0x2051dc0, L_0x204fea0, C4<1>, C4<1>;
L_0x20502c0 .delay 1 (40,40,40) L_0x20502c0/d;
L_0x204fb00/d .functor AND 1, L_0x204ff60, L_0x204f690, C4<1>, C4<1>;
L_0x204fb00 .delay 1 (40,40,40) L_0x204fb00/d;
L_0x2050580/d .functor OR 1, L_0x20502c0, L_0x204fb00, C4<0>, C4<0>;
L_0x2050580 .delay 1 (40,40,40) L_0x2050580/d;
v0x1e28700_0 .net "AandB", 0 0, L_0x20502c0;  1 drivers
v0x1e287e0_0 .net "BxorSub", 0 0, L_0x204fea0;  1 drivers
v0x1e282b0_0 .net "a", 0 0, L_0x2051dc0;  alias, 1 drivers
v0x1e28350_0 .net "b", 0 0, L_0x2051f20;  alias, 1 drivers
v0x1e27ec0_0 .net "carryin", 0 0, L_0x204f690;  alias, 1 drivers
v0x1e27f80_0 .net "carryout", 0 0, L_0x2050580;  alias, 1 drivers
v0x1e22900_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e229a0_0 .net "res", 0 0, L_0x20500c0;  alias, 1 drivers
v0x1e224b0_0 .net "xAorB", 0 0, L_0x204ff60;  1 drivers
v0x1e22570_0 .net "xAorBandCin", 0 0, L_0x204fb00;  1 drivers
S_0x1de81f0 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e391c0 .param/l "i" 0 3 165, +C4<010110>;
S_0x1de7da0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1de81f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2051e60/d .functor AND 1, L_0x2054c40, L_0x2054da0, C4<1>, C4<1>;
L_0x2051e60 .delay 1 (40,40,40) L_0x2051e60/d;
L_0x2051690/d .functor NAND 1, L_0x2054c40, L_0x2054da0, C4<1>, C4<1>;
L_0x2051690 .delay 1 (20,20,20) L_0x2051690/d;
L_0x204fa00/d .functor OR 1, L_0x2054c40, L_0x2054da0, C4<0>, C4<0>;
L_0x204fa00 .delay 1 (40,40,40) L_0x204fa00/d;
L_0x2052160/d .functor NOR 1, L_0x2054c40, L_0x2054da0, C4<0>, C4<0>;
L_0x2052160 .delay 1 (20,20,20) L_0x2052160/d;
L_0x2052470/d .functor XOR 1, L_0x2054c40, L_0x2054da0, C4<0>, C4<0>;
L_0x2052470 .delay 1 (40,40,40) L_0x2052470/d;
L_0x2053600/d .functor NOT 1, L_0x2052d90, C4<0>, C4<0>, C4<0>;
L_0x2053600 .delay 1 (10,10,10) L_0x2053600/d;
L_0x2053760/d .functor NOT 1, L_0x2052e30, C4<0>, C4<0>, C4<0>;
L_0x2053760 .delay 1 (10,10,10) L_0x2053760/d;
L_0x2053820/d .functor NOT 1, L_0x2052ed0, C4<0>, C4<0>, C4<0>;
L_0x2053820 .delay 1 (10,10,10) L_0x2053820/d;
L_0x20539d0/d .functor AND 1, L_0x2035380, L_0x2053600, L_0x2053760, L_0x2053820;
L_0x20539d0 .delay 1 (80,80,80) L_0x20539d0/d;
L_0x2053b80/d .functor AND 1, L_0x2035380, L_0x2052d90, L_0x2053760, L_0x2053820;
L_0x2053b80 .delay 1 (80,80,80) L_0x2053b80/d;
L_0x2053d90/d .functor AND 1, L_0x2052470, L_0x2053600, L_0x2052e30, L_0x2053820;
L_0x2053d90 .delay 1 (80,80,80) L_0x2053d90/d;
L_0x2053f70/d .functor AND 1, L_0x2035380, L_0x2052d90, L_0x2052e30, L_0x2053820;
L_0x2053f70 .delay 1 (80,80,80) L_0x2053f70/d;
L_0x2054140/d .functor AND 1, L_0x2051e60, L_0x2053600, L_0x2053760, L_0x2052ed0;
L_0x2054140 .delay 1 (80,80,80) L_0x2054140/d;
L_0x2054320/d .functor AND 1, L_0x2051690, L_0x2052d90, L_0x2053760, L_0x2052ed0;
L_0x2054320 .delay 1 (80,80,80) L_0x2054320/d;
L_0x20540d0/d .functor AND 1, L_0x2052160, L_0x2053600, L_0x2052e30, L_0x2052ed0;
L_0x20540d0 .delay 1 (80,80,80) L_0x20540d0/d;
L_0x20546b0/d .functor AND 1, L_0x204fa00, L_0x2052d90, L_0x2052e30, L_0x2052ed0;
L_0x20546b0 .delay 1 (80,80,80) L_0x20546b0/d;
L_0x2054850/0/0 .functor OR 1, L_0x20539d0, L_0x2053b80, L_0x2053d90, L_0x2054140;
L_0x2054850/0/4 .functor OR 1, L_0x2054320, L_0x20540d0, L_0x20546b0, L_0x2053f70;
L_0x2054850/d .functor OR 1, L_0x2054850/0/0, L_0x2054850/0/4, C4<0>, C4<0>;
L_0x2054850 .delay 1 (160,160,160) L_0x2054850/d;
v0x1dcfc70_0 .net "a", 0 0, L_0x2054c40;  1 drivers
v0x1dcfd30_0 .net "addSub", 0 0, L_0x2035380;  1 drivers
v0x1c8a610_0 .net "andRes", 0 0, L_0x2051e60;  1 drivers
v0x1c8a6e0_0 .net "b", 0 0, L_0x2054da0;  1 drivers
v0x1c8a1c0_0 .net "carryIn", 0 0, L_0x2052cf0;  1 drivers
v0x1c8a260_0 .net "carryOut", 0 0, L_0x2053400;  1 drivers
v0x1c89dd0_0 .net "initialResult", 0 0, L_0x2054850;  1 drivers
v0x1c89e70_0 .net "isAdd", 0 0, L_0x20539d0;  1 drivers
v0x1c84840_0 .net "isAnd", 0 0, L_0x2054140;  1 drivers
v0x1c848e0_0 .net "isNand", 0 0, L_0x2054320;  1 drivers
v0x1c843f0_0 .net "isNor", 0 0, L_0x20540d0;  1 drivers
v0x1c84490_0 .net "isOr", 0 0, L_0x20546b0;  1 drivers
v0x1c84000_0 .net "isSLT", 0 0, L_0x2053f70;  1 drivers
v0x1c840c0_0 .net "isSub", 0 0, L_0x2053b80;  1 drivers
v0x1c7ea70_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c7eb10_0 .net "isXor", 0 0, L_0x2053d90;  1 drivers
v0x1c7e620_0 .net "nandRes", 0 0, L_0x2051690;  1 drivers
v0x1c7e230_0 .net "norRes", 0 0, L_0x2052160;  1 drivers
v0x1c7e2f0_0 .net "orRes", 0 0, L_0x204fa00;  1 drivers
v0x1c77e80_0 .net "s0", 0 0, L_0x2052d90;  1 drivers
v0x1c77f40_0 .net "s0inv", 0 0, L_0x2053600;  1 drivers
v0x1c67570_0 .net "s1", 0 0, L_0x2052e30;  1 drivers
v0x1c67630_0 .net "s1inv", 0 0, L_0x2053760;  1 drivers
v0x1c67130_0 .net "s2", 0 0, L_0x2052ed0;  1 drivers
v0x1c671f0_0 .net "s2inv", 0 0, L_0x2053820;  1 drivers
v0x1c617c0_0 .net "xorRes", 0 0, L_0x2052470;  1 drivers
S_0x1de23f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1de7da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2052360/d .functor XOR 1, L_0x2054da0, L_0x2070a90, C4<0>, C4<0>;
L_0x2052360 .delay 1 (40,40,40) L_0x2052360/d;
L_0x2035070/d .functor XOR 1, L_0x2054c40, L_0x2052360, C4<0>, C4<0>;
L_0x2035070 .delay 1 (40,40,40) L_0x2035070/d;
L_0x2035380/d .functor XOR 1, L_0x2035070, L_0x2052cf0, C4<0>, C4<0>;
L_0x2035380 .delay 1 (40,40,40) L_0x2035380/d;
L_0x2053120/d .functor AND 1, L_0x2054c40, L_0x2052360, C4<1>, C4<1>;
L_0x2053120 .delay 1 (40,40,40) L_0x2053120/d;
L_0x2053390/d .functor AND 1, L_0x2035070, L_0x2052cf0, C4<1>, C4<1>;
L_0x2053390 .delay 1 (40,40,40) L_0x2053390/d;
L_0x2053400/d .functor OR 1, L_0x2053120, L_0x2053390, C4<0>, C4<0>;
L_0x2053400 .delay 1 (40,40,40) L_0x2053400/d;
v0x1de1fa0_0 .net "AandB", 0 0, L_0x2053120;  1 drivers
v0x1de2080_0 .net "BxorSub", 0 0, L_0x2052360;  1 drivers
v0x1de1bb0_0 .net "a", 0 0, L_0x2054c40;  alias, 1 drivers
v0x1de1c50_0 .net "b", 0 0, L_0x2054da0;  alias, 1 drivers
v0x1ddc5f0_0 .net "carryin", 0 0, L_0x2052cf0;  alias, 1 drivers
v0x1ddc6b0_0 .net "carryout", 0 0, L_0x2053400;  alias, 1 drivers
v0x1ddc1a0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1ddc240_0 .net "res", 0 0, L_0x2035380;  alias, 1 drivers
v0x1ddb740_0 .net "xAorB", 0 0, L_0x2035070;  1 drivers
v0x1ddb800_0 .net "xAorBandCin", 0 0, L_0x2053390;  1 drivers
S_0x1c61380 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1ddb8c0 .param/l "i" 0 3 165, +C4<010111>;
S_0x1c5ba10 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1c61380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2054ce0/d .functor AND 1, L_0x20576a0, L_0x2006a40, C4<1>, C4<1>;
L_0x2054ce0 .delay 1 (40,40,40) L_0x2054ce0/d;
L_0x2053010/d .functor NAND 1, L_0x20576a0, L_0x2006a40, C4<1>, C4<1>;
L_0x2053010 .delay 1 (20,20,20) L_0x2053010/d;
L_0x20553b0/d .functor OR 1, L_0x20576a0, L_0x2006a40, C4<0>, C4<0>;
L_0x20553b0 .delay 1 (40,40,40) L_0x20553b0/d;
L_0x2055540/d .functor NOR 1, L_0x20576a0, L_0x2006a40, C4<0>, C4<0>;
L_0x2055540 .delay 1 (20,20,20) L_0x2055540/d;
L_0x2055600/d .functor XOR 1, L_0x20576a0, L_0x2006a40, C4<0>, C4<0>;
L_0x2055600 .delay 1 (40,40,40) L_0x2055600/d;
L_0x2056060/d .functor NOT 1, L_0x2006c80, C4<0>, C4<0>, C4<0>;
L_0x2056060 .delay 1 (10,10,10) L_0x2056060/d;
L_0x20561c0/d .functor NOT 1, L_0x2006d20, C4<0>, C4<0>, C4<0>;
L_0x20561c0 .delay 1 (10,10,10) L_0x20561c0/d;
L_0x2056280/d .functor NOT 1, L_0x2054f50, C4<0>, C4<0>, C4<0>;
L_0x2056280 .delay 1 (10,10,10) L_0x2056280/d;
L_0x2056430/d .functor AND 1, L_0x2055980, L_0x2056060, L_0x20561c0, L_0x2056280;
L_0x2056430 .delay 1 (80,80,80) L_0x2056430/d;
L_0x20565e0/d .functor AND 1, L_0x2055980, L_0x2006c80, L_0x20561c0, L_0x2056280;
L_0x20565e0 .delay 1 (80,80,80) L_0x20565e0/d;
L_0x20567f0/d .functor AND 1, L_0x2055600, L_0x2056060, L_0x2006d20, L_0x2056280;
L_0x20567f0 .delay 1 (80,80,80) L_0x20567f0/d;
L_0x20569d0/d .functor AND 1, L_0x2055980, L_0x2006c80, L_0x2006d20, L_0x2056280;
L_0x20569d0 .delay 1 (80,80,80) L_0x20569d0/d;
L_0x2056ba0/d .functor AND 1, L_0x2054ce0, L_0x2056060, L_0x20561c0, L_0x2054f50;
L_0x2056ba0 .delay 1 (80,80,80) L_0x2056ba0/d;
L_0x2056d80/d .functor AND 1, L_0x2053010, L_0x2006c80, L_0x20561c0, L_0x2054f50;
L_0x2056d80 .delay 1 (80,80,80) L_0x2056d80/d;
L_0x2056b30/d .functor AND 1, L_0x2055540, L_0x2056060, L_0x2006d20, L_0x2054f50;
L_0x2056b30 .delay 1 (80,80,80) L_0x2056b30/d;
L_0x2057110/d .functor AND 1, L_0x20553b0, L_0x2006c80, L_0x2006d20, L_0x2054f50;
L_0x2057110 .delay 1 (80,80,80) L_0x2057110/d;
L_0x20572b0/0/0 .functor OR 1, L_0x2056430, L_0x20565e0, L_0x20567f0, L_0x2056ba0;
L_0x20572b0/0/4 .functor OR 1, L_0x2056d80, L_0x2056b30, L_0x2057110, L_0x20569d0;
L_0x20572b0/d .functor OR 1, L_0x20572b0/0/0, L_0x20572b0/0/4, C4<0>, C4<0>;
L_0x20572b0 .delay 1 (160,160,160) L_0x20572b0/d;
v0x1c3e6b0_0 .net "a", 0 0, L_0x20576a0;  1 drivers
v0x1c3e770_0 .net "addSub", 0 0, L_0x2055980;  1 drivers
v0x1c3e260_0 .net "andRes", 0 0, L_0x2054ce0;  1 drivers
v0x1c3e330_0 .net "b", 0 0, L_0x2006a40;  1 drivers
v0x1c3de70_0 .net "carryIn", 0 0, L_0x2055470;  1 drivers
v0x1c3df10_0 .net "carryOut", 0 0, L_0x2055e60;  1 drivers
v0x1c37a80_0 .net "initialResult", 0 0, L_0x20572b0;  1 drivers
v0x1c37b20_0 .net "isAdd", 0 0, L_0x2056430;  1 drivers
v0x1c2bff0_0 .net "isAnd", 0 0, L_0x2056ba0;  1 drivers
v0x1c2c090_0 .net "isNand", 0 0, L_0x2056d80;  1 drivers
v0x1c27140_0 .net "isNor", 0 0, L_0x2056b30;  1 drivers
v0x1c271e0_0 .net "isOr", 0 0, L_0x2057110;  1 drivers
v0x1c26cf0_0 .net "isSLT", 0 0, L_0x20569d0;  1 drivers
v0x1c26db0_0 .net "isSub", 0 0, L_0x20565e0;  1 drivers
v0x1c26900_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c269a0_0 .net "isXor", 0 0, L_0x20567f0;  1 drivers
v0x1c21340_0 .net "nandRes", 0 0, L_0x2053010;  1 drivers
v0x1c20ef0_0 .net "norRes", 0 0, L_0x2055540;  1 drivers
v0x1c20fb0_0 .net "orRes", 0 0, L_0x20553b0;  1 drivers
v0x1c20b00_0 .net "s0", 0 0, L_0x2006c80;  1 drivers
v0x1c20bc0_0 .net "s0inv", 0 0, L_0x2056060;  1 drivers
v0x1c1b540_0 .net "s1", 0 0, L_0x2006d20;  1 drivers
v0x1c1b600_0 .net "s1inv", 0 0, L_0x20561c0;  1 drivers
v0x1c1b0f0_0 .net "s2", 0 0, L_0x2054f50;  1 drivers
v0x1c1b1b0_0 .net "s2inv", 0 0, L_0x2056280;  1 drivers
v0x1c1ad00_0 .net "xorRes", 0 0, L_0x2055600;  1 drivers
S_0x1c5b1e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1c5ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2055760/d .functor XOR 1, L_0x2006a40, L_0x2070a90, C4<0>, C4<0>;
L_0x2055760 .delay 1 (40,40,40) L_0x2055760/d;
L_0x2055820/d .functor XOR 1, L_0x20576a0, L_0x2055760, C4<0>, C4<0>;
L_0x2055820 .delay 1 (40,40,40) L_0x2055820/d;
L_0x2055980/d .functor XOR 1, L_0x2055820, L_0x2055470, C4<0>, C4<0>;
L_0x2055980 .delay 1 (40,40,40) L_0x2055980/d;
L_0x2055b80/d .functor AND 1, L_0x20576a0, L_0x2055760, C4<1>, C4<1>;
L_0x2055b80 .delay 1 (40,40,40) L_0x2055b80/d;
L_0x2055df0/d .functor AND 1, L_0x2055820, L_0x2055470, C4<1>, C4<1>;
L_0x2055df0 .delay 1 (40,40,40) L_0x2055df0/d;
L_0x2055e60/d .functor OR 1, L_0x2055b80, L_0x2055df0, C4<0>, C4<0>;
L_0x2055e60 .delay 1 (40,40,40) L_0x2055e60/d;
v0x1c49e00_0 .net "AandB", 0 0, L_0x2055b80;  1 drivers
v0x1c49ee0_0 .net "BxorSub", 0 0, L_0x2055760;  1 drivers
v0x1c49a10_0 .net "a", 0 0, L_0x20576a0;  alias, 1 drivers
v0x1c49ab0_0 .net "b", 0 0, L_0x2006a40;  alias, 1 drivers
v0x1c44480_0 .net "carryin", 0 0, L_0x2055470;  alias, 1 drivers
v0x1c44540_0 .net "carryout", 0 0, L_0x2055e60;  alias, 1 drivers
v0x1c44030_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c440d0_0 .net "res", 0 0, L_0x2055980;  alias, 1 drivers
v0x1c43c40_0 .net "xAorB", 0 0, L_0x2055820;  1 drivers
v0x1c43d00_0 .net "xAorBandCin", 0 0, L_0x2055df0;  1 drivers
S_0x1c14920 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c21070 .param/l "i" 0 3 165, +C4<011000>;
S_0x1c03fa0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1c14920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2057740/d .functor AND 1, L_0x205a5c0, L_0x205a720, C4<1>, C4<1>;
L_0x2057740 .delay 1 (40,40,40) L_0x2057740/d;
L_0x2056f70/d .functor NAND 1, L_0x205a5c0, L_0x205a720, C4<1>, C4<1>;
L_0x2056f70 .delay 1 (20,20,20) L_0x2056f70/d;
L_0x2055090/d .functor OR 1, L_0x205a5c0, L_0x205a720, C4<0>, C4<0>;
L_0x2055090 .delay 1 (40,40,40) L_0x2055090/d;
L_0x20552d0/d .functor NOR 1, L_0x205a5c0, L_0x205a720, C4<0>, C4<0>;
L_0x20552d0 .delay 1 (20,20,20) L_0x20552d0/d;
L_0x20584a0/d .functor XOR 1, L_0x205a5c0, L_0x205a720, C4<0>, C4<0>;
L_0x20584a0 .delay 1 (40,40,40) L_0x20584a0/d;
L_0x2058f30/d .functor NOT 1, L_0x20580b0, C4<0>, C4<0>, C4<0>;
L_0x2058f30 .delay 1 (10,10,10) L_0x2058f30/d;
L_0x2059090/d .functor NOT 1, L_0x2058150, C4<0>, C4<0>, C4<0>;
L_0x2059090 .delay 1 (10,10,10) L_0x2059090/d;
L_0x2059150/d .functor NOT 1, L_0x20581f0, C4<0>, C4<0>, C4<0>;
L_0x2059150 .delay 1 (10,10,10) L_0x2059150/d;
L_0x2059300/d .functor AND 1, L_0x2058870, L_0x2058f30, L_0x2059090, L_0x2059150;
L_0x2059300 .delay 1 (80,80,80) L_0x2059300/d;
L_0x20594b0/d .functor AND 1, L_0x2058870, L_0x20580b0, L_0x2059090, L_0x2059150;
L_0x20594b0 .delay 1 (80,80,80) L_0x20594b0/d;
L_0x20596c0/d .functor AND 1, L_0x20584a0, L_0x2058f30, L_0x2058150, L_0x2059150;
L_0x20596c0 .delay 1 (80,80,80) L_0x20596c0/d;
L_0x20598a0/d .functor AND 1, L_0x2058870, L_0x20580b0, L_0x2058150, L_0x2059150;
L_0x20598a0 .delay 1 (80,80,80) L_0x20598a0/d;
L_0x2059a70/d .functor AND 1, L_0x2057740, L_0x2058f30, L_0x2059090, L_0x20581f0;
L_0x2059a70 .delay 1 (80,80,80) L_0x2059a70/d;
L_0x2059c50/d .functor AND 1, L_0x2056f70, L_0x20580b0, L_0x2059090, L_0x20581f0;
L_0x2059c50 .delay 1 (80,80,80) L_0x2059c50/d;
L_0x2059a00/d .functor AND 1, L_0x20552d0, L_0x2058f30, L_0x2058150, L_0x20581f0;
L_0x2059a00 .delay 1 (80,80,80) L_0x2059a00/d;
L_0x205a030/d .functor AND 1, L_0x2055090, L_0x20580b0, L_0x2058150, L_0x20581f0;
L_0x205a030 .delay 1 (80,80,80) L_0x205a030/d;
L_0x205a1d0/0/0 .functor OR 1, L_0x2059300, L_0x20594b0, L_0x20596c0, L_0x2059a70;
L_0x205a1d0/0/4 .functor OR 1, L_0x2059c50, L_0x2059a00, L_0x205a030, L_0x20598a0;
L_0x205a1d0/d .functor OR 1, L_0x205a1d0/0/0, L_0x205a1d0/0/4, C4<0>, C4<0>;
L_0x205a1d0 .delay 1 (160,160,160) L_0x205a1d0/d;
v0x1be67d0_0 .net "a", 0 0, L_0x205a5c0;  1 drivers
v0x1be6890_0 .net "addSub", 0 0, L_0x2058870;  1 drivers
v0x1be63e0_0 .net "andRes", 0 0, L_0x2057740;  1 drivers
v0x1be64b0_0 .net "b", 0 0, L_0x205a720;  1 drivers
v0x1be0e20_0 .net "carryIn", 0 0, L_0x2058010;  1 drivers
v0x1be0ec0_0 .net "carryOut", 0 0, L_0x2058d30;  1 drivers
v0x1be09d0_0 .net "initialResult", 0 0, L_0x205a1d0;  1 drivers
v0x1be0a70_0 .net "isAdd", 0 0, L_0x2059300;  1 drivers
v0x1be05e0_0 .net "isAnd", 0 0, L_0x2059a70;  1 drivers
v0x1be0680_0 .net "isNand", 0 0, L_0x2059c50;  1 drivers
v0x1d6b0c0_0 .net "isNor", 0 0, L_0x2059a00;  1 drivers
v0x1d6b160_0 .net "isOr", 0 0, L_0x205a030;  1 drivers
v0x1d6ac70_0 .net "isSLT", 0 0, L_0x20598a0;  1 drivers
v0x1d6ad30_0 .net "isSub", 0 0, L_0x20594b0;  1 drivers
v0x1d6a880_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1d6a920_0 .net "isXor", 0 0, L_0x20596c0;  1 drivers
v0x1d652f0_0 .net "nandRes", 0 0, L_0x2056f70;  1 drivers
v0x1d64ea0_0 .net "norRes", 0 0, L_0x20552d0;  1 drivers
v0x1d64f60_0 .net "orRes", 0 0, L_0x2055090;  1 drivers
v0x1d64ab0_0 .net "s0", 0 0, L_0x20580b0;  1 drivers
v0x1d64b70_0 .net "s0inv", 0 0, L_0x2058f30;  1 drivers
v0x1d5f520_0 .net "s1", 0 0, L_0x2058150;  1 drivers
v0x1d5f5e0_0 .net "s1inv", 0 0, L_0x2059090;  1 drivers
v0x1d5f0d0_0 .net "s2", 0 0, L_0x20581f0;  1 drivers
v0x1d5f190_0 .net "s2inv", 0 0, L_0x2059150;  1 drivers
v0x1d5ece0_0 .net "xorRes", 0 0, L_0x20584a0;  1 drivers
S_0x1c03760 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1c03fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2058600/d .functor XOR 1, L_0x205a720, L_0x2070a90, C4<0>, C4<0>;
L_0x2058600 .delay 1 (40,40,40) L_0x2058600/d;
L_0x20586c0/d .functor XOR 1, L_0x205a5c0, L_0x2058600, C4<0>, C4<0>;
L_0x20586c0 .delay 1 (40,40,40) L_0x20586c0/d;
L_0x2058870/d .functor XOR 1, L_0x20586c0, L_0x2058010, C4<0>, C4<0>;
L_0x2058870 .delay 1 (40,40,40) L_0x2058870/d;
L_0x2058a70/d .functor AND 1, L_0x205a5c0, L_0x2058600, C4<1>, C4<1>;
L_0x2058a70 .delay 1 (40,40,40) L_0x2058a70/d;
L_0x2055100/d .functor AND 1, L_0x20586c0, L_0x2058010, C4<1>, C4<1>;
L_0x2055100 .delay 1 (40,40,40) L_0x2055100/d;
L_0x2058d30/d .functor OR 1, L_0x2058a70, L_0x2055100, C4<0>, C4<0>;
L_0x2058d30 .delay 1 (40,40,40) L_0x2058d30/d;
v0x1bfe1a0_0 .net "AandB", 0 0, L_0x2058a70;  1 drivers
v0x1bfe280_0 .net "BxorSub", 0 0, L_0x2058600;  1 drivers
v0x1bfdd50_0 .net "a", 0 0, L_0x205a5c0;  alias, 1 drivers
v0x1bfddf0_0 .net "b", 0 0, L_0x205a720;  alias, 1 drivers
v0x1bfd960_0 .net "carryin", 0 0, L_0x2058010;  alias, 1 drivers
v0x1bfda20_0 .net "carryout", 0 0, L_0x2058d30;  alias, 1 drivers
v0x1bf7540_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1bf75e0_0 .net "res", 0 0, L_0x2058870;  alias, 1 drivers
v0x1be6c20_0 .net "xAorB", 0 0, L_0x20586c0;  1 drivers
v0x1be6ce0_0 .net "xAorBandCin", 0 0, L_0x2055100;  1 drivers
S_0x1d588f0 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d6adf0 .param/l "i" 0 3 165, +C4<011001>;
S_0x1d4ce60 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1d588f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x205a660/d .functor AND 1, L_0x205d0a0, L_0x205d200, C4<1>, C4<1>;
L_0x205a660 .delay 1 (40,40,40) L_0x205a660/d;
L_0x2059e40/d .functor NAND 1, L_0x205d0a0, L_0x205d200, C4<1>, C4<1>;
L_0x2059e40 .delay 1 (20,20,20) L_0x2059e40/d;
L_0x2058380/d .functor OR 1, L_0x205d0a0, L_0x205d200, C4<0>, C4<0>;
L_0x2058380 .delay 1 (40,40,40) L_0x2058380/d;
L_0x205ae70/d .functor NOR 1, L_0x205d0a0, L_0x205d200, C4<0>, C4<0>;
L_0x205ae70 .delay 1 (20,20,20) L_0x205ae70/d;
L_0x205af30/d .functor XOR 1, L_0x205d0a0, L_0x205d200, C4<0>, C4<0>;
L_0x205af30 .delay 1 (40,40,40) L_0x205af30/d;
L_0x205b9c0/d .functor NOT 1, L_0x205a970, C4<0>, C4<0>, C4<0>;
L_0x205b9c0 .delay 1 (10,10,10) L_0x205b9c0/d;
L_0x205bb20/d .functor NOT 1, L_0x205aa10, C4<0>, C4<0>, C4<0>;
L_0x205bb20 .delay 1 (10,10,10) L_0x205bb20/d;
L_0x205bbe0/d .functor NOT 1, L_0x205aab0, C4<0>, C4<0>, C4<0>;
L_0x205bbe0 .delay 1 (10,10,10) L_0x205bbe0/d;
L_0x205bd90/d .functor AND 1, L_0x205b300, L_0x205b9c0, L_0x205bb20, L_0x205bbe0;
L_0x205bd90 .delay 1 (80,80,80) L_0x205bd90/d;
L_0x205bf90/d .functor AND 1, L_0x205b300, L_0x205a970, L_0x205bb20, L_0x205bbe0;
L_0x205bf90 .delay 1 (80,80,80) L_0x205bf90/d;
L_0x205c1a0/d .functor AND 1, L_0x205af30, L_0x205b9c0, L_0x205aa10, L_0x205bbe0;
L_0x205c1a0 .delay 1 (80,80,80) L_0x205c1a0/d;
L_0x205c380/d .functor AND 1, L_0x205b300, L_0x205a970, L_0x205aa10, L_0x205bbe0;
L_0x205c380 .delay 1 (80,80,80) L_0x205c380/d;
L_0x205c550/d .functor AND 1, L_0x205a660, L_0x205b9c0, L_0x205bb20, L_0x205aab0;
L_0x205c550 .delay 1 (80,80,80) L_0x205c550/d;
L_0x205c730/d .functor AND 1, L_0x2059e40, L_0x205a970, L_0x205bb20, L_0x205aab0;
L_0x205c730 .delay 1 (80,80,80) L_0x205c730/d;
L_0x205c4e0/d .functor AND 1, L_0x205ae70, L_0x205b9c0, L_0x205aa10, L_0x205aab0;
L_0x205c4e0 .delay 1 (80,80,80) L_0x205c4e0/d;
L_0x205cb10/d .functor AND 1, L_0x2058380, L_0x205a970, L_0x205aa10, L_0x205aab0;
L_0x205cb10 .delay 1 (80,80,80) L_0x205cb10/d;
L_0x205ccb0/0/0 .functor OR 1, L_0x205bd90, L_0x205bf90, L_0x205c1a0, L_0x205c550;
L_0x205ccb0/0/4 .functor OR 1, L_0x205c730, L_0x205c4e0, L_0x205cb10, L_0x205c380;
L_0x205ccb0/d .functor OR 1, L_0x205ccb0/0/0, L_0x205ccb0/0/4, C4<0>, C4<0>;
L_0x205ccb0 .delay 1 (160,160,160) L_0x205ccb0/d;
v0x1d3bfc0_0 .net "a", 0 0, L_0x205d0a0;  1 drivers
v0x1d3c080_0 .net "addSub", 0 0, L_0x205b300;  1 drivers
v0x1d3bbd0_0 .net "andRes", 0 0, L_0x205a660;  1 drivers
v0x1d3bca0_0 .net "b", 0 0, L_0x205d200;  1 drivers
v0x1d35800_0 .net "carryIn", 0 0, L_0x205a8d0;  1 drivers
v0x1d358a0_0 .net "carryOut", 0 0, L_0x205b7c0;  1 drivers
v0x1d2ac30_0 .net "initialResult", 0 0, L_0x205ccb0;  1 drivers
v0x1d2acd0_0 .net "isAdd", 0 0, L_0x205bd90;  1 drivers
v0x1d2a7e0_0 .net "isAnd", 0 0, L_0x205c550;  1 drivers
v0x1d2a880_0 .net "isNand", 0 0, L_0x205c730;  1 drivers
v0x1d2a3f0_0 .net "isNor", 0 0, L_0x205c4e0;  1 drivers
v0x1d2a490_0 .net "isOr", 0 0, L_0x205cb10;  1 drivers
v0x1d24e60_0 .net "isSLT", 0 0, L_0x205c380;  1 drivers
v0x1d24f20_0 .net "isSub", 0 0, L_0x205bf90;  1 drivers
v0x1d24a10_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1d24ab0_0 .net "isXor", 0 0, L_0x205c1a0;  1 drivers
v0x1d24620_0 .net "nandRes", 0 0, L_0x2059e40;  1 drivers
v0x1d1f090_0 .net "norRes", 0 0, L_0x205ae70;  1 drivers
v0x1d1f150_0 .net "orRes", 0 0, L_0x2058380;  1 drivers
v0x1d1ec40_0 .net "s0", 0 0, L_0x205a970;  1 drivers
v0x1d1ed00_0 .net "s0inv", 0 0, L_0x205b9c0;  1 drivers
v0x1d1e850_0 .net "s1", 0 0, L_0x205aa10;  1 drivers
v0x1d1e910_0 .net "s1inv", 0 0, L_0x205bb20;  1 drivers
v0x1d18480_0 .net "s2", 0 0, L_0x205aab0;  1 drivers
v0x1d18540_0 .net "s2inv", 0 0, L_0x205bbe0;  1 drivers
v0x1d0c9f0_0 .net "xorRes", 0 0, L_0x205af30;  1 drivers
S_0x1d47b60 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1d4ce60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x205b090/d .functor XOR 1, L_0x205d200, L_0x2070a90, C4<0>, C4<0>;
L_0x205b090 .delay 1 (40,40,40) L_0x205b090/d;
L_0x205b150/d .functor XOR 1, L_0x205d0a0, L_0x205b090, C4<0>, C4<0>;
L_0x205b150 .delay 1 (40,40,40) L_0x205b150/d;
L_0x205b300/d .functor XOR 1, L_0x205b150, L_0x205a8d0, C4<0>, C4<0>;
L_0x205b300 .delay 1 (40,40,40) L_0x205b300/d;
L_0x205b500/d .functor AND 1, L_0x205d0a0, L_0x205b090, C4<1>, C4<1>;
L_0x205b500 .delay 1 (40,40,40) L_0x205b500/d;
L_0x20583f0/d .functor AND 1, L_0x205b150, L_0x205a8d0, C4<1>, C4<1>;
L_0x20583f0 .delay 1 (40,40,40) L_0x20583f0/d;
L_0x205b7c0/d .functor OR 1, L_0x205b500, L_0x20583f0, C4<0>, C4<0>;
L_0x205b7c0 .delay 1 (40,40,40) L_0x205b7c0/d;
v0x1d47770_0 .net "AandB", 0 0, L_0x205b500;  1 drivers
v0x1d47850_0 .net "BxorSub", 0 0, L_0x205b090;  1 drivers
v0x1d421e0_0 .net "a", 0 0, L_0x205d0a0;  alias, 1 drivers
v0x1d42280_0 .net "b", 0 0, L_0x205d200;  alias, 1 drivers
v0x1d41d90_0 .net "carryin", 0 0, L_0x205a8d0;  alias, 1 drivers
v0x1d41e50_0 .net "carryout", 0 0, L_0x205b7c0;  alias, 1 drivers
v0x1d419a0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1d41a40_0 .net "res", 0 0, L_0x205b300;  alias, 1 drivers
v0x1d3c410_0 .net "xAorB", 0 0, L_0x205b150;  1 drivers
v0x1d3c4d0_0 .net "xAorBandCin", 0 0, L_0x20583f0;  1 drivers
S_0x1d07b40 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d24fe0 .param/l "i" 0 3 165, +C4<011010>;
S_0x1d076f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1d07b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x205d140/d .functor AND 1, L_0x205fb60, L_0x205fcc0, C4<1>, C4<1>;
L_0x205d140 .delay 1 (40,40,40) L_0x205d140/d;
L_0x205c920/d .functor NAND 1, L_0x205fb60, L_0x205fcc0, C4<1>, C4<1>;
L_0x205c920 .delay 1 (20,20,20) L_0x205c920/d;
L_0x205abf0/d .functor OR 1, L_0x205fb60, L_0x205fcc0, C4<0>, C4<0>;
L_0x205abf0 .delay 1 (40,40,40) L_0x205abf0/d;
L_0x205d980/d .functor NOR 1, L_0x205fb60, L_0x205fcc0, C4<0>, C4<0>;
L_0x205d980 .delay 1 (20,20,20) L_0x205d980/d;
L_0x205da40/d .functor XOR 1, L_0x205fb60, L_0x205fcc0, C4<0>, C4<0>;
L_0x205da40 .delay 1 (40,40,40) L_0x205da40/d;
L_0x205e4d0/d .functor NOT 1, L_0x205d450, C4<0>, C4<0>, C4<0>;
L_0x205e4d0 .delay 1 (10,10,10) L_0x205e4d0/d;
L_0x205e630/d .functor NOT 1, L_0x205d4f0, C4<0>, C4<0>, C4<0>;
L_0x205e630 .delay 1 (10,10,10) L_0x205e630/d;
L_0x205e6f0/d .functor NOT 1, L_0x205d590, C4<0>, C4<0>, C4<0>;
L_0x205e6f0 .delay 1 (10,10,10) L_0x205e6f0/d;
L_0x205e8a0/d .functor AND 1, L_0x205de10, L_0x205e4d0, L_0x205e630, L_0x205e6f0;
L_0x205e8a0 .delay 1 (80,80,80) L_0x205e8a0/d;
L_0x205ea50/d .functor AND 1, L_0x205de10, L_0x205d450, L_0x205e630, L_0x205e6f0;
L_0x205ea50 .delay 1 (80,80,80) L_0x205ea50/d;
L_0x205ec60/d .functor AND 1, L_0x205da40, L_0x205e4d0, L_0x205d4f0, L_0x205e6f0;
L_0x205ec60 .delay 1 (80,80,80) L_0x205ec60/d;
L_0x205ee40/d .functor AND 1, L_0x205de10, L_0x205d450, L_0x205d4f0, L_0x205e6f0;
L_0x205ee40 .delay 1 (80,80,80) L_0x205ee40/d;
L_0x205f010/d .functor AND 1, L_0x205d140, L_0x205e4d0, L_0x205e630, L_0x205d590;
L_0x205f010 .delay 1 (80,80,80) L_0x205f010/d;
L_0x205f1f0/d .functor AND 1, L_0x205c920, L_0x205d450, L_0x205e630, L_0x205d590;
L_0x205f1f0 .delay 1 (80,80,80) L_0x205f1f0/d;
L_0x205efa0/d .functor AND 1, L_0x205d980, L_0x205e4d0, L_0x205d4f0, L_0x205d590;
L_0x205efa0 .delay 1 (80,80,80) L_0x205efa0/d;
L_0x205f5d0/d .functor AND 1, L_0x205abf0, L_0x205d450, L_0x205d4f0, L_0x205d590;
L_0x205f5d0 .delay 1 (80,80,80) L_0x205f5d0/d;
L_0x205f770/0/0 .functor OR 1, L_0x205e8a0, L_0x205ea50, L_0x205ec60, L_0x205f010;
L_0x205f770/0/4 .functor OR 1, L_0x205f1f0, L_0x205efa0, L_0x205f5d0, L_0x205ee40;
L_0x205f770/d .functor OR 1, L_0x205f770/0/0, L_0x205f770/0/4, C4<0>, C4<0>;
L_0x205f770 .delay 1 (160,160,160) L_0x205f770/d;
v0x1cea790_0 .net "a", 0 0, L_0x205fb60;  1 drivers
v0x1cea850_0 .net "addSub", 0 0, L_0x205de10;  1 drivers
v0x1cea340_0 .net "andRes", 0 0, L_0x205d140;  1 drivers
v0x1cea410_0 .net "b", 0 0, L_0x205fcc0;  1 drivers
v0x1ce9f50_0 .net "carryIn", 0 0, L_0x205d3b0;  1 drivers
v0x1ce9ff0_0 .net "carryOut", 0 0, L_0x205e2d0;  1 drivers
v0x1ce4990_0 .net "initialResult", 0 0, L_0x205f770;  1 drivers
v0x1ce4a30_0 .net "isAdd", 0 0, L_0x205e8a0;  1 drivers
v0x1ce4540_0 .net "isAnd", 0 0, L_0x205f010;  1 drivers
v0x1ce45e0_0 .net "isNand", 0 0, L_0x205f1f0;  1 drivers
v0x1ce4150_0 .net "isNor", 0 0, L_0x205efa0;  1 drivers
v0x1ce41f0_0 .net "isOr", 0 0, L_0x205f5d0;  1 drivers
v0x1cdeb90_0 .net "isSLT", 0 0, L_0x205ee40;  1 drivers
v0x1cdec50_0 .net "isSub", 0 0, L_0x205ea50;  1 drivers
v0x1cde740_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1cde7e0_0 .net "isXor", 0 0, L_0x205ec60;  1 drivers
v0x1cde350_0 .net "nandRes", 0 0, L_0x205c920;  1 drivers
v0x1cd7f80_0 .net "norRes", 0 0, L_0x205d980;  1 drivers
v0x1cd8040_0 .net "orRes", 0 0, L_0x205abf0;  1 drivers
v0x1ccc4f0_0 .net "s0", 0 0, L_0x205d450;  1 drivers
v0x1ccc5b0_0 .net "s0inv", 0 0, L_0x205e4d0;  1 drivers
v0x1cc7640_0 .net "s1", 0 0, L_0x205d4f0;  1 drivers
v0x1cc7700_0 .net "s1inv", 0 0, L_0x205e630;  1 drivers
v0x1cc71f0_0 .net "s2", 0 0, L_0x205d590;  1 drivers
v0x1cc72b0_0 .net "s2inv", 0 0, L_0x205e6f0;  1 drivers
v0x1cc6e00_0 .net "xorRes", 0 0, L_0x205da40;  1 drivers
S_0x1d01d40 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1d076f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x205dba0/d .functor XOR 1, L_0x205fcc0, L_0x2070a90, C4<0>, C4<0>;
L_0x205dba0 .delay 1 (40,40,40) L_0x205dba0/d;
L_0x205dc60/d .functor XOR 1, L_0x205fb60, L_0x205dba0, C4<0>, C4<0>;
L_0x205dc60 .delay 1 (40,40,40) L_0x205dc60/d;
L_0x205de10/d .functor XOR 1, L_0x205dc60, L_0x205d3b0, C4<0>, C4<0>;
L_0x205de10 .delay 1 (40,40,40) L_0x205de10/d;
L_0x205e010/d .functor AND 1, L_0x205fb60, L_0x205dba0, C4<1>, C4<1>;
L_0x205e010 .delay 1 (40,40,40) L_0x205e010/d;
L_0x205ac60/d .functor AND 1, L_0x205dc60, L_0x205d3b0, C4<1>, C4<1>;
L_0x205ac60 .delay 1 (40,40,40) L_0x205ac60/d;
L_0x205e2d0/d .functor OR 1, L_0x205e010, L_0x205ac60, C4<0>, C4<0>;
L_0x205e2d0 .delay 1 (40,40,40) L_0x205e2d0/d;
v0x1d018f0_0 .net "AandB", 0 0, L_0x205e010;  1 drivers
v0x1d019d0_0 .net "BxorSub", 0 0, L_0x205dba0;  1 drivers
v0x1d01500_0 .net "a", 0 0, L_0x205fb60;  alias, 1 drivers
v0x1d015a0_0 .net "b", 0 0, L_0x205fcc0;  alias, 1 drivers
v0x1cfbf40_0 .net "carryin", 0 0, L_0x205d3b0;  alias, 1 drivers
v0x1cfc000_0 .net "carryout", 0 0, L_0x205e2d0;  alias, 1 drivers
v0x1cfbaf0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1cfbb90_0 .net "res", 0 0, L_0x205de10;  alias, 1 drivers
v0x1cfb700_0 .net "xAorB", 0 0, L_0x205dc60;  1 drivers
v0x1cfb7c0_0 .net "xAorBandCin", 0 0, L_0x205ac60;  1 drivers
S_0x1cc1840 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1cd8100 .param/l "i" 0 3 165, +C4<011011>;
S_0x1cc13f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1cc1840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x205fc00/d .functor AND 1, L_0x20625b0, L_0x2062710, C4<1>, C4<1>;
L_0x205fc00 .delay 1 (40,40,40) L_0x205fc00/d;
L_0x205d830/d .functor NAND 1, L_0x20625b0, L_0x2062710, C4<1>, C4<1>;
L_0x205d830 .delay 1 (20,20,20) L_0x205d830/d;
L_0x205d6d0/d .functor OR 1, L_0x20625b0, L_0x2062710, C4<0>, C4<0>;
L_0x205d6d0 .delay 1 (40,40,40) L_0x205d6d0/d;
L_0x2060420/d .functor NOR 1, L_0x20625b0, L_0x2062710, C4<0>, C4<0>;
L_0x2060420 .delay 1 (20,20,20) L_0x2060420/d;
L_0x20604e0/d .functor XOR 1, L_0x20625b0, L_0x2062710, C4<0>, C4<0>;
L_0x20604e0 .delay 1 (40,40,40) L_0x20604e0/d;
L_0x2060f20/d .functor NOT 1, L_0x2037c10, C4<0>, C4<0>, C4<0>;
L_0x2060f20 .delay 1 (10,10,10) L_0x2060f20/d;
L_0x2061080/d .functor NOT 1, L_0x205fe70, C4<0>, C4<0>, C4<0>;
L_0x2061080 .delay 1 (10,10,10) L_0x2061080/d;
L_0x2061140/d .functor NOT 1, L_0x205ff10, C4<0>, C4<0>, C4<0>;
L_0x2061140 .delay 1 (10,10,10) L_0x2061140/d;
L_0x20612f0/d .functor AND 1, L_0x2060860, L_0x2060f20, L_0x2061080, L_0x2061140;
L_0x20612f0 .delay 1 (80,80,80) L_0x20612f0/d;
L_0x20614a0/d .functor AND 1, L_0x2060860, L_0x2037c10, L_0x2061080, L_0x2061140;
L_0x20614a0 .delay 1 (80,80,80) L_0x20614a0/d;
L_0x20616b0/d .functor AND 1, L_0x20604e0, L_0x2060f20, L_0x205fe70, L_0x2061140;
L_0x20616b0 .delay 1 (80,80,80) L_0x20616b0/d;
L_0x2061890/d .functor AND 1, L_0x2060860, L_0x2037c10, L_0x205fe70, L_0x2061140;
L_0x2061890 .delay 1 (80,80,80) L_0x2061890/d;
L_0x2061a60/d .functor AND 1, L_0x205fc00, L_0x2060f20, L_0x2061080, L_0x205ff10;
L_0x2061a60 .delay 1 (80,80,80) L_0x2061a60/d;
L_0x2061c40/d .functor AND 1, L_0x205d830, L_0x2037c10, L_0x2061080, L_0x205ff10;
L_0x2061c40 .delay 1 (80,80,80) L_0x2061c40/d;
L_0x20619f0/d .functor AND 1, L_0x2060420, L_0x2060f20, L_0x205fe70, L_0x205ff10;
L_0x20619f0 .delay 1 (80,80,80) L_0x20619f0/d;
L_0x2062020/d .functor AND 1, L_0x205d6d0, L_0x2037c10, L_0x205fe70, L_0x205ff10;
L_0x2062020 .delay 1 (80,80,80) L_0x2062020/d;
L_0x20621c0/0/0 .functor OR 1, L_0x20612f0, L_0x20614a0, L_0x20616b0, L_0x2061a60;
L_0x20621c0/0/4 .functor OR 1, L_0x2061c40, L_0x20619f0, L_0x2062020, L_0x2061890;
L_0x20621c0/d .functor OR 1, L_0x20621c0/0/0, L_0x20621c0/0/4, C4<0>, C4<0>;
L_0x20621c0 .delay 1 (160,160,160) L_0x20621c0/d;
v0x1e506d0_0 .net "a", 0 0, L_0x20625b0;  1 drivers
v0x1e50790_0 .net "addSub", 0 0, L_0x2060860;  1 drivers
v0x1e33320_0 .net "andRes", 0 0, L_0x205fc00;  1 drivers
v0x1e333f0_0 .net "b", 0 0, L_0x2062710;  1 drivers
v0x1e15f20_0 .net "carryIn", 0 0, L_0x2037ae0;  1 drivers
v0x1e15fc0_0 .net "carryOut", 0 0, L_0x2060d20;  1 drivers
v0x1e10200_0 .net "initialResult", 0 0, L_0x20621c0;  1 drivers
v0x1e102a0_0 .net "isAdd", 0 0, L_0x20612f0;  1 drivers
v0x1e10340_0 .net "isAnd", 0 0, L_0x2061a60;  1 drivers
v0x1df2e10_0 .net "isNand", 0 0, L_0x2061c40;  1 drivers
v0x1df2eb0_0 .net "isNor", 0 0, L_0x20619f0;  1 drivers
v0x1df2f50_0 .net "isOr", 0 0, L_0x2062020;  1 drivers
v0x1dd5a20_0 .net "isSLT", 0 0, L_0x2061890;  1 drivers
v0x1dd5ae0_0 .net "isSub", 0 0, L_0x20614a0;  1 drivers
v0x1c8f4c0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c8f560_0 .net "isXor", 0 0, L_0x20616b0;  1 drivers
v0x1c72160_0 .net "nandRes", 0 0, L_0x205d830;  1 drivers
v0x1c54e00_0 .net "norRes", 0 0, L_0x2060420;  1 drivers
v0x1c54ec0_0 .net "orRes", 0 0, L_0x205d6d0;  1 drivers
v0x1c4f0e0_0 .net "s0", 0 0, L_0x2037c10;  1 drivers
v0x1c4f1a0_0 .net "s0inv", 0 0, L_0x2060f20;  1 drivers
v0x1c31d60_0 .net "s1", 0 0, L_0x205fe70;  1 drivers
v0x1c31e20_0 .net "s1inv", 0 0, L_0x2061080;  1 drivers
v0x1c0ec00_0 .net "s2", 0 0, L_0x205ff10;  1 drivers
v0x1c0ecc0_0 .net "s2inv", 0 0, L_0x2061140;  1 drivers
v0x1bf1820_0 .net "xorRes", 0 0, L_0x20604e0;  1 drivers
S_0x1cbba40 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1cc13f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2060640/d .functor XOR 1, L_0x2062710, L_0x2070a90, C4<0>, C4<0>;
L_0x2060640 .delay 1 (40,40,40) L_0x2060640/d;
L_0x2060700/d .functor XOR 1, L_0x20625b0, L_0x2060640, C4<0>, C4<0>;
L_0x2060700 .delay 1 (40,40,40) L_0x2060700/d;
L_0x2060860/d .functor XOR 1, L_0x2060700, L_0x2037ae0, C4<0>, C4<0>;
L_0x2060860 .delay 1 (40,40,40) L_0x2060860/d;
L_0x2060a60/d .functor AND 1, L_0x20625b0, L_0x2060640, C4<1>, C4<1>;
L_0x2060a60 .delay 1 (40,40,40) L_0x2060a60/d;
L_0x205d740/d .functor AND 1, L_0x2060700, L_0x2037ae0, C4<1>, C4<1>;
L_0x205d740 .delay 1 (40,40,40) L_0x205d740/d;
L_0x2060d20/d .functor OR 1, L_0x2060a60, L_0x205d740, C4<0>, C4<0>;
L_0x2060d20 .delay 1 (40,40,40) L_0x2060d20/d;
v0x1cbb5f0_0 .net "AandB", 0 0, L_0x2060a60;  1 drivers
v0x1cbb6d0_0 .net "BxorSub", 0 0, L_0x2060640;  1 drivers
v0x1cbb200_0 .net "a", 0 0, L_0x20625b0;  alias, 1 drivers
v0x1cbb2a0_0 .net "b", 0 0, L_0x2062710;  alias, 1 drivers
v0x1e79460_0 .net "carryin", 0 0, L_0x2037ae0;  alias, 1 drivers
v0x1e79520_0 .net "carryout", 0 0, L_0x2060d20;  alias, 1 drivers
v0x1e73740_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e737e0_0 .net "res", 0 0, L_0x2060860;  alias, 1 drivers
v0x1e563f0_0 .net "xAorB", 0 0, L_0x2060700;  1 drivers
v0x1e564b0_0 .net "xAorBandCin", 0 0, L_0x205d740;  1 drivers
S_0x1bebb00 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e334c0 .param/l "i" 0 3 165, +C4<011100>;
S_0x1d52bd0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1bebb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2062650/d .functor AND 1, L_0x20652d0, L_0x2065430, C4<1>, C4<1>;
L_0x2062650 .delay 1 (40,40,40) L_0x2062650/d;
L_0x2061e30/d .functor NAND 1, L_0x20652d0, L_0x2065430, C4<1>, C4<1>;
L_0x2061e30 .delay 1 (20,20,20) L_0x2061e30/d;
L_0x2060050/d .functor OR 1, L_0x20652d0, L_0x2065430, C4<0>, C4<0>;
L_0x2060050 .delay 1 (40,40,40) L_0x2060050/d;
L_0x2060290/d .functor NOR 1, L_0x20652d0, L_0x2065430, C4<0>, C4<0>;
L_0x2060290 .delay 1 (20,20,20) L_0x2060290/d;
L_0x20603a0/d .functor XOR 1, L_0x20652d0, L_0x2065430, C4<0>, C4<0>;
L_0x20603a0 .delay 1 (40,40,40) L_0x20603a0/d;
L_0x2063c40/d .functor NOT 1, L_0x2062d70, C4<0>, C4<0>, C4<0>;
L_0x2063c40 .delay 1 (10,10,10) L_0x2063c40/d;
L_0x2063da0/d .functor NOT 1, L_0x2062e10, C4<0>, C4<0>, C4<0>;
L_0x2063da0 .delay 1 (10,10,10) L_0x2063da0/d;
L_0x2063e60/d .functor NOT 1, L_0x2062eb0, C4<0>, C4<0>, C4<0>;
L_0x2063e60 .delay 1 (10,10,10) L_0x2063e60/d;
L_0x2064010/d .functor AND 1, L_0x2063580, L_0x2063c40, L_0x2063da0, L_0x2063e60;
L_0x2064010 .delay 1 (80,80,80) L_0x2064010/d;
L_0x20641c0/d .functor AND 1, L_0x2063580, L_0x2062d70, L_0x2063da0, L_0x2063e60;
L_0x20641c0 .delay 1 (80,80,80) L_0x20641c0/d;
L_0x20643d0/d .functor AND 1, L_0x20603a0, L_0x2063c40, L_0x2062e10, L_0x2063e60;
L_0x20643d0 .delay 1 (80,80,80) L_0x20643d0/d;
L_0x20645b0/d .functor AND 1, L_0x2063580, L_0x2062d70, L_0x2062e10, L_0x2063e60;
L_0x20645b0 .delay 1 (80,80,80) L_0x20645b0/d;
L_0x2064780/d .functor AND 1, L_0x2062650, L_0x2063c40, L_0x2063da0, L_0x2062eb0;
L_0x2064780 .delay 1 (80,80,80) L_0x2064780/d;
L_0x2064960/d .functor AND 1, L_0x2061e30, L_0x2062d70, L_0x2063da0, L_0x2062eb0;
L_0x2064960 .delay 1 (80,80,80) L_0x2064960/d;
L_0x2064710/d .functor AND 1, L_0x2060290, L_0x2063c40, L_0x2062e10, L_0x2062eb0;
L_0x2064710 .delay 1 (80,80,80) L_0x2064710/d;
L_0x2064d40/d .functor AND 1, L_0x2060050, L_0x2062d70, L_0x2062e10, L_0x2062eb0;
L_0x2064d40 .delay 1 (80,80,80) L_0x2064d40/d;
L_0x2064ee0/0/0 .functor OR 1, L_0x2064010, L_0x20641c0, L_0x20643d0, L_0x2064780;
L_0x2064ee0/0/4 .functor OR 1, L_0x2064960, L_0x2064710, L_0x2064d40, L_0x20645b0;
L_0x2064ee0/d .functor OR 1, L_0x2064ee0/0/0, L_0x2064ee0/0/4, C4<0>, C4<0>;
L_0x2064ee0 .delay 1 (160,160,160) L_0x2064ee0/d;
v0x1beb820_0 .net "a", 0 0, L_0x20652d0;  1 drivers
v0x1beb8e0_0 .net "addSub", 0 0, L_0x2063580;  1 drivers
v0x1d4cae0_0 .net "andRes", 0 0, L_0x2062650;  1 drivers
v0x1d4cbb0_0 .net "b", 0 0, L_0x2065430;  1 drivers
v0x1d2f850_0 .net "carryIn", 0 0, L_0x2062cd0;  1 drivers
v0x1d2f8f0_0 .net "carryOut", 0 0, L_0x2063a40;  1 drivers
v0x1da5a40_0 .net "initialResult", 0 0, L_0x2064ee0;  1 drivers
v0x1da5ae0_0 .net "isAdd", 0 0, L_0x2064010;  1 drivers
v0x1da5b80_0 .net "isAnd", 0 0, L_0x2064780;  1 drivers
v0x1da4e70_0 .net "isNand", 0 0, L_0x2064960;  1 drivers
v0x1da4f10_0 .net "isNor", 0 0, L_0x2064710;  1 drivers
v0x1da4fb0_0 .net "isOr", 0 0, L_0x2064d40;  1 drivers
v0x1da42a0_0 .net "isSLT", 0 0, L_0x20645b0;  1 drivers
v0x1da4340_0 .net "isSub", 0 0, L_0x20641c0;  1 drivers
v0x1da4400_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1da36d0_0 .net "isXor", 0 0, L_0x20643d0;  1 drivers
v0x1da3770_0 .net "nandRes", 0 0, L_0x2061e30;  1 drivers
v0x1da3810_0 .net "norRes", 0 0, L_0x2060290;  1 drivers
v0x1da2c10_0 .net "orRes", 0 0, L_0x2060050;  1 drivers
v0x1da1f30_0 .net "s0", 0 0, L_0x2062d70;  1 drivers
v0x1da1ff0_0 .net "s0inv", 0 0, L_0x2063c40;  1 drivers
v0x1da20b0_0 .net "s1", 0 0, L_0x2062e10;  1 drivers
v0x1da1360_0 .net "s1inv", 0 0, L_0x2063da0;  1 drivers
v0x1da1400_0 .net "s2", 0 0, L_0x2062eb0;  1 drivers
v0x1da14c0_0 .net "s2inv", 0 0, L_0x2063e60;  1 drivers
v0x1da0790_0 .net "xorRes", 0 0, L_0x20603a0;  1 drivers
S_0x1d12760 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1d52bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2063270/d .functor XOR 1, L_0x2065430, L_0x2070a90, C4<0>, C4<0>;
L_0x2063270 .delay 1 (40,40,40) L_0x2063270/d;
L_0x20633d0/d .functor XOR 1, L_0x20652d0, L_0x2063270, C4<0>, C4<0>;
L_0x20633d0 .delay 1 (40,40,40) L_0x20633d0/d;
L_0x2063580/d .functor XOR 1, L_0x20633d0, L_0x2062cd0, C4<0>, C4<0>;
L_0x2063580 .delay 1 (40,40,40) L_0x2063580/d;
L_0x2063780/d .functor AND 1, L_0x20652d0, L_0x2063270, C4<1>, C4<1>;
L_0x2063780 .delay 1 (40,40,40) L_0x2063780/d;
L_0x20600c0/d .functor AND 1, L_0x20633d0, L_0x2062cd0, C4<1>, C4<1>;
L_0x20600c0 .delay 1 (40,40,40) L_0x20600c0/d;
L_0x2063a40/d .functor OR 1, L_0x2063780, L_0x20600c0, C4<0>, C4<0>;
L_0x2063a40 .delay 1 (40,40,40) L_0x2063a40/d;
v0x1cf5360_0 .net "AandB", 0 0, L_0x2063780;  1 drivers
v0x1cf5400_0 .net "BxorSub", 0 0, L_0x2063270;  1 drivers
v0x1cef640_0 .net "a", 0 0, L_0x20652d0;  alias, 1 drivers
v0x1cef710_0 .net "b", 0 0, L_0x2065430;  alias, 1 drivers
v0x1cd2260_0 .net "carryin", 0 0, L_0x2062cd0;  alias, 1 drivers
v0x1cd2370_0 .net "carryout", 0 0, L_0x2063a40;  alias, 1 drivers
v0x1e503f0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e50490_0 .net "res", 0 0, L_0x2063580;  alias, 1 drivers
v0x1e50530_0 .net "xAorB", 0 0, L_0x20633d0;  1 drivers
v0x1c2bc70_0 .net "xAorBandCin", 0 0, L_0x20600c0;  1 drivers
S_0x1d9fbc0 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1da2cd0 .param/l "i" 0 3 165, +C4<011101>;
S_0x1d9eff0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1d9fbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2065370/d .functor AND 1, L_0x2067d30, L_0x2067e90, C4<1>, C4<1>;
L_0x2065370 .delay 1 (40,40,40) L_0x2065370/d;
L_0x2064b50/d .functor NAND 1, L_0x2067d30, L_0x2067e90, C4<1>, C4<1>;
L_0x2064b50 .delay 1 (20,20,20) L_0x2064b50/d;
L_0x20631a0/d .functor OR 1, L_0x2067d30, L_0x2067e90, C4<0>, C4<0>;
L_0x20631a0 .delay 1 (40,40,40) L_0x20631a0/d;
L_0x2063080/d .functor NOR 1, L_0x2067d30, L_0x2067e90, C4<0>, C4<0>;
L_0x2063080 .delay 1 (20,20,20) L_0x2063080/d;
L_0x2065c40/d .functor XOR 1, L_0x2067d30, L_0x2067e90, C4<0>, C4<0>;
L_0x2065c40 .delay 1 (40,40,40) L_0x2065c40/d;
L_0x20666f0/d .functor NOT 1, L_0x2068170, C4<0>, C4<0>, C4<0>;
L_0x20666f0 .delay 1 (10,10,10) L_0x20666f0/d;
L_0x2066850/d .functor NOT 1, L_0x20655e0, C4<0>, C4<0>, C4<0>;
L_0x2066850 .delay 1 (10,10,10) L_0x2066850/d;
L_0x2066910/d .functor NOT 1, L_0x2065680, C4<0>, C4<0>, C4<0>;
L_0x2066910 .delay 1 (10,10,10) L_0x2066910/d;
L_0x2066ac0/d .functor AND 1, L_0x2066010, L_0x20666f0, L_0x2066850, L_0x2066910;
L_0x2066ac0 .delay 1 (80,80,80) L_0x2066ac0/d;
L_0x2066c70/d .functor AND 1, L_0x2066010, L_0x2068170, L_0x2066850, L_0x2066910;
L_0x2066c70 .delay 1 (80,80,80) L_0x2066c70/d;
L_0x2066e80/d .functor AND 1, L_0x2065c40, L_0x20666f0, L_0x20655e0, L_0x2066910;
L_0x2066e80 .delay 1 (80,80,80) L_0x2066e80/d;
L_0x2067060/d .functor AND 1, L_0x2066010, L_0x2068170, L_0x20655e0, L_0x2066910;
L_0x2067060 .delay 1 (80,80,80) L_0x2067060/d;
L_0x2067230/d .functor AND 1, L_0x2065370, L_0x20666f0, L_0x2066850, L_0x2065680;
L_0x2067230 .delay 1 (80,80,80) L_0x2067230/d;
L_0x2067410/d .functor AND 1, L_0x2064b50, L_0x2068170, L_0x2066850, L_0x2065680;
L_0x2067410 .delay 1 (80,80,80) L_0x2067410/d;
L_0x20671c0/d .functor AND 1, L_0x2063080, L_0x20666f0, L_0x20655e0, L_0x2065680;
L_0x20671c0 .delay 1 (80,80,80) L_0x20671c0/d;
L_0x20677a0/d .functor AND 1, L_0x20631a0, L_0x2068170, L_0x20655e0, L_0x2065680;
L_0x20677a0 .delay 1 (80,80,80) L_0x20677a0/d;
L_0x2067940/0/0 .functor OR 1, L_0x2066ac0, L_0x2066c70, L_0x2066e80, L_0x2067230;
L_0x2067940/0/4 .functor OR 1, L_0x2067410, L_0x20671c0, L_0x20677a0, L_0x2067060;
L_0x2067940/d .functor OR 1, L_0x2067940/0/0, L_0x2067940/0/4, C4<0>, C4<0>;
L_0x2067940 .delay 1 (160,160,160) L_0x2067940/d;
v0x1c08e30_0 .net "a", 0 0, L_0x2067d30;  1 drivers
v0x1c08ef0_0 .net "addSub", 0 0, L_0x2066010;  1 drivers
v0x1c08fc0_0 .net "andRes", 0 0, L_0x2065370;  1 drivers
v0x1cf4c70_0 .net "b", 0 0, L_0x2067e90;  1 drivers
v0x1cf4d40_0 .net "carryIn", 0 0, L_0x2068040;  1 drivers
v0x1cf4e10_0 .net "carryOut", 0 0, L_0x20664f0;  1 drivers
v0x1cfa990_0 .net "initialResult", 0 0, L_0x2067940;  1 drivers
v0x1cfaa30_0 .net "isAdd", 0 0, L_0x2066ac0;  1 drivers
v0x1cfaad0_0 .net "isAnd", 0 0, L_0x2067230;  1 drivers
v0x1d0c1c0_0 .net "isNand", 0 0, L_0x2067410;  1 drivers
v0x1d0c260_0 .net "isNor", 0 0, L_0x20671c0;  1 drivers
v0x1d0c300_0 .net "isOr", 0 0, L_0x20677a0;  1 drivers
v0x1d12070_0 .net "isSLT", 0 0, L_0x2067060;  1 drivers
v0x1d12130_0 .net "isSub", 0 0, L_0x2066c70;  1 drivers
v0x1d121f0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1d1d840_0 .net "isXor", 0 0, L_0x2066e80;  1 drivers
v0x1d1d8e0_0 .net "nandRes", 0 0, L_0x2064b50;  1 drivers
v0x1d1d980_0 .net "norRes", 0 0, L_0x2063080;  1 drivers
v0x1d23720_0 .net "orRes", 0 0, L_0x20631a0;  1 drivers
v0x1cc5dc0_0 .net "s0", 0 0, L_0x2068170;  1 drivers
v0x1cc5e80_0 .net "s0inv", 0 0, L_0x20666f0;  1 drivers
v0x1cc5f40_0 .net "s1", 0 0, L_0x20655e0;  1 drivers
v0x1d3ae30_0 .net "s1inv", 0 0, L_0x2066850;  1 drivers
v0x1d3aef0_0 .net "s2", 0 0, L_0x2065680;  1 drivers
v0x1d3afb0_0 .net "s2inv", 0 0, L_0x2066910;  1 drivers
v0x1d40990_0 .net "xorRes", 0 0, L_0x2065c40;  1 drivers
S_0x1d9d850 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1d9eff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2065da0/d .functor XOR 1, L_0x2067e90, L_0x2070a90, C4<0>, C4<0>;
L_0x2065da0 .delay 1 (40,40,40) L_0x2065da0/d;
L_0x2065e60/d .functor XOR 1, L_0x2067d30, L_0x2065da0, C4<0>, C4<0>;
L_0x2065e60 .delay 1 (40,40,40) L_0x2065e60/d;
L_0x2066010/d .functor XOR 1, L_0x2065e60, L_0x2068040, C4<0>, C4<0>;
L_0x2066010 .delay 1 (40,40,40) L_0x2066010/d;
L_0x2066210/d .functor AND 1, L_0x2067d30, L_0x2065da0, C4<1>, C4<1>;
L_0x2066210 .delay 1 (40,40,40) L_0x2066210/d;
L_0x2066480/d .functor AND 1, L_0x2065e60, L_0x2068040, C4<1>, C4<1>;
L_0x2066480 .delay 1 (40,40,40) L_0x2066480/d;
L_0x20664f0/d .functor OR 1, L_0x2066210, L_0x2066480, C4<0>, C4<0>;
L_0x20664f0 .delay 1 (40,40,40) L_0x20664f0/d;
v0x1d9e5a0_0 .net "AandB", 0 0, L_0x2066210;  1 drivers
v0x1d9cc80_0 .net "BxorSub", 0 0, L_0x2065da0;  1 drivers
v0x1d9cd40_0 .net "a", 0 0, L_0x2067d30;  alias, 1 drivers
v0x1d9c0b0_0 .net "b", 0 0, L_0x2067e90;  alias, 1 drivers
v0x1d9c170_0 .net "carryin", 0 0, L_0x2068040;  alias, 1 drivers
v0x1d9b4e0_0 .net "carryout", 0 0, L_0x20664f0;  alias, 1 drivers
v0x1d9b5a0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1d9b640_0 .net "res", 0 0, L_0x2066010;  alias, 1 drivers
v0x1da6610_0 .net "xAorB", 0 0, L_0x2065e60;  1 drivers
v0x1da66d0_0 .net "xAorBandCin", 0 0, L_0x2066480;  1 drivers
S_0x1d46760 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d46920 .param/l "i" 0 3 165, +C4<011110>;
S_0x1d5dca0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1d46760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2067dd0/d .functor AND 1, L_0x206a840, L_0x206a9a0, C4<1>, C4<1>;
L_0x2067dd0 .delay 1 (40,40,40) L_0x2067dd0/d;
L_0x2067600/d .functor NAND 1, L_0x206a840, L_0x206a9a0, C4<1>, C4<1>;
L_0x2067600 .delay 1 (20,20,20) L_0x2067600/d;
L_0x2065810/d .functor OR 1, L_0x206a840, L_0x206a9a0, C4<0>, C4<0>;
L_0x2065810 .delay 1 (40,40,40) L_0x2065810/d;
L_0x20659b0/d .functor NOR 1, L_0x206a840, L_0x206a9a0, C4<0>, C4<0>;
L_0x20659b0 .delay 1 (20,20,20) L_0x20659b0/d;
L_0x2065b60/d .functor XOR 1, L_0x206a840, L_0x206a9a0, C4<0>, C4<0>;
L_0x2065b60 .delay 1 (40,40,40) L_0x2065b60/d;
L_0x2069200/d .functor NOT 1, L_0x20682b0, C4<0>, C4<0>, C4<0>;
L_0x2069200 .delay 1 (10,10,10) L_0x2069200/d;
L_0x2069360/d .functor NOT 1, L_0x2068350, C4<0>, C4<0>, C4<0>;
L_0x2069360 .delay 1 (10,10,10) L_0x2069360/d;
L_0x20693d0/d .functor NOT 1, L_0x20683f0, C4<0>, C4<0>, C4<0>;
L_0x20693d0 .delay 1 (10,10,10) L_0x20693d0/d;
L_0x2069580/d .functor AND 1, L_0x2068b20, L_0x2069200, L_0x2069360, L_0x20693d0;
L_0x2069580 .delay 1 (80,80,80) L_0x2069580/d;
L_0x2069780/d .functor AND 1, L_0x2068b20, L_0x20682b0, L_0x2069360, L_0x20693d0;
L_0x2069780 .delay 1 (80,80,80) L_0x2069780/d;
L_0x2069990/d .functor AND 1, L_0x2065b60, L_0x2069200, L_0x2068350, L_0x20693d0;
L_0x2069990 .delay 1 (80,80,80) L_0x2069990/d;
L_0x2069b70/d .functor AND 1, L_0x2068b20, L_0x20682b0, L_0x2068350, L_0x20693d0;
L_0x2069b70 .delay 1 (80,80,80) L_0x2069b70/d;
L_0x2069d40/d .functor AND 1, L_0x2067dd0, L_0x2069200, L_0x2069360, L_0x20683f0;
L_0x2069d40 .delay 1 (80,80,80) L_0x2069d40/d;
L_0x2069f20/d .functor AND 1, L_0x2067600, L_0x20682b0, L_0x2069360, L_0x20683f0;
L_0x2069f20 .delay 1 (80,80,80) L_0x2069f20/d;
L_0x2069cd0/d .functor AND 1, L_0x20659b0, L_0x2069200, L_0x2068350, L_0x20683f0;
L_0x2069cd0 .delay 1 (80,80,80) L_0x2069cd0/d;
L_0x206a2b0/d .functor AND 1, L_0x2065810, L_0x20682b0, L_0x2068350, L_0x20683f0;
L_0x206a2b0 .delay 1 (80,80,80) L_0x206a2b0/d;
L_0x206a450/0/0 .functor OR 1, L_0x2069580, L_0x2069780, L_0x2069990, L_0x2069d40;
L_0x206a450/0/4 .functor OR 1, L_0x2069f20, L_0x2069cd0, L_0x206a2b0, L_0x2069b70;
L_0x206a450/d .functor OR 1, L_0x206a450/0/0, L_0x206a450/0/4, C4<0>, C4<0>;
L_0x206a450 .delay 1 (160,160,160) L_0x206a450/d;
v0x1ce3110_0 .net "a", 0 0, L_0x206a840;  1 drivers
v0x1ce31d0_0 .net "addSub", 0 0, L_0x2068b20;  1 drivers
v0x1ce32a0_0 .net "andRes", 0 0, L_0x2067dd0;  1 drivers
v0x1ce8f10_0 .net "b", 0 0, L_0x206a9a0;  1 drivers
v0x1ce8fe0_0 .net "carryIn", 0 0, L_0x2068210;  1 drivers
v0x1ce9080_0 .net "carryOut", 0 0, L_0x2069000;  1 drivers
v0x1ceef50_0 .net "initialResult", 0 0, L_0x206a450;  1 drivers
v0x1ceeff0_0 .net "isAdd", 0 0, L_0x2069580;  1 drivers
v0x1cef090_0 .net "isAnd", 0 0, L_0x2069d40;  1 drivers
v0x1c1fac0_0 .net "isNand", 0 0, L_0x2069f20;  1 drivers
v0x1c1fb60_0 .net "isNor", 0 0, L_0x2069cd0;  1 drivers
v0x1c1fc20_0 .net "isOr", 0 0, L_0x206a2b0;  1 drivers
v0x1c2b820_0 .net "isSLT", 0 0, L_0x2069b70;  1 drivers
v0x1c2b8e0_0 .net "isSub", 0 0, L_0x2069780;  1 drivers
v0x1c2b9a0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c31670_0 .net "isXor", 0 0, L_0x2069990;  1 drivers
v0x1c31710_0 .net "nandRes", 0 0, L_0x2067600;  1 drivers
v0x1c317b0_0 .net "norRes", 0 0, L_0x20659b0;  1 drivers
v0x1c374a0_0 .net "orRes", 0 0, L_0x2065810;  1 drivers
v0x1c3ce30_0 .net "s0", 0 0, L_0x20682b0;  1 drivers
v0x1c3cef0_0 .net "s0inv", 0 0, L_0x2069200;  1 drivers
v0x1c3cfb0_0 .net "s1", 0 0, L_0x2068350;  1 drivers
v0x1c42c30_0 .net "s1inv", 0 0, L_0x2069360;  1 drivers
v0x1c42cf0_0 .net "s2", 0 0, L_0x20683f0;  1 drivers
v0x1c42db0_0 .net "s2inv", 0 0, L_0x20693d0;  1 drivers
v0x1c48a00_0 .net "xorRes", 0 0, L_0x2065b60;  1 drivers
S_0x1d69870 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1d5dca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2068810/d .functor XOR 1, L_0x206a9a0, L_0x2070a90, C4<0>, C4<0>;
L_0x2068810 .delay 1 (40,40,40) L_0x2068810/d;
L_0x2068970/d .functor XOR 1, L_0x206a840, L_0x2068810, C4<0>, C4<0>;
L_0x2068970 .delay 1 (40,40,40) L_0x2068970/d;
L_0x2068b20/d .functor XOR 1, L_0x2068970, L_0x2068210, C4<0>, C4<0>;
L_0x2068b20 .delay 1 (40,40,40) L_0x2068b20/d;
L_0x2068d20/d .functor AND 1, L_0x206a840, L_0x2068810, C4<1>, C4<1>;
L_0x2068d20 .delay 1 (40,40,40) L_0x2068d20/d;
L_0x2068f90/d .functor AND 1, L_0x2068970, L_0x2068210, C4<1>, C4<1>;
L_0x2068f90 .delay 1 (40,40,40) L_0x2068f90/d;
L_0x2069000/d .functor OR 1, L_0x2068d20, L_0x2068f90, C4<0>, C4<0>;
L_0x2069000 .delay 1 (40,40,40) L_0x2069000/d;
v0x1d63c20_0 .net "AandB", 0 0, L_0x2068d20;  1 drivers
v0x1cd1b70_0 .net "BxorSub", 0 0, L_0x2068810;  1 drivers
v0x1cd1c10_0 .net "a", 0 0, L_0x206a840;  alias, 1 drivers
v0x1cd1ce0_0 .net "b", 0 0, L_0x206a9a0;  alias, 1 drivers
v0x1cd7890_0 .net "carryin", 0 0, L_0x2068210;  alias, 1 drivers
v0x1cd7950_0 .net "carryout", 0 0, L_0x2069000;  alias, 1 drivers
v0x1cd7a10_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1cdd270_0 .net "res", 0 0, L_0x2068b20;  alias, 1 drivers
v0x1cdd310_0 .net "xAorB", 0 0, L_0x2068970;  1 drivers
v0x1cdd3d0_0 .net "xAorBandCin", 0 0, L_0x2068f90;  1 drivers
S_0x1bdf490 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1cef130 .param/l "i" 0 3 165, +C4<011111>;
S_0x1c5a3c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1bdf490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x206a8e0/d .functor AND 1, L_0x206deb0, L_0x206ab50, C4<1>, C4<1>;
L_0x206a8e0 .delay 1 (40,40,40) L_0x206a8e0/d;
L_0x206a110/d .functor NAND 1, L_0x206deb0, L_0x206ab50, C4<1>, C4<1>;
L_0x206a110 .delay 1 (20,20,20) L_0x206a110/d;
L_0x20685d0/d .functor OR 1, L_0x206deb0, L_0x206ab50, C4<0>, C4<0>;
L_0x20685d0 .delay 1 (40,40,40) L_0x20685d0/d;
L_0x206b130/d .functor NOR 1, L_0x206deb0, L_0x206ab50, C4<0>, C4<0>;
L_0x206b130 .delay 1 (20,20,20) L_0x206b130/d;
L_0x206b1f0/d .functor XOR 1, L_0x206deb0, L_0x206ab50, C4<0>, C4<0>;
L_0x206b1f0 .delay 1 (40,40,40) L_0x206b1f0/d;
L_0x206bc50/d .functor NOT 1, L_0x203fb20, C4<0>, C4<0>, C4<0>;
L_0x206bc50 .delay 1 (10,10,10) L_0x206bc50/d;
L_0x206bdb0/d .functor NOT 1, L_0x203fbc0, C4<0>, C4<0>, C4<0>;
L_0x206bdb0 .delay 1 (10,10,10) L_0x206bdb0/d;
L_0x206be70/d .functor NOT 1, L_0x203fc60, C4<0>, C4<0>, C4<0>;
L_0x206be70 .delay 1 (10,10,10) L_0x206be70/d;
L_0x206c020/d .functor AND 1, L_0x206b570, L_0x206bc50, L_0x206bdb0, L_0x206be70;
L_0x206c020 .delay 1 (80,80,80) L_0x206c020/d;
L_0x206c1d0/d .functor AND 1, L_0x206b570, L_0x203fb20, L_0x206bdb0, L_0x206be70;
L_0x206c1d0 .delay 1 (80,80,80) L_0x206c1d0/d;
L_0x206c3e0/d .functor AND 1, L_0x206b1f0, L_0x206bc50, L_0x203fbc0, L_0x206be70;
L_0x206c3e0 .delay 1 (80,80,80) L_0x206c3e0/d;
L_0x206c5c0/d .functor AND 1, L_0x206b570, L_0x203fb20, L_0x203fbc0, L_0x206be70;
L_0x206c5c0 .delay 1 (80,80,80) L_0x206c5c0/d;
L_0x206c790/d .functor AND 1, L_0x206a8e0, L_0x206bc50, L_0x206bdb0, L_0x203fc60;
L_0x206c790 .delay 1 (80,80,80) L_0x206c790/d;
L_0x206c970/d .functor AND 1, L_0x206a110, L_0x203fb20, L_0x206bdb0, L_0x203fc60;
L_0x206c970 .delay 1 (80,80,80) L_0x206c970/d;
L_0x206c720/d .functor AND 1, L_0x206b130, L_0x206bc50, L_0x203fbc0, L_0x203fc60;
L_0x206c720 .delay 1 (80,80,80) L_0x206c720/d;
L_0x206cd00/d .functor AND 1, L_0x20685d0, L_0x203fb20, L_0x203fbc0, L_0x203fc60;
L_0x206cd00 .delay 1 (80,80,80) L_0x206cd00/d;
L_0x206cea0/0/0 .functor OR 1, L_0x206c020, L_0x206c1d0, L_0x206c3e0, L_0x206c790;
L_0x206cea0/0/4 .functor OR 1, L_0x206c970, L_0x206c720, L_0x206cd00, L_0x206c5c0;
L_0x206cea0/d .functor OR 1, L_0x206cea0/0/0, L_0x206cea0/0/4, C4<0>, C4<0>;
L_0x206cea0 .delay 1 (160,160,160) L_0x206cea0/d;
v0x1bfc960_0 .net "a", 0 0, L_0x206deb0;  1 drivers
v0x1bfca20_0 .net "addSub", 0 0, L_0x206b570;  1 drivers
v0x1bfcaf0_0 .net "andRes", 0 0, L_0x206a8e0;  1 drivers
v0x1c02720_0 .net "b", 0 0, L_0x206ab50;  1 drivers
v0x1c027f0_0 .net "carryIn", 0 0, L_0x20686e0;  1 drivers
v0x1c02890_0 .net "carryOut", 0 0, L_0x206ba50;  1 drivers
v0x1c08520_0 .net "initialResult", 0 0, L_0x206cea0;  1 drivers
v0x1c085c0_0 .net "isAdd", 0 0, L_0x206c020;  1 drivers
v0x1c08660_0 .net "isAnd", 0 0, L_0x206c790;  1 drivers
v0x1c0e510_0 .net "isNand", 0 0, L_0x206c970;  1 drivers
v0x1c0e5b0_0 .net "isNor", 0 0, L_0x206c720;  1 drivers
v0x1c0e650_0 .net "isOr", 0 0, L_0x206cd00;  1 drivers
v0x1c14230_0 .net "isSLT", 0 0, L_0x206c5c0;  1 drivers
v0x1c142f0_0 .net "isSub", 0 0, L_0x206c1d0;  1 drivers
v0x1c143b0_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1e09ad0_0 .net "isXor", 0 0, L_0x206c3e0;  1 drivers
v0x1e09b70_0 .net "nandRes", 0 0, L_0x206a110;  1 drivers
v0x1e09c10_0 .net "norRes", 0 0, L_0x206b130;  1 drivers
v0x1e0fc20_0 .net "orRes", 0 0, L_0x20685d0;  1 drivers
v0x1dd5330_0 .net "s0", 0 0, L_0x203fb20;  1 drivers
v0x1dd53f0_0 .net "s0inv", 0 0, L_0x206bc50;  1 drivers
v0x1dd54b0_0 .net "s1", 0 0, L_0x203fbc0;  1 drivers
v0x1e15830_0 .net "s1inv", 0 0, L_0x206bdb0;  1 drivers
v0x1e158f0_0 .net "s2", 0 0, L_0x203fc60;  1 drivers
v0x1e159b0_0 .net "s2inv", 0 0, L_0x206be70;  1 drivers
v0x1e1b550_0 .net "xorRes", 0 0, L_0x206b1f0;  1 drivers
S_0x1c60040 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1c5a3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x206b350/d .functor XOR 1, L_0x206ab50, L_0x2070a90, C4<0>, C4<0>;
L_0x206b350 .delay 1 (40,40,40) L_0x206b350/d;
L_0x206b410/d .functor XOR 1, L_0x206deb0, L_0x206b350, C4<0>, C4<0>;
L_0x206b410 .delay 1 (40,40,40) L_0x206b410/d;
L_0x206b570/d .functor XOR 1, L_0x206b410, L_0x20686e0, C4<0>, C4<0>;
L_0x206b570 .delay 1 (40,40,40) L_0x206b570/d;
L_0x206b770/d .functor AND 1, L_0x206deb0, L_0x206b350, C4<1>, C4<1>;
L_0x206b770 .delay 1 (40,40,40) L_0x206b770/d;
L_0x206b9e0/d .functor AND 1, L_0x206b410, L_0x20686e0, C4<1>, C4<1>;
L_0x206b9e0 .delay 1 (40,40,40) L_0x206b9e0/d;
L_0x206ba50/d .functor OR 1, L_0x206b770, L_0x206b9e0, C4<0>, C4<0>;
L_0x206ba50 .delay 1 (40,40,40) L_0x206ba50/d;
v0x1beb530_0 .net "AandB", 0 0, L_0x206b770;  1 drivers
v0x1c65df0_0 .net "BxorSub", 0 0, L_0x206b350;  1 drivers
v0x1c65e90_0 .net "a", 0 0, L_0x206deb0;  alias, 1 drivers
v0x1c65f60_0 .net "b", 0 0, L_0x206ab50;  alias, 1 drivers
v0x1c82ff0_0 .net "carryin", 0 0, L_0x20686e0;  alias, 1 drivers
v0x1c830b0_0 .net "carryout", 0 0, L_0x206ba50;  alias, 1 drivers
v0x1c83170_0 .net "isSubtract", 0 0, L_0x2070a90;  alias, 1 drivers
v0x1c88dc0_0 .net "res", 0 0, L_0x206b570;  alias, 1 drivers
v0x1c88e60_0 .net "xAorB", 0 0, L_0x206b410;  1 drivers
v0x1c88f20_0 .net "xAorBandCin", 0 0, L_0x206b9e0;  1 drivers
S_0x1e21080 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c08700 .param/l "j" 0 3 207, +C4<00>;
L_0x206cb60/d .functor AND 1, L_0x206ad90, L_0x2075e70, C4<1>, C4<1>;
L_0x206cb60 .delay 1 (40,40,40) L_0x206cb60/d;
v0x1d2a050_0 .net *"_s1", 0 0, L_0x206ad90;  1 drivers
S_0x1e3e3c0 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e4b950 .param/l "j" 0 3 207, +C4<01>;
L_0x206ae30/d .functor AND 1, L_0x206af40, L_0x2075e70, C4<1>, C4<1>;
L_0x206ae30 .delay 1 (40,40,40) L_0x206ae30/d;
v0x1e441d0_0 .net *"_s1", 0 0, L_0x206af40;  1 drivers
S_0x1e44290 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e22220 .param/l "j" 0 3 207, +C4<010>;
L_0x206b0a0/d .functor AND 1, L_0x206dfa0, L_0x2075e70, C4<1>, C4<1>;
L_0x206b0a0 .delay 1 (40,40,40) L_0x206b0a0/d;
v0x1e49fa0_0 .net *"_s1", 0 0, L_0x206dfa0;  1 drivers
S_0x1ddb050 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e056b0 .param/l "j" 0 3 207, +C4<011>;
L_0x206e190/d .functor AND 1, L_0x206e290, L_0x2075e70, C4<1>, C4<1>;
L_0x206e190 .delay 1 (40,40,40) L_0x206e190/d;
v0x1e4a080_0 .net *"_s1", 0 0, L_0x206e290;  1 drivers
S_0x1e61500 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1ddc300 .param/l "j" 0 3 207, +C4<0100>;
L_0x206e380/d .functor AND 1, L_0x206e490, L_0x2075e70, C4<1>, C4<1>;
L_0x206e380 .delay 1 (40,40,40) L_0x206e380/d;
v0x1e4a140_0 .net *"_s1", 0 0, L_0x206e490;  1 drivers
S_0x1e672d0 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c84550 .param/l "j" 0 3 207, +C4<0101>;
L_0x206e950/d .functor AND 1, L_0x206ea10, L_0x2075e70, C4<1>, C4<1>;
L_0x206e950 .delay 1 (40,40,40) L_0x206e950/d;
v0x1e7e870_0 .net *"_s1", 0 0, L_0x206ea10;  1 drivers
S_0x1e7e930 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c44190 .param/l "j" 0 3 207, +C4<0110>;
L_0x206eb70/d .functor AND 1, L_0x206ec30, L_0x2075e70, C4<1>, C4<1>;
L_0x206eb70 .delay 1 (40,40,40) L_0x206eb70/d;
v0x1de0b70_0 .net *"_s1", 0 0, L_0x206ec30;  1 drivers
S_0x1de6970 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c272a0 .param/l "j" 0 3 207, +C4<0111>;
L_0x206e100/d .functor AND 1, L_0x206f730, L_0x2075e70, C4<1>, C4<1>;
L_0x206e100 .delay 1 (40,40,40) L_0x206e100/d;
v0x1de0c50_0 .net *"_s1", 0 0, L_0x206f730;  1 drivers
S_0x1df2720 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1bfdeb0 .param/l "j" 0 3 207, +C4<01000>;
L_0x206f7d0/d .functor AND 1, L_0x206f890, L_0x2075e70, C4<1>, C4<1>;
L_0x206f7d0 .delay 1 (40,40,40) L_0x206f7d0/d;
v0x1de0d10_0 .net *"_s1", 0 0, L_0x206f890;  1 drivers
S_0x1df8440 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d6b220 .param/l "j" 0 3 207, +C4<01001>;
L_0x206efd0/d .functor AND 1, L_0x206f090, L_0x2075e70, C4<1>, C4<1>;
L_0x206efd0 .delay 1 (40,40,40) L_0x206efd0/d;
v0x1dfdec0_0 .net *"_s1", 0 0, L_0x206f090;  1 drivers
S_0x1dfdf80 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d41b00 .param/l "j" 0 3 207, +C4<01010>;
L_0x206f1f0/d .functor AND 1, L_0x206f2b0, L_0x2075e70, C4<1>, C4<1>;
L_0x206f1f0 .delay 1 (40,40,40) L_0x206f1f0/d;
v0x1e03cd0_0 .net *"_s1", 0 0, L_0x206f2b0;  1 drivers
S_0x1c19dc0 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c19fd0 .param/l "j" 0 3 207, +C4<01011>;
L_0x206f410/d .functor AND 1, L_0x206f4d0, L_0x2075e70, C4<1>, C4<1>;
L_0x206f410 .delay 1 (40,40,40) L_0x206f410/d;
v0x1e03db0_0 .net *"_s1", 0 0, L_0x206f4d0;  1 drivers
S_0x1bf6e50 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1bf7060 .param/l "j" 0 3 207, +C4<01100>;
L_0x20700b0/d .functor AND 1, L_0x2070120, L_0x2075e70, C4<1>, C4<1>;
L_0x20700b0 .delay 1 (40,40,40) L_0x20700b0/d;
v0x1d062c0_0 .net *"_s1", 0 0, L_0x2070120;  1 drivers
S_0x1d063a0 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1cea8f0 .param/l "j" 0 3 207, +C4<01101>;
L_0x206f9f0/d .functor AND 1, L_0x206fab0, L_0x2075e70, C4<1>, C4<1>;
L_0x206f9f0 .delay 1 (40,40,40) L_0x206f9f0/d;
v0x1c94cb0_0 .net *"_s1", 0 0, L_0x206fab0;  1 drivers
S_0x1c94d90 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1cbb360 .param/l "j" 0 3 207, +C4<01110>;
L_0x206fc10/d .functor AND 1, L_0x206fcd0, L_0x2075e70, C4<1>, C4<1>;
L_0x206fc10 .delay 1 (40,40,40) L_0x206fc10/d;
v0x1d293e0_0 .net *"_s1", 0 0, L_0x206fcd0;  1 drivers
S_0x1d294a0 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c54f80 .param/l "j" 0 3 207, +C4<01111>;
L_0x206ed90/d .functor AND 1, L_0x206f620, L_0x2075e70, C4<1>, C4<1>;
L_0x206ed90 .delay 1 (40,40,40) L_0x206ed90/d;
v0x1d004c0_0 .net *"_s1", 0 0, L_0x206f620;  1 drivers
S_0x1d005a0 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c0ed80 .param/l "j" 0 3 207, +C4<010000>;
L_0x2070b20/d .functor AND 1, L_0x2070be0, L_0x2075e70, C4<1>, C4<1>;
L_0x2070b20 .delay 1 (40,40,40) L_0x2070b20/d;
v0x1dec7e0_0 .net *"_s1", 0 0, L_0x2070be0;  1 drivers
S_0x1dec8a0 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d2fcb0 .param/l "j" 0 3 207, +C4<010001>;
L_0x2070280/d .functor AND 1, L_0x2070340, L_0x2075e70, C4<1>, C4<1>;
L_0x2070280 .delay 1 (40,40,40) L_0x2070280/d;
v0x1d6fa60_0 .net *"_s1", 0 0, L_0x2070340;  1 drivers
S_0x1d6fb20 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d237e0 .param/l "j" 0 3 207, +C4<010010>;
L_0x20704a0/d .functor AND 1, L_0x2070560, L_0x2075e70, C4<1>, C4<1>;
L_0x20704a0 .delay 1 (40,40,40) L_0x20704a0/d;
v0x1c7d170_0 .net *"_s1", 0 0, L_0x2070560;  1 drivers
S_0x1c7d230 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1c37560 .param/l "j" 0 3 207, +C4<010011>;
L_0x20706c0/d .functor AND 1, L_0x2070780, L_0x2075e70, C4<1>, C4<1>;
L_0x20706c0 .delay 1 (40,40,40) L_0x20706c0/d;
v0x1c258c0_0 .net *"_s1", 0 0, L_0x2070780;  1 drivers
S_0x1c25980 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e0fce0 .param/l "j" 0 3 207, +C4<010100>;
L_0x20713f0/d .functor AND 1, L_0x20714b0, L_0x2075e70, C4<1>, C4<1>;
L_0x20713f0 .delay 1 (40,40,40) L_0x20713f0/d;
v0x1bf1130_0 .net *"_s1", 0 0, L_0x20714b0;  1 drivers
S_0x1bf1210 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d18320 .param/l "j" 0 3 207, +C4<010101>;
L_0x2070d40/d .functor AND 1, L_0x2070e00, L_0x2075e70, C4<1>, C4<1>;
L_0x2070d40 .delay 1 (40,40,40) L_0x2070d40/d;
v0x1ccbc90_0 .net *"_s1", 0 0, L_0x2070e00;  1 drivers
S_0x1ccbd70 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1cd2100 .param/l "j" 0 3 207, +C4<010110>;
L_0x2070f60/d .functor AND 1, L_0x2071020, L_0x2075e70, C4<1>, C4<1>;
L_0x2070f60 .delay 1 (40,40,40) L_0x2070f60/d;
v0x1be53a0_0 .net *"_s1", 0 0, L_0x2071020;  1 drivers
S_0x1be5480 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e16090 .param/l "j" 0 3 207, +C4<010111>;
L_0x2071180/d .functor AND 1, L_0x2071240, L_0x2075e70, C4<1>, C4<1>;
L_0x2071180 .delay 1 (40,40,40) L_0x2071180/d;
v0x1cbffc0_0 .net *"_s1", 0 0, L_0x2071240;  1 drivers
S_0x1cc00a0 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e03e90 .param/l "j" 0 3 207, +C4<011000>;
L_0x20712e0/d .functor AND 1, L_0x2071d30, L_0x2075e70, C4<1>, C4<1>;
L_0x20712e0 .delay 1 (40,40,40) L_0x20712e0/d;
v0x1d838e0_0 .net *"_s1", 0 0, L_0x2071d30;  1 drivers
S_0x1d839c0 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1d83bd0 .param/l "j" 0 3 207, +C4<011001>;
L_0x2071610/d .functor AND 1, L_0x20716d0, L_0x2075e70, C4<1>, C4<1>;
L_0x2071610 .delay 1 (40,40,40) L_0x2071610/d;
v0x1ca8bf0_0 .net *"_s1", 0 0, L_0x20716d0;  1 drivers
S_0x1ca8cd0 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1ca8ee0 .param/l "j" 0 3 207, +C4<011010>;
L_0x2071830/d .functor AND 1, L_0x20718f0, L_0x2075e70, C4<1>, C4<1>;
L_0x2071830 .delay 1 (40,40,40) L_0x2071830/d;
v0x1e98990_0 .net *"_s1", 0 0, L_0x20718f0;  1 drivers
S_0x1e98a70 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e98c80 .param/l "j" 0 3 207, +C4<011011>;
L_0x2071a50/d .functor AND 1, L_0x2071b10, L_0x2075e70, C4<1>, C4<1>;
L_0x2071a50 .delay 1 (40,40,40) L_0x2071a50/d;
v0x1e846a0_0 .net *"_s1", 0 0, L_0x2071b10;  1 drivers
S_0x1e84780 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1e84990 .param/l "j" 0 3 207, +C4<011100>;
L_0x2071bb0/d .functor AND 1, L_0x20725d0, L_0x2075e70, C4<1>, C4<1>;
L_0x2071bb0 .delay 1 (40,40,40) L_0x2071bb0/d;
v0x19661e0_0 .net *"_s1", 0 0, L_0x20725d0;  1 drivers
S_0x19662c0 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1966480 .param/l "j" 0 3 207, +C4<011101>;
L_0x2071e90/d .functor AND 1, L_0x2071f50, L_0x2075e70, C4<1>, C4<1>;
L_0x2071e90 .delay 1 (40,40,40) L_0x2071e90/d;
v0x1966540_0 .net *"_s1", 0 0, L_0x2071f50;  1 drivers
S_0x195a730 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x195a940 .param/l "j" 0 3 207, +C4<011110>;
L_0x20720b0/d .functor AND 1, L_0x2072170, L_0x2075e70, C4<1>, C4<1>;
L_0x20720b0 .delay 1 (40,40,40) L_0x20720b0/d;
v0x195aa00_0 .net *"_s1", 0 0, L_0x2072170;  1 drivers
S_0x19519c0 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x1e79f20;
 .timescale 0 0;
P_0x1951bd0 .param/l "j" 0 3 207, +C4<011111>;
L_0x20739a0/d .functor AND 1, L_0x2070930, L_0x2075e70, C4<1>, C4<1>;
L_0x20739a0 .delay 1 (40,40,40) L_0x20739a0/d;
v0x1951c90_0 .net *"_s1", 0 0, L_0x2070930;  1 drivers
S_0x193b020 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x1e79f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x2073f60/d .functor XOR 1, L_0x2074700, L_0x2070a90, C4<0>, C4<0>;
L_0x2073f60 .delay 1 (40,40,40) L_0x2073f60/d;
L_0x2074020/d .functor NOT 1, L_0x20754b0, C4<0>, C4<0>, C4<0>;
L_0x2074020 .delay 1 (10,10,10) L_0x2074020/d;
L_0x2074180/d .functor NOT 1, L_0x2073f60, C4<0>, C4<0>, C4<0>;
L_0x2074180 .delay 1 (10,10,10) L_0x2074180/d;
L_0x2074290/d .functor NOT 1, L_0x20747f0, C4<0>, C4<0>, C4<0>;
L_0x2074290 .delay 1 (10,10,10) L_0x2074290/d;
L_0x20743f0/d .functor AND 1, L_0x20754b0, L_0x2073f60, C4<1>, C4<1>;
L_0x20743f0 .delay 1 (40,40,40) L_0x20743f0/d;
L_0x2074e40/d .functor AND 1, L_0x2074020, L_0x2074180, C4<1>, C4<1>;
L_0x2074e40 .delay 1 (40,40,40) L_0x2074e40/d;
L_0x2074f50/d .functor AND 1, L_0x20743f0, L_0x2074290, C4<1>, C4<1>;
L_0x2074f50 .delay 1 (40,40,40) L_0x2074f50/d;
L_0x2075100/d .functor AND 1, L_0x2074e40, L_0x20747f0, C4<1>, C4<1>;
L_0x2075100 .delay 1 (40,40,40) L_0x2075100/d;
L_0x2075300/d .functor OR 1, L_0x2074f50, L_0x2075100, C4<0>, C4<0>;
L_0x2075300 .delay 1 (40,40,40) L_0x2075300/d;
v0x1e26e80_0 .net "BxorSub", 0 0, L_0x2073f60;  1 drivers
v0x1e26f60_0 .net "a", 0 0, L_0x20754b0;  1 drivers
v0x1e27020_0 .net "aAndB", 0 0, L_0x20743f0;  1 drivers
v0x193b1f0_0 .net "b", 0 0, L_0x2074700;  1 drivers
v0x193b2b0_0 .net "negToPos", 0 0, L_0x2074f50;  1 drivers
v0x1937920_0 .net "notA", 0 0, L_0x2074020;  1 drivers
v0x19379e0_0 .net "notB", 0 0, L_0x2074180;  1 drivers
v0x1937aa0_0 .net "notS", 0 0, L_0x2074290;  1 drivers
v0x1937b60_0 .net "notaAndNotb", 0 0, L_0x2074e40;  1 drivers
v0x1937c20_0 .net "overflow", 0 0, L_0x2075300;  alias, 1 drivers
v0x1954170_0 .net "posToNeg", 0 0, L_0x2075100;  1 drivers
v0x1954230_0 .net "s", 0 0, L_0x20747f0;  1 drivers
v0x19542f0_0 .net "sub", 0 0, L_0x2070a90;  alias, 1 drivers
S_0x1954390 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x1e79f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2075900/0/0 .functor OR 1, L_0x2075ad0, L_0x2075c30, L_0x2076a20, L_0x2076bd0;
L_0x2075900/0/4 .functor OR 1, L_0x2076c70, L_0x2076d60, L_0x2076e50, L_0x2076f40;
L_0x2075900/0/8 .functor OR 1, L_0x2077080, L_0x2077170, L_0x20772c0, L_0x2076ac0;
L_0x2075900/0/12 .functor OR 1, L_0x20775e0, L_0x20776d0, L_0x2077840, L_0x2077930;
L_0x2075900/0/16 .functor OR 1, L_0x2077ab0, L_0x2077ba0, L_0x2077d30, L_0x2077dd0;
L_0x2075900/0/20 .functor OR 1, L_0x2077c90, L_0x2077fc0, L_0x2077ec0, L_0x20781c0;
L_0x2075900/0/24 .functor OR 1, L_0x20780b0, L_0x20783d0, L_0x20782b0, L_0x2077360;
L_0x2075900/0/28 .functor OR 1, L_0x2077540, L_0x20784c0, L_0x2077450, L_0x2078b00;
L_0x2075900/1/0 .functor OR 1, L_0x2075900/0/0, L_0x2075900/0/4, L_0x2075900/0/8, L_0x2075900/0/12;
L_0x2075900/1/4 .functor OR 1, L_0x2075900/0/16, L_0x2075900/0/20, L_0x2075900/0/24, L_0x2075900/0/28;
L_0x2075900/d .functor NOR 1, L_0x2075900/1/0, L_0x2075900/1/4, C4<0>, C4<0>;
L_0x2075900 .delay 1 (320,320,320) L_0x2075900/d;
v0x198a140_0 .net *"_s10", 0 0, L_0x2076c70;  1 drivers
v0x198a240_0 .net *"_s12", 0 0, L_0x2076d60;  1 drivers
v0x198a320_0 .net *"_s14", 0 0, L_0x2076e50;  1 drivers
v0x198a3e0_0 .net *"_s16", 0 0, L_0x2076f40;  1 drivers
v0x198a4c0_0 .net *"_s18", 0 0, L_0x2077080;  1 drivers
v0x1976870_0 .net *"_s2", 0 0, L_0x2075ad0;  1 drivers
v0x1976950_0 .net *"_s20", 0 0, L_0x2077170;  1 drivers
v0x1976a30_0 .net *"_s22", 0 0, L_0x20772c0;  1 drivers
v0x1976b10_0 .net *"_s24", 0 0, L_0x2076ac0;  1 drivers
v0x1976bf0_0 .net *"_s26", 0 0, L_0x20775e0;  1 drivers
v0x196dc20_0 .net *"_s28", 0 0, L_0x20776d0;  1 drivers
v0x196dd00_0 .net *"_s30", 0 0, L_0x2077840;  1 drivers
v0x196dde0_0 .net *"_s32", 0 0, L_0x2077930;  1 drivers
v0x196dec0_0 .net *"_s34", 0 0, L_0x2077ab0;  1 drivers
v0x196dfa0_0 .net *"_s36", 0 0, L_0x2077ba0;  1 drivers
v0x19626f0_0 .net *"_s38", 0 0, L_0x2077d30;  1 drivers
v0x19627d0_0 .net *"_s4", 0 0, L_0x2075c30;  1 drivers
v0x1962980_0 .net *"_s40", 0 0, L_0x2077dd0;  1 drivers
v0x1962a60_0 .net *"_s42", 0 0, L_0x2077c90;  1 drivers
v0x1973550_0 .net *"_s44", 0 0, L_0x2077fc0;  1 drivers
v0x1973630_0 .net *"_s46", 0 0, L_0x2077ec0;  1 drivers
v0x1973710_0 .net *"_s48", 0 0, L_0x20781c0;  1 drivers
v0x19737f0_0 .net *"_s50", 0 0, L_0x20780b0;  1 drivers
v0x19738d0_0 .net *"_s52", 0 0, L_0x20783d0;  1 drivers
v0x1939640_0 .net *"_s54", 0 0, L_0x20782b0;  1 drivers
v0x1939720_0 .net *"_s56", 0 0, L_0x2077360;  1 drivers
v0x1939800_0 .net *"_s58", 0 0, L_0x2077540;  1 drivers
v0x19398e0_0 .net *"_s6", 0 0, L_0x2076a20;  1 drivers
v0x19399c0_0 .net *"_s60", 0 0, L_0x20784c0;  1 drivers
v0x193c180_0 .net *"_s62", 0 0, L_0x2077450;  1 drivers
v0x193c260_0 .net *"_s64", 0 0, L_0x2078b00;  1 drivers
v0x193c340_0 .net *"_s8", 0 0, L_0x2076bd0;  1 drivers
v0x193c420_0 .net8 "bitt", 31 0, RS_0x7efc92233778;  alias, 2 drivers
v0x193c4c0_0 .net "out", 0 0, L_0x2075900;  alias, 1 drivers
L_0x2075ad0 .part RS_0x7efc92233778, 0, 1;
L_0x2075c30 .part RS_0x7efc92233778, 1, 1;
L_0x2076a20 .part RS_0x7efc92233778, 2, 1;
L_0x2076bd0 .part RS_0x7efc92233778, 3, 1;
L_0x2076c70 .part RS_0x7efc92233778, 4, 1;
L_0x2076d60 .part RS_0x7efc92233778, 5, 1;
L_0x2076e50 .part RS_0x7efc92233778, 6, 1;
L_0x2076f40 .part RS_0x7efc92233778, 7, 1;
L_0x2077080 .part RS_0x7efc92233778, 8, 1;
L_0x2077170 .part RS_0x7efc92233778, 9, 1;
L_0x20772c0 .part RS_0x7efc92233778, 10, 1;
L_0x2076ac0 .part RS_0x7efc92233778, 11, 1;
L_0x20775e0 .part RS_0x7efc92233778, 12, 1;
L_0x20776d0 .part RS_0x7efc92233778, 13, 1;
L_0x2077840 .part RS_0x7efc92233778, 14, 1;
L_0x2077930 .part RS_0x7efc92233778, 15, 1;
L_0x2077ab0 .part RS_0x7efc92233778, 16, 1;
L_0x2077ba0 .part RS_0x7efc92233778, 17, 1;
L_0x2077d30 .part RS_0x7efc92233778, 18, 1;
L_0x2077dd0 .part RS_0x7efc92233778, 19, 1;
L_0x2077c90 .part RS_0x7efc92233778, 20, 1;
L_0x2077fc0 .part RS_0x7efc92233778, 21, 1;
L_0x2077ec0 .part RS_0x7efc92233778, 22, 1;
L_0x20781c0 .part RS_0x7efc92233778, 23, 1;
L_0x20780b0 .part RS_0x7efc92233778, 24, 1;
L_0x20783d0 .part RS_0x7efc92233778, 25, 1;
L_0x20782b0 .part RS_0x7efc92233778, 26, 1;
L_0x2077360 .part RS_0x7efc92233778, 27, 1;
L_0x2077540 .part RS_0x7efc92233778, 28, 1;
L_0x20784c0 .part RS_0x7efc92233778, 29, 1;
L_0x2077450 .part RS_0x7efc92233778, 30, 1;
L_0x2078b00 .part RS_0x7efc92233778, 31, 1;
S_0x1ea71c0 .scope module, "aluadd4" "alu" 2 73, 3 145 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1fff150/d .functor OR 1, L_0x2001950, L_0x2001ab0, C4<0>, C4<0>;
L_0x1fff150 .delay 1 (40,40,40) L_0x1fff150/d;
L_0x2001d60/d .functor OR 1, L_0x1fff150, L_0x1fff150, C4<0>, C4<0>;
L_0x2001d60 .delay 1 (40,40,40) L_0x2001d60/d;
L_0x2001e70/d .functor OR 1, L_0x2002c10, L_0x20024e0, C4<0>, C4<0>;
L_0x2001e70 .delay 1 (40,40,40) L_0x2001e70/d;
L_0x2003bc0/d .functor NOT 1, L_0x2002f50, C4<0>, C4<0>, C4<0>;
L_0x2003bc0 .delay 1 (10,10,10) L_0x2003bc0/d;
L_0x20030b0/d .functor NOT 1, L_0x2003970, C4<0>, C4<0>, C4<0>;
L_0x20030b0 .delay 1 (10,10,10) L_0x20030b0/d;
L_0x20031b0/d .functor AND 1, L_0x2003bc0, L_0x2003310, L_0x20043f0, C4<1>;
L_0x20031b0 .delay 1 (60,60,60) L_0x20031b0/d;
L_0x20044e0/d .functor NOT 1, L_0x20031b0, C4<0>, C4<0>, C4<0>;
L_0x20044e0 .delay 1 (10,10,10) L_0x20044e0/d;
L_0x20045f0/d .functor AND 1, L_0x20047a0, L_0x20030b0, L_0x20031b0, C4<1>;
L_0x20045f0 .delay 1 (60,60,60) L_0x20045f0/d;
L_0x2003d20/d .functor OR 1, L_0x2003e80, L_0x20045f0, C4<0>, C4<0>;
L_0x2003d20 .delay 1 (40,40,40) L_0x2003d20/d;
v0x1eff8b0_0 .net "SLTval", 0 0, L_0x20045f0;  1 drivers
v0x1eff970_0 .net *"_s321", 0 0, L_0x1fce1b0;  1 drivers
v0x1effa50_0 .net *"_s324", 0 0, L_0x1ffaf60;  1 drivers
v0x1effb40_0 .net *"_s327", 0 0, L_0x1ffc5a0;  1 drivers
v0x1effc20_0 .net *"_s330", 0 0, L_0x1ffc850;  1 drivers
v0x1effd50_0 .net *"_s333", 0 0, L_0x1ffd530;  1 drivers
v0x1effe30_0 .net *"_s336", 0 0, L_0x1ffcda0;  1 drivers
v0x1efff10_0 .net *"_s339", 0 0, L_0x1ffcf00;  1 drivers
v0x1effff0_0 .net *"_s342", 0 0, L_0x1ffc7c0;  1 drivers
v0x1f00160_0 .net *"_s345", 0 0, L_0x1ffde90;  1 drivers
v0x1f00240_0 .net *"_s348", 0 0, L_0x1ffd750;  1 drivers
v0x1f00320_0 .net *"_s351", 0 0, L_0x1ffd970;  1 drivers
v0x1f00400_0 .net *"_s354", 0 0, L_0x1ffdb90;  1 drivers
v0x1f004e0_0 .net *"_s357", 0 0, L_0x1ffe770;  1 drivers
v0x1f005c0_0 .net *"_s360", 0 0, L_0x1ffe0b0;  1 drivers
v0x1f006a0_0 .net *"_s363", 0 0, L_0x1ffe2d0;  1 drivers
v0x1f00780_0 .net *"_s366", 0 0, L_0x1ffd170;  1 drivers
v0x1f00930_0 .net *"_s369", 0 0, L_0x1fff1e0;  1 drivers
v0x1f009d0_0 .net *"_s372", 0 0, L_0x1ffe940;  1 drivers
v0x1f00ab0_0 .net *"_s375", 0 0, L_0x1ffeb60;  1 drivers
v0x1f00b90_0 .net *"_s378", 0 0, L_0x1ffed80;  1 drivers
v0x1f00c70_0 .net *"_s381", 0 0, L_0x1fffab0;  1 drivers
v0x1f00d50_0 .net *"_s384", 0 0, L_0x1fff400;  1 drivers
v0x1f00e30_0 .net *"_s387", 0 0, L_0x1fff620;  1 drivers
v0x1f00f10_0 .net *"_s390", 0 0, L_0x1fff840;  1 drivers
v0x1f00ff0_0 .net *"_s393", 0 0, L_0x1fff9a0;  1 drivers
v0x1f010d0_0 .net *"_s396", 0 0, L_0x1fffcd0;  1 drivers
v0x1f011b0_0 .net *"_s399", 0 0, L_0x1fffef0;  1 drivers
v0x1f01290_0 .net *"_s402", 0 0, L_0x2000110;  1 drivers
v0x1f01370_0 .net *"_s405", 0 0, L_0x2000270;  1 drivers
v0x1f01450_0 .net *"_s408", 0 0, L_0x2000550;  1 drivers
v0x1f01530_0 .net *"_s411", 0 0, L_0x2000770;  1 drivers
v0x1f01610_0 .net *"_s414", 0 0, L_0x2002010;  1 drivers
v0x1f00860_0 .net *"_s420", 0 0, L_0x2001950;  1 drivers
v0x1f018e0_0 .net *"_s422", 0 0, L_0x2001ab0;  1 drivers
v0x1f019c0_0 .net *"_s424", 0 0, L_0x2001d60;  1 drivers
v0x1f01aa0_0 .net *"_s429", 0 0, L_0x2002c10;  1 drivers
v0x1f01b80_0 .net *"_s431", 0 0, L_0x20024e0;  1 drivers
v0x1f01c60_0 .net *"_s440", 0 0, L_0x2002f50;  1 drivers
v0x1f01d40_0 .net *"_s444", 0 0, L_0x2003310;  1 drivers
v0x1f01e20_0 .net *"_s446", 0 0, L_0x20043f0;  1 drivers
v0x1f01f00_0 .net *"_s450", 0 0, L_0x20047a0;  1 drivers
v0x1f01fe0_0 .net *"_s452", 0 0, L_0x2003d20;  1 drivers
v0x1f020c0_0 .net *"_s455", 0 0, L_0x2003e80;  1 drivers
v0x1f021a0_0 .net "carryOut", 32 0, L_0x2001ba0;  1 drivers
v0x1f02280_0 .net "carryout", 0 0, L_0x2001e70;  alias, 1 drivers
L_0x7efc921a80a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1f02340_0 .net "command", 2 0, L_0x7efc921a80a8;  1 drivers
v0x1f02420_0 .net "initialResult", 31 0, L_0x1ffb6e0;  1 drivers
v0x1f02500_0 .net "isSLT", 0 0, L_0x20031b0;  1 drivers
v0x1f025c0_0 .net "isSLTinv", 0 0, L_0x20044e0;  1 drivers
v0x1f02680_0 .net "isSubtract", 0 0, L_0x1fff150;  1 drivers
v0x1f02720_0 .net "operandA", 31 0, v0x1f86810_0;  alias, 1 drivers
L_0x7efc921a8060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1f02800_0 .net "operandB", 31 0, L_0x7efc921a8060;  1 drivers
v0x1f028e0_0 .net "overflow", 0 0, L_0x2003970;  alias, 1 drivers
v0x1f02980_0 .net "overflowInv", 0 0, L_0x20030b0;  1 drivers
v0x1f02a20_0 .net8 "result", 31 0, RS_0x7efc92234198;  alias, 2 drivers
v0x1f02ae0_0 .net "s2inv", 0 0, L_0x2003bc0;  1 drivers
v0x1f02ba0_0 .net "zero", 0 0, L_0x2003fe0;  alias, 1 drivers
L_0x1fa83b0 .part v0x1f86810_0, 0, 1;
L_0x1fa8510 .part L_0x7efc921a8060, 0, 1;
L_0x1fa86c0 .part L_0x2001ba0, 0, 1;
L_0x1fa8760 .part L_0x7efc921a80a8, 0, 1;
L_0x1fa8800 .part L_0x7efc921a80a8, 1, 1;
L_0x1fa88a0 .part L_0x7efc921a80a8, 2, 1;
L_0x1faadf0 .part v0x1f86810_0, 1, 1;
L_0x1faaf50 .part L_0x7efc921a8060, 1, 1;
L_0x1fab100 .part L_0x2001ba0, 1, 1;
L_0x1fab230 .part L_0x7efc921a80a8, 0, 1;
L_0x1fab360 .part L_0x7efc921a80a8, 1, 1;
L_0x1fab400 .part L_0x7efc921a80a8, 2, 1;
L_0x1fad960 .part v0x1f86810_0, 2, 1;
L_0x1fadbd0 .part L_0x7efc921a8060, 2, 1;
L_0x1fab7d0 .part L_0x2001ba0, 2, 1;
L_0x1fadd80 .part L_0x7efc921a80a8, 0, 1;
L_0x1fadeb0 .part L_0x7efc921a80a8, 1, 1;
L_0x1fae060 .part L_0x7efc921a80a8, 2, 1;
L_0x1fb04b0 .part v0x1f86810_0, 3, 1;
L_0x1fb0610 .part L_0x7efc921a8060, 3, 1;
L_0x1fae100 .part L_0x2001ba0, 3, 1;
L_0x1fb0990 .part L_0x7efc921a80a8, 0, 1;
L_0x1fb07c0 .part L_0x7efc921a80a8, 1, 1;
L_0x1fb0af0 .part L_0x7efc921a80a8, 2, 1;
L_0x1fb2f70 .part v0x1f86810_0, 4, 1;
L_0x1fb30d0 .part L_0x7efc921a8060, 4, 1;
L_0x1fb0b90 .part L_0x2001ba0, 4, 1;
L_0x1fb3360 .part L_0x7efc921a80a8, 0, 1;
L_0x1fb3280 .part L_0x7efc921a80a8, 1, 1;
L_0x1fb34f0 .part L_0x7efc921a80a8, 2, 1;
L_0x1fb5a40 .part v0x1f86810_0, 5, 1;
L_0x1fb5ba0 .part L_0x7efc921a8060, 5, 1;
L_0x1fb3590 .part L_0x2001ba0, 5, 1;
L_0x1fb5e60 .part L_0x7efc921a80a8, 0, 1;
L_0x1fadf50 .part L_0x7efc921a80a8, 1, 1;
L_0x1fb5d50 .part L_0x7efc921a80a8, 2, 1;
L_0x1fb8680 .part v0x1f86810_0, 6, 1;
L_0x1fb87e0 .part L_0x7efc921a8060, 6, 1;
L_0x1fb6110 .part L_0x2001ba0, 6, 1;
L_0x1fb8ad0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fb8990 .part L_0x7efc921a80a8, 1, 1;
L_0x1fb8a30 .part L_0x7efc921a80a8, 2, 1;
L_0x1fbb150 .part v0x1f86810_0, 7, 1;
L_0x1fbb2b0 .part L_0x7efc921a8060, 7, 1;
L_0x1fb8b70 .part L_0x2001ba0, 7, 1;
L_0x1fb8c10 .part L_0x7efc921a80a8, 0, 1;
L_0x1fbb570 .part L_0x7efc921a80a8, 1, 1;
L_0x1fbb610 .part L_0x7efc921a80a8, 2, 1;
L_0x1fbdd30 .part v0x1f86810_0, 8, 1;
L_0x1fbde90 .part L_0x7efc921a8060, 8, 1;
L_0x1fbb7f0 .part L_0x2001ba0, 8, 1;
L_0x1fbb890 .part L_0x7efc921a80a8, 0, 1;
L_0x1fbe1f0 .part L_0x7efc921a80a8, 1, 1;
L_0x1fbe290 .part L_0x7efc921a80a8, 2, 1;
L_0x1fc0820 .part v0x1f86810_0, 9, 1;
L_0x1fc0980 .part L_0x7efc921a8060, 9, 1;
L_0x1fbe330 .part L_0x2001ba0, 9, 1;
L_0x1fbe3d0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fc0d10 .part L_0x7efc921a80a8, 1, 1;
L_0x1fc0db0 .part L_0x7efc921a80a8, 2, 1;
L_0x1fc3290 .part v0x1f86810_0, 10, 1;
L_0x1fadac0 .part L_0x7efc921a8060, 10, 1;
L_0x1fc0e50 .part L_0x2001ba0, 10, 1;
L_0x1fc0ef0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fc0f90 .part L_0x7efc921a80a8, 1, 1;
L_0x1fb5f00 .part L_0x7efc921a80a8, 2, 1;
L_0x1fc5f70 .part v0x1f86810_0, 11, 1;
L_0x1fc60d0 .part L_0x7efc921a8060, 11, 1;
L_0x1fc3d30 .part L_0x2001ba0, 11, 1;
L_0x1fc3dd0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fc3e70 .part L_0x7efc921a80a8, 1, 1;
L_0x1fc64c0 .part L_0x7efc921a80a8, 2, 1;
L_0x1fc89e0 .part v0x1f86810_0, 12, 1;
L_0x1fc8b40 .part L_0x7efc921a8060, 12, 1;
L_0x1fc6800 .part L_0x2001ba0, 12, 1;
L_0x1fc65f0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fc6690 .part L_0x7efc921a80a8, 1, 1;
L_0x1fc8f60 .part L_0x7efc921a80a8, 2, 1;
L_0x1fcb3c0 .part v0x1f86810_0, 13, 1;
L_0x1fcb520 .part L_0x7efc921a8060, 13, 1;
L_0x1fc9000 .part L_0x2001ba0, 13, 1;
L_0x1fc90a0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fc9140 .part L_0x7efc921a80a8, 1, 1;
L_0x1fc91e0 .part L_0x7efc921a80a8, 2, 1;
L_0x1fcde00 .part v0x1f86810_0, 14, 1;
L_0x1fcdf60 .part L_0x7efc921a8060, 14, 1;
L_0x1fcbbd0 .part L_0x2001ba0, 14, 1;
L_0x1fcb760 .part L_0x7efc921a80a8, 0, 1;
L_0x1fcb800 .part L_0x7efc921a80a8, 1, 1;
L_0x1fcb8a0 .part L_0x7efc921a80a8, 2, 1;
L_0x1fd0870 .part v0x1f86810_0, 15, 1;
L_0x1fd09d0 .part L_0x7efc921a8060, 15, 1;
L_0x1fce640 .part L_0x2001ba0, 15, 1;
L_0x1fce320 .part L_0x7efc921a80a8, 0, 1;
L_0x1fbb6e0 .part L_0x7efc921a80a8, 1, 1;
L_0x1fd1090 .part L_0x7efc921a80a8, 2, 1;
L_0x1fd34c0 .part v0x1f86810_0, 16, 1;
L_0x1fd3620 .part L_0x7efc921a8060, 16, 1;
L_0x1fd0fb0 .part L_0x2001ba0, 16, 1;
L_0x1fd11c0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fd1260 .part L_0x7efc921a80a8, 1, 1;
L_0x1fd1300 .part L_0x7efc921a80a8, 2, 1;
L_0x1fd5f40 .part v0x1f86810_0, 17, 1;
L_0x1fd60a0 .part L_0x7efc921a8060, 17, 1;
L_0x1fd3cc0 .part L_0x2001ba0, 17, 1;
L_0x1fd3860 .part L_0x7efc921a80a8, 0, 1;
L_0x1fd3900 .part L_0x7efc921a80a8, 1, 1;
L_0x1fd39a0 .part L_0x7efc921a80a8, 2, 1;
L_0x1fd8970 .part v0x1f86810_0, 18, 1;
L_0x1fd8ad0 .part L_0x7efc921a8060, 18, 1;
L_0x1fd67e0 .part L_0x2001ba0, 18, 1;
L_0x1fd62e0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fd6380 .part L_0x7efc921a80a8, 1, 1;
L_0x1fd6420 .part L_0x7efc921a80a8, 2, 1;
L_0x1fdb3c0 .part v0x1f86810_0, 19, 1;
L_0x1fdb520 .part L_0x7efc921a8060, 19, 1;
L_0x1fd8c80 .part L_0x2001ba0, 19, 1;
L_0x1fd8d20 .part L_0x7efc921a80a8, 0, 1;
L_0x1fd8dc0 .part L_0x7efc921a80a8, 1, 1;
L_0x1fd8e60 .part L_0x7efc921a80a8, 2, 1;
L_0x1fdde50 .part v0x1f86810_0, 20, 1;
L_0x1fddfb0 .part L_0x7efc921a8060, 20, 1;
L_0x1fdb6d0 .part L_0x2001ba0, 20, 1;
L_0x1fdb770 .part L_0x7efc921a80a8, 0, 1;
L_0x1fdb810 .part L_0x7efc921a80a8, 1, 1;
L_0x1fdb8b0 .part L_0x7efc921a80a8, 2, 1;
L_0x1fe08c0 .part v0x1f86810_0, 21, 1;
L_0x1fe0a20 .part L_0x7efc921a8060, 21, 1;
L_0x1fde160 .part L_0x2001ba0, 21, 1;
L_0x1fde200 .part L_0x7efc921a80a8, 0, 1;
L_0x1fde2a0 .part L_0x7efc921a80a8, 1, 1;
L_0x1fde340 .part L_0x7efc921a80a8, 2, 1;
L_0x1fe3710 .part v0x1f86810_0, 22, 1;
L_0x1fe3870 .part L_0x7efc921a8060, 22, 1;
L_0x1fc3900 .part L_0x2001ba0, 22, 1;
L_0x1fc39a0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fc3a40 .part L_0x7efc921a80a8, 1, 1;
L_0x1fc3ae0 .part L_0x7efc921a80a8, 2, 1;
L_0x1fe6150 .part v0x1f86810_0, 23, 1;
L_0x1fe62b0 .part L_0x7efc921a8060, 23, 1;
L_0x1fe3ed0 .part L_0x2001ba0, 23, 1;
L_0x1fe3ab0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fe3b50 .part L_0x7efc921a80a8, 1, 1;
L_0x1fe3bf0 .part L_0x7efc921a80a8, 2, 1;
L_0x1fe8b90 .part v0x1f86810_0, 24, 1;
L_0x1fe8cf0 .part L_0x7efc921a8060, 24, 1;
L_0x1fe69b0 .part L_0x2001ba0, 24, 1;
L_0x1fe64f0 .part L_0x7efc921a80a8, 0, 1;
L_0x1fe6590 .part L_0x7efc921a80a8, 1, 1;
L_0x1fe6630 .part L_0x7efc921a80a8, 2, 1;
L_0x1feb5e0 .part v0x1f86810_0, 25, 1;
L_0x1feb740 .part L_0x7efc921a8060, 25, 1;
L_0x1fe93b0 .part L_0x2001ba0, 25, 1;
L_0x1fe8f30 .part L_0x7efc921a80a8, 0, 1;
L_0x1fe8fd0 .part L_0x7efc921a80a8, 1, 1;
L_0x1fe9070 .part L_0x7efc921a80a8, 2, 1;
L_0x1fedfe0 .part v0x1f86810_0, 26, 1;
L_0x1fc33f0 .part L_0x7efc921a8060, 26, 1;
L_0x1feb8f0 .part L_0x2001ba0, 26, 1;
L_0x1feb990 .part L_0x7efc921a80a8, 0, 1;
L_0x1feba30 .part L_0x7efc921a80a8, 1, 1;
L_0x1febad0 .part L_0x7efc921a80a8, 2, 1;
L_0x1ff0c20 .part v0x1f86810_0, 27, 1;
L_0x1ff0d80 .part L_0x7efc921a8060, 27, 1;
L_0x1ff0f30 .part L_0x2001ba0, 27, 1;
L_0x1ff1060 .part L_0x7efc921a80a8, 0, 1;
L_0x1fee550 .part L_0x7efc921a80a8, 1, 1;
L_0x1fee5f0 .part L_0x7efc921a80a8, 2, 1;
L_0x1ff3680 .part v0x1f86810_0, 28, 1;
L_0x1ff37e0 .part L_0x7efc921a8060, 28, 1;
L_0x1ff1100 .part L_0x2001ba0, 28, 1;
L_0x1ff11a0 .part L_0x7efc921a80a8, 0, 1;
L_0x1ff1240 .part L_0x7efc921a80a8, 1, 1;
L_0x1ff12e0 .part L_0x7efc921a80a8, 2, 1;
L_0x1ff60c0 .part v0x1f86810_0, 29, 1;
L_0x1ff6220 .part L_0x7efc921a8060, 29, 1;
L_0x1ff63d0 .part L_0x2001ba0, 29, 1;
L_0x1ff6500 .part L_0x7efc921a80a8, 0, 1;
L_0x1ff3990 .part L_0x7efc921a80a8, 1, 1;
L_0x1ff3a30 .part L_0x7efc921a80a8, 2, 1;
L_0x1ff8c20 .part v0x1f86810_0, 30, 1;
L_0x1ff8d80 .part L_0x7efc921a8060, 30, 1;
L_0x1ff65a0 .part L_0x2001ba0, 30, 1;
L_0x1ff6640 .part L_0x7efc921a80a8, 0, 1;
L_0x1ff66e0 .part L_0x7efc921a80a8, 1, 1;
L_0x1ff6780 .part L_0x7efc921a80a8, 2, 1;
LS_0x1ffb6e0_0_0 .concat8 [ 1 1 1 1], L_0x1fa7fc0, L_0x1faaa00, L_0x1fad570, L_0x1fb00c0;
LS_0x1ffb6e0_0_4 .concat8 [ 1 1 1 1], L_0x1fb2b80, L_0x1fb5650, L_0x1fb8290, L_0x1fbad60;
LS_0x1ffb6e0_0_8 .concat8 [ 1 1 1 1], L_0x1fbd940, L_0x1fc0430, L_0x1fc2ea0, L_0x1fc5b80;
LS_0x1ffb6e0_0_12 .concat8 [ 1 1 1 1], L_0x1fc85f0, L_0x1fcafd0, L_0x1fcda10, L_0x1fd0480;
LS_0x1ffb6e0_0_16 .concat8 [ 1 1 1 1], L_0x1fd30d0, L_0x1fd5b50, L_0x1fd8580, L_0x1fdafd0;
LS_0x1ffb6e0_0_20 .concat8 [ 1 1 1 1], L_0x1fdda60, L_0x1fe04d0, L_0x1fe3320, L_0x1fe5d60;
LS_0x1ffb6e0_0_24 .concat8 [ 1 1 1 1], L_0x1fe87a0, L_0x1feb1f0, L_0x1fedbf0, L_0x1ff0830;
LS_0x1ffb6e0_0_28 .concat8 [ 1 1 1 1], L_0x1ff3290, L_0x1ff5cd0, L_0x1ff8830, L_0x1ffb2f0;
LS_0x1ffb6e0_1_0 .concat8 [ 4 4 4 4], LS_0x1ffb6e0_0_0, LS_0x1ffb6e0_0_4, LS_0x1ffb6e0_0_8, LS_0x1ffb6e0_0_12;
LS_0x1ffb6e0_1_4 .concat8 [ 4 4 4 4], LS_0x1ffb6e0_0_16, LS_0x1ffb6e0_0_20, LS_0x1ffb6e0_0_24, LS_0x1ffb6e0_0_28;
L_0x1ffb6e0 .concat8 [ 16 16 0 0], LS_0x1ffb6e0_1_0, LS_0x1ffb6e0_1_4;
L_0x1ffc300 .part v0x1f86810_0, 31, 1;
L_0x1ff8f30 .part L_0x7efc921a8060, 31, 1;
L_0x1ff94f0 .part L_0x2001ba0, 31, 1;
L_0x1fd0c10 .part L_0x7efc921a80a8, 0, 1;
L_0x1fd0cb0 .part L_0x7efc921a80a8, 1, 1;
L_0x1fce110 .part L_0x7efc921a80a8, 2, 1;
L_0x1fce220 .part L_0x1ffb6e0, 0, 1;
L_0x1ffc440 .part L_0x1ffb6e0, 1, 1;
L_0x1ffc660 .part L_0x1ffb6e0, 2, 1;
L_0x1ffd3d0 .part L_0x1ffb6e0, 3, 1;
L_0x1ffd5f0 .part L_0x1ffb6e0, 4, 1;
L_0x1ffce60 .part L_0x1ffb6e0, 5, 1;
L_0x1ffd010 .part L_0x1ffb6e0, 6, 1;
L_0x1ffdda0 .part L_0x1ffb6e0, 7, 1;
L_0x1ffdf50 .part L_0x1ffb6e0, 8, 1;
L_0x1ffd810 .part L_0x1ffb6e0, 9, 1;
L_0x1ffda30 .part L_0x1ffb6e0, 10, 1;
L_0x1ffdc50 .part L_0x1ffb6e0, 11, 1;
L_0x1ffe7e0 .part L_0x1ffb6e0, 12, 1;
L_0x1ffe170 .part L_0x1ffb6e0, 13, 1;
L_0x1ffe390 .part L_0x1ffb6e0, 14, 1;
L_0x1ffd230 .part L_0x1ffb6e0, 15, 1;
L_0x1fff2a0 .part L_0x1ffb6e0, 16, 1;
L_0x1ffea00 .part L_0x1ffb6e0, 17, 1;
L_0x1ffec20 .part L_0x1ffb6e0, 18, 1;
L_0x1ffee40 .part L_0x1ffb6e0, 19, 1;
L_0x1fffb70 .part L_0x1ffb6e0, 20, 1;
L_0x1fff4c0 .part L_0x1ffb6e0, 21, 1;
L_0x1fff6e0 .part L_0x1ffb6e0, 22, 1;
L_0x1fff900 .part L_0x1ffb6e0, 23, 1;
L_0x20003f0 .part L_0x1ffb6e0, 24, 1;
L_0x1fffd90 .part L_0x1ffb6e0, 25, 1;
L_0x1ffffb0 .part L_0x1ffb6e0, 26, 1;
L_0x20001d0 .part L_0x1ffb6e0, 27, 1;
L_0x2000c90 .part L_0x1ffb6e0, 28, 1;
L_0x2000610 .part L_0x1ffb6e0, 29, 1;
L_0x2000830 .part L_0x1ffb6e0, 30, 1;
LS_0x1ffe4f0_0_0 .concat8 [ 1 1 1 1], L_0x1fce1b0, L_0x1ffaf60, L_0x1ffc5a0, L_0x1ffc850;
LS_0x1ffe4f0_0_4 .concat8 [ 1 1 1 1], L_0x1ffd530, L_0x1ffcda0, L_0x1ffcf00, L_0x1ffc7c0;
LS_0x1ffe4f0_0_8 .concat8 [ 1 1 1 1], L_0x1ffde90, L_0x1ffd750, L_0x1ffd970, L_0x1ffdb90;
LS_0x1ffe4f0_0_12 .concat8 [ 1 1 1 1], L_0x1ffe770, L_0x1ffe0b0, L_0x1ffe2d0, L_0x1ffd170;
LS_0x1ffe4f0_0_16 .concat8 [ 1 1 1 1], L_0x1fff1e0, L_0x1ffe940, L_0x1ffeb60, L_0x1ffed80;
LS_0x1ffe4f0_0_20 .concat8 [ 1 1 1 1], L_0x1fffab0, L_0x1fff400, L_0x1fff620, L_0x1fff840;
LS_0x1ffe4f0_0_24 .concat8 [ 1 1 1 1], L_0x1fff9a0, L_0x1fffcd0, L_0x1fffef0, L_0x2000110;
LS_0x1ffe4f0_0_28 .concat8 [ 1 1 1 1], L_0x2000270, L_0x2000550, L_0x2000770, L_0x2002010;
LS_0x1ffe4f0_1_0 .concat8 [ 4 4 4 4], LS_0x1ffe4f0_0_0, LS_0x1ffe4f0_0_4, LS_0x1ffe4f0_0_8, LS_0x1ffe4f0_0_12;
LS_0x1ffe4f0_1_4 .concat8 [ 4 4 4 4], LS_0x1ffe4f0_0_16, LS_0x1ffe4f0_0_20, LS_0x1ffe4f0_0_24, LS_0x1ffe4f0_0_28;
L_0x1ffe4f0 .concat8 [ 16 16 0 0], LS_0x1ffe4f0_1_0, LS_0x1ffe4f0_1_4;
L_0x1ffeff0 .part L_0x1ffb6e0, 31, 1;
L_0x2001950 .part L_0x7efc921a80a8, 0, 1;
L_0x2001ab0 .part L_0x7efc921a80a8, 0, 1;
LS_0x2001ba0_0_0 .concat8 [ 1 1 1 1], L_0x2001d60, L_0x1fa6b20, L_0x1fa9580, L_0x1fac120;
LS_0x2001ba0_0_4 .concat8 [ 1 1 1 1], L_0x1faece0, L_0x1fb17a0, L_0x1fb4220, L_0x1fb6ee0;
LS_0x2001ba0_0_8 .concat8 [ 1 1 1 1], L_0x1fb9980, L_0x1fbc590, L_0x1fbeff0, L_0x1fc1af0;
LS_0x2001ba0_0_12 .concat8 [ 1 1 1 1], L_0x1fc4790, L_0x1fc71a0, L_0x1fc9bf0, L_0x1fcc5c0;
LS_0x2001ba0_0_16 .concat8 [ 1 1 1 1], L_0x1fcf030, L_0x1fd1cf0, L_0x1fd46b0, L_0x1fd71d0;
LS_0x2001ba0_0_20 .concat8 [ 1 1 1 1], L_0x1fd9c20, L_0x1fdc650, L_0x1fdf0c0, L_0x1fe1e80;
LS_0x2001ba0_0_24 .concat8 [ 1 1 1 1], L_0x1fe4910, L_0x1fe7350, L_0x1fe9da0, L_0x1fec810;
LS_0x2001ba0_0_28 .concat8 [ 1 1 1 1], L_0x1fef450, L_0x1ff1e60, L_0x1ff48f0, L_0x1ff7390;
LS_0x2001ba0_0_32 .concat8 [ 1 0 0 0], L_0x1ff9e50;
LS_0x2001ba0_1_0 .concat8 [ 4 4 4 4], LS_0x2001ba0_0_0, LS_0x2001ba0_0_4, LS_0x2001ba0_0_8, LS_0x2001ba0_0_12;
LS_0x2001ba0_1_4 .concat8 [ 4 4 4 4], LS_0x2001ba0_0_16, LS_0x2001ba0_0_20, LS_0x2001ba0_0_24, LS_0x2001ba0_0_28;
LS_0x2001ba0_1_8 .concat8 [ 1 0 0 0], LS_0x2001ba0_0_32;
L_0x2001ba0 .concat8 [ 16 16 1 0], LS_0x2001ba0_1_0, LS_0x2001ba0_1_4, LS_0x2001ba0_1_8;
L_0x2002c10 .part L_0x2001ba0, 32, 1;
L_0x20024e0 .part L_0x2001ba0, 32, 1;
L_0x2003b20 .part v0x1f86810_0, 31, 1;
L_0x2002d70 .part L_0x7efc921a8060, 31, 1;
L_0x2002e60 .part L_0x1ffb6e0, 31, 1;
L_0x2002f50 .part L_0x7efc921a80a8, 2, 1;
L_0x2003310 .part L_0x7efc921a80a8, 0, 1;
L_0x20043f0 .part L_0x7efc921a80a8, 1, 1;
L_0x20047a0 .part L_0x1ffb6e0, 31, 1;
L_0x2003c80 .part/pv L_0x2003d20, 0, 1, 32;
L_0x2003e80 .part L_0x1ffb6e0, 0, 1;
S_0x1ea73f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1e738a0 .param/l "i" 0 3 165, +C4<00>;
S_0x1ea75c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ea73f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fa5d50/d .functor AND 1, L_0x1fa83b0, L_0x1fa8510, C4<1>, C4<1>;
L_0x1fa5d50 .delay 1 (40,40,40) L_0x1fa5d50/d;
L_0x1fa5eb0/d .functor NAND 1, L_0x1fa83b0, L_0x1fa8510, C4<1>, C4<1>;
L_0x1fa5eb0 .delay 1 (20,20,20) L_0x1fa5eb0/d;
L_0x1fa6010/d .functor OR 1, L_0x1fa83b0, L_0x1fa8510, C4<0>, C4<0>;
L_0x1fa6010 .delay 1 (40,40,40) L_0x1fa6010/d;
L_0x1fa6200/d .functor NOR 1, L_0x1fa83b0, L_0x1fa8510, C4<0>, C4<0>;
L_0x1fa6200 .delay 1 (20,20,20) L_0x1fa6200/d;
L_0x1fa62c0/d .functor XOR 1, L_0x1fa83b0, L_0x1fa8510, C4<0>, C4<0>;
L_0x1fa62c0 .delay 1 (40,40,40) L_0x1fa62c0/d;
L_0x1fa6d20/d .functor NOT 1, L_0x1fa8760, C4<0>, C4<0>, C4<0>;
L_0x1fa6d20 .delay 1 (10,10,10) L_0x1fa6d20/d;
L_0x1fa6e80/d .functor NOT 1, L_0x1fa8800, C4<0>, C4<0>, C4<0>;
L_0x1fa6e80 .delay 1 (10,10,10) L_0x1fa6e80/d;
L_0x1fa6fe0/d .functor NOT 1, L_0x1fa88a0, C4<0>, C4<0>, C4<0>;
L_0x1fa6fe0 .delay 1 (10,10,10) L_0x1fa6fe0/d;
L_0x1fa70f0/d .functor AND 1, L_0x1fa6640, L_0x1fa6d20, L_0x1fa6e80, L_0x1fa6fe0;
L_0x1fa70f0 .delay 1 (80,80,80) L_0x1fa70f0/d;
L_0x1fa72f0/d .functor AND 1, L_0x1fa6640, L_0x1fa8760, L_0x1fa6e80, L_0x1fa6fe0;
L_0x1fa72f0 .delay 1 (80,80,80) L_0x1fa72f0/d;
L_0x1fa7500/d .functor AND 1, L_0x1fa62c0, L_0x1fa6d20, L_0x1fa8800, L_0x1fa6fe0;
L_0x1fa7500 .delay 1 (80,80,80) L_0x1fa7500/d;
L_0x1fa76e0/d .functor AND 1, L_0x1fa6640, L_0x1fa8760, L_0x1fa8800, L_0x1fa6fe0;
L_0x1fa76e0 .delay 1 (80,80,80) L_0x1fa76e0/d;
L_0x1fa78b0/d .functor AND 1, L_0x1fa5d50, L_0x1fa6d20, L_0x1fa6e80, L_0x1fa88a0;
L_0x1fa78b0 .delay 1 (80,80,80) L_0x1fa78b0/d;
L_0x1fa7a90/d .functor AND 1, L_0x1fa5eb0, L_0x1fa8760, L_0x1fa6e80, L_0x1fa88a0;
L_0x1fa7a90 .delay 1 (80,80,80) L_0x1fa7a90/d;
L_0x1fa7840/d .functor AND 1, L_0x1fa6200, L_0x1fa6d20, L_0x1fa8800, L_0x1fa88a0;
L_0x1fa7840 .delay 1 (80,80,80) L_0x1fa7840/d;
L_0x1fa7e20/d .functor AND 1, L_0x1fa6010, L_0x1fa8760, L_0x1fa8800, L_0x1fa88a0;
L_0x1fa7e20 .delay 1 (80,80,80) L_0x1fa7e20/d;
L_0x1fa7fc0/0/0 .functor OR 1, L_0x1fa70f0, L_0x1fa72f0, L_0x1fa7500, L_0x1fa78b0;
L_0x1fa7fc0/0/4 .functor OR 1, L_0x1fa7a90, L_0x1fa7840, L_0x1fa7e20, L_0x1fa76e0;
L_0x1fa7fc0/d .functor OR 1, L_0x1fa7fc0/0/0, L_0x1fa7fc0/0/4, C4<0>, C4<0>;
L_0x1fa7fc0 .delay 1 (160,160,160) L_0x1fa7fc0/d;
v0x1ea8520_0 .net "a", 0 0, L_0x1fa83b0;  1 drivers
v0x1ea85e0_0 .net "addSub", 0 0, L_0x1fa6640;  1 drivers
v0x1ea86b0_0 .net "andRes", 0 0, L_0x1fa5d50;  1 drivers
v0x1ea8780_0 .net "b", 0 0, L_0x1fa8510;  1 drivers
v0x1ea8850_0 .net "carryIn", 0 0, L_0x1fa86c0;  1 drivers
v0x1ea88f0_0 .net "carryOut", 0 0, L_0x1fa6b20;  1 drivers
v0x1ea89c0_0 .net "initialResult", 0 0, L_0x1fa7fc0;  1 drivers
v0x1ea8a60_0 .net "isAdd", 0 0, L_0x1fa70f0;  1 drivers
v0x1ea8b00_0 .net "isAnd", 0 0, L_0x1fa78b0;  1 drivers
v0x1ea8c30_0 .net "isNand", 0 0, L_0x1fa7a90;  1 drivers
v0x1ea8cd0_0 .net "isNor", 0 0, L_0x1fa7840;  1 drivers
v0x1ea8d70_0 .net "isOr", 0 0, L_0x1fa7e20;  1 drivers
v0x1ea8e30_0 .net "isSLT", 0 0, L_0x1fa76e0;  1 drivers
v0x1ea8ef0_0 .net "isSub", 0 0, L_0x1fa72f0;  1 drivers
v0x1ea8fb0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ea9080_0 .net "isXor", 0 0, L_0x1fa7500;  1 drivers
v0x1ea9120_0 .net "nandRes", 0 0, L_0x1fa5eb0;  1 drivers
v0x1ea92d0_0 .net "norRes", 0 0, L_0x1fa6200;  1 drivers
v0x1ea9370_0 .net "orRes", 0 0, L_0x1fa6010;  1 drivers
v0x1ea9410_0 .net "s0", 0 0, L_0x1fa8760;  1 drivers
v0x1ea94b0_0 .net "s0inv", 0 0, L_0x1fa6d20;  1 drivers
v0x1ea9570_0 .net "s1", 0 0, L_0x1fa8800;  1 drivers
v0x1ea9630_0 .net "s1inv", 0 0, L_0x1fa6e80;  1 drivers
v0x1ea96f0_0 .net "s2", 0 0, L_0x1fa88a0;  1 drivers
v0x1ea97b0_0 .net "s2inv", 0 0, L_0x1fa6fe0;  1 drivers
v0x1ea9870_0 .net "xorRes", 0 0, L_0x1fa62c0;  1 drivers
S_0x1ea78c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ea75c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fa6420/d .functor XOR 1, L_0x1fa8510, L_0x1fff150, C4<0>, C4<0>;
L_0x1fa6420 .delay 1 (40,40,40) L_0x1fa6420/d;
L_0x1fa64e0/d .functor XOR 1, L_0x1fa83b0, L_0x1fa6420, C4<0>, C4<0>;
L_0x1fa64e0 .delay 1 (40,40,40) L_0x1fa64e0/d;
L_0x1fa6640/d .functor XOR 1, L_0x1fa64e0, L_0x1fa86c0, C4<0>, C4<0>;
L_0x1fa6640 .delay 1 (40,40,40) L_0x1fa6640/d;
L_0x1fa6840/d .functor AND 1, L_0x1fa83b0, L_0x1fa6420, C4<1>, C4<1>;
L_0x1fa6840 .delay 1 (40,40,40) L_0x1fa6840/d;
L_0x1fa6ab0/d .functor AND 1, L_0x1fa64e0, L_0x1fa86c0, C4<1>, C4<1>;
L_0x1fa6ab0 .delay 1 (40,40,40) L_0x1fa6ab0/d;
L_0x1fa6b20/d .functor OR 1, L_0x1fa6840, L_0x1fa6ab0, C4<0>, C4<0>;
L_0x1fa6b20 .delay 1 (40,40,40) L_0x1fa6b20/d;
v0x1ea7b90_0 .net "AandB", 0 0, L_0x1fa6840;  1 drivers
v0x1ea7c70_0 .net "BxorSub", 0 0, L_0x1fa6420;  1 drivers
v0x1ea7d30_0 .net "a", 0 0, L_0x1fa83b0;  alias, 1 drivers
v0x1ea7e00_0 .net "b", 0 0, L_0x1fa8510;  alias, 1 drivers
v0x1ea7ec0_0 .net "carryin", 0 0, L_0x1fa86c0;  alias, 1 drivers
v0x1ea7fd0_0 .net "carryout", 0 0, L_0x1fa6b20;  alias, 1 drivers
v0x1ea8090_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ea8150_0 .net "res", 0 0, L_0x1fa6640;  alias, 1 drivers
v0x1ea8210_0 .net "xAorB", 0 0, L_0x1fa64e0;  1 drivers
v0x1ea8360_0 .net "xAorBandCin", 0 0, L_0x1fa6ab0;  1 drivers
S_0x1ea9a50 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ea9c10 .param/l "i" 0 3 165, +C4<01>;
S_0x1ea9cd0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ea9a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fa8450/d .functor AND 1, L_0x1faadf0, L_0x1faaf50, C4<1>, C4<1>;
L_0x1fa8450 .delay 1 (40,40,40) L_0x1fa8450/d;
L_0x1fa8a30/d .functor NAND 1, L_0x1faadf0, L_0x1faaf50, C4<1>, C4<1>;
L_0x1fa8a30 .delay 1 (20,20,20) L_0x1fa8a30/d;
L_0x1fa7c80/d .functor OR 1, L_0x1faadf0, L_0x1faaf50, C4<0>, C4<0>;
L_0x1fa7c80 .delay 1 (40,40,40) L_0x1fa7c80/d;
L_0x1fa8cb0/d .functor NOR 1, L_0x1faadf0, L_0x1faaf50, C4<0>, C4<0>;
L_0x1fa8cb0 .delay 1 (20,20,20) L_0x1fa8cb0/d;
L_0x1fa8d70/d .functor XOR 1, L_0x1faadf0, L_0x1faaf50, C4<0>, C4<0>;
L_0x1fa8d70 .delay 1 (40,40,40) L_0x1fa8d70/d;
L_0x1fa9780/d .functor NOT 1, L_0x1fab230, C4<0>, C4<0>, C4<0>;
L_0x1fa9780 .delay 1 (10,10,10) L_0x1fa9780/d;
L_0x1fa98e0/d .functor NOT 1, L_0x1fab360, C4<0>, C4<0>, C4<0>;
L_0x1fa98e0 .delay 1 (10,10,10) L_0x1fa98e0/d;
L_0x1fa99a0/d .functor NOT 1, L_0x1fab400, C4<0>, C4<0>, C4<0>;
L_0x1fa99a0 .delay 1 (10,10,10) L_0x1fa99a0/d;
L_0x1fa9b50/d .functor AND 1, L_0x1fa90a0, L_0x1fa9780, L_0x1fa98e0, L_0x1fa99a0;
L_0x1fa9b50 .delay 1 (80,80,80) L_0x1fa9b50/d;
L_0x1fa9d00/d .functor AND 1, L_0x1fa90a0, L_0x1fab230, L_0x1fa98e0, L_0x1fa99a0;
L_0x1fa9d00 .delay 1 (80,80,80) L_0x1fa9d00/d;
L_0x1fa9f10/d .functor AND 1, L_0x1fa8d70, L_0x1fa9780, L_0x1fab360, L_0x1fa99a0;
L_0x1fa9f10 .delay 1 (80,80,80) L_0x1fa9f10/d;
L_0x1faa0f0/d .functor AND 1, L_0x1fa90a0, L_0x1fab230, L_0x1fab360, L_0x1fa99a0;
L_0x1faa0f0 .delay 1 (80,80,80) L_0x1faa0f0/d;
L_0x1faa2c0/d .functor AND 1, L_0x1fa8450, L_0x1fa9780, L_0x1fa98e0, L_0x1fab400;
L_0x1faa2c0 .delay 1 (80,80,80) L_0x1faa2c0/d;
L_0x1faa4a0/d .functor AND 1, L_0x1fa8a30, L_0x1fab230, L_0x1fa98e0, L_0x1fab400;
L_0x1faa4a0 .delay 1 (80,80,80) L_0x1faa4a0/d;
L_0x1faa250/d .functor AND 1, L_0x1fa8cb0, L_0x1fa9780, L_0x1fab360, L_0x1fab400;
L_0x1faa250 .delay 1 (80,80,80) L_0x1faa250/d;
L_0x1faa830/d .functor AND 1, L_0x1fa7c80, L_0x1fab230, L_0x1fab360, L_0x1fab400;
L_0x1faa830 .delay 1 (80,80,80) L_0x1faa830/d;
L_0x1faaa00/0/0 .functor OR 1, L_0x1fa9b50, L_0x1fa9d00, L_0x1fa9f10, L_0x1faa2c0;
L_0x1faaa00/0/4 .functor OR 1, L_0x1faa4a0, L_0x1faa250, L_0x1faa830, L_0x1faa0f0;
L_0x1faaa00/d .functor OR 1, L_0x1faaa00/0/0, L_0x1faaa00/0/4, C4<0>, C4<0>;
L_0x1faaa00 .delay 1 (160,160,160) L_0x1faaa00/d;
v0x1eaac20_0 .net "a", 0 0, L_0x1faadf0;  1 drivers
v0x1eaace0_0 .net "addSub", 0 0, L_0x1fa90a0;  1 drivers
v0x1eaad80_0 .net "andRes", 0 0, L_0x1fa8450;  1 drivers
v0x1eaae50_0 .net "b", 0 0, L_0x1faaf50;  1 drivers
v0x1eaaf20_0 .net "carryIn", 0 0, L_0x1fab100;  1 drivers
v0x1eaafc0_0 .net "carryOut", 0 0, L_0x1fa9580;  1 drivers
v0x1eab090_0 .net "initialResult", 0 0, L_0x1faaa00;  1 drivers
v0x1eab130_0 .net "isAdd", 0 0, L_0x1fa9b50;  1 drivers
v0x1eab1d0_0 .net "isAnd", 0 0, L_0x1faa2c0;  1 drivers
v0x1eab300_0 .net "isNand", 0 0, L_0x1faa4a0;  1 drivers
v0x1eab3a0_0 .net "isNor", 0 0, L_0x1faa250;  1 drivers
v0x1eab440_0 .net "isOr", 0 0, L_0x1faa830;  1 drivers
v0x1eab500_0 .net "isSLT", 0 0, L_0x1faa0f0;  1 drivers
v0x1eab5c0_0 .net "isSub", 0 0, L_0x1fa9d00;  1 drivers
v0x1eab680_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eab720_0 .net "isXor", 0 0, L_0x1fa9f10;  1 drivers
v0x1eab7e0_0 .net "nandRes", 0 0, L_0x1fa8a30;  1 drivers
v0x1eab990_0 .net "norRes", 0 0, L_0x1fa8cb0;  1 drivers
v0x1eaba30_0 .net "orRes", 0 0, L_0x1fa7c80;  1 drivers
v0x1eabad0_0 .net "s0", 0 0, L_0x1fab230;  1 drivers
v0x1eabb70_0 .net "s0inv", 0 0, L_0x1fa9780;  1 drivers
v0x1eabc30_0 .net "s1", 0 0, L_0x1fab360;  1 drivers
v0x1eabcf0_0 .net "s1inv", 0 0, L_0x1fa98e0;  1 drivers
v0x1eabdb0_0 .net "s2", 0 0, L_0x1fab400;  1 drivers
v0x1eabe70_0 .net "s2inv", 0 0, L_0x1fa99a0;  1 drivers
v0x1eabf30_0 .net "xorRes", 0 0, L_0x1fa8d70;  1 drivers
S_0x1ea9fd0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ea9cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fa8ed0/d .functor XOR 1, L_0x1faaf50, L_0x1fff150, C4<0>, C4<0>;
L_0x1fa8ed0 .delay 1 (40,40,40) L_0x1fa8ed0/d;
L_0x1fa8f40/d .functor XOR 1, L_0x1faadf0, L_0x1fa8ed0, C4<0>, C4<0>;
L_0x1fa8f40 .delay 1 (40,40,40) L_0x1fa8f40/d;
L_0x1fa90a0/d .functor XOR 1, L_0x1fa8f40, L_0x1fab100, C4<0>, C4<0>;
L_0x1fa90a0 .delay 1 (40,40,40) L_0x1fa90a0/d;
L_0x1fa92a0/d .functor AND 1, L_0x1faadf0, L_0x1fa8ed0, C4<1>, C4<1>;
L_0x1fa92a0 .delay 1 (40,40,40) L_0x1fa92a0/d;
L_0x1fa9510/d .functor AND 1, L_0x1fa8f40, L_0x1fab100, C4<1>, C4<1>;
L_0x1fa9510 .delay 1 (40,40,40) L_0x1fa9510/d;
L_0x1fa9580/d .functor OR 1, L_0x1fa92a0, L_0x1fa9510, C4<0>, C4<0>;
L_0x1fa9580 .delay 1 (40,40,40) L_0x1fa9580/d;
v0x1eaa260_0 .net "AandB", 0 0, L_0x1fa92a0;  1 drivers
v0x1eaa340_0 .net "BxorSub", 0 0, L_0x1fa8ed0;  1 drivers
v0x1eaa400_0 .net "a", 0 0, L_0x1faadf0;  alias, 1 drivers
v0x1eaa4d0_0 .net "b", 0 0, L_0x1faaf50;  alias, 1 drivers
v0x1eaa590_0 .net "carryin", 0 0, L_0x1fab100;  alias, 1 drivers
v0x1eaa6a0_0 .net "carryout", 0 0, L_0x1fa9580;  alias, 1 drivers
v0x1eaa760_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eaa850_0 .net "res", 0 0, L_0x1fa90a0;  alias, 1 drivers
v0x1eaa910_0 .net "xAorB", 0 0, L_0x1fa8f40;  1 drivers
v0x1eaaa60_0 .net "xAorBandCin", 0 0, L_0x1fa9510;  1 drivers
S_0x1eac110 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1eac300 .param/l "i" 0 3 165, +C4<010>;
S_0x1eac3a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eac110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fab510/d .functor AND 1, L_0x1fad960, L_0x1fadbd0, C4<1>, C4<1>;
L_0x1fab510 .delay 1 (40,40,40) L_0x1fab510/d;
L_0x1fab620/d .functor NAND 1, L_0x1fad960, L_0x1fadbd0, C4<1>, C4<1>;
L_0x1fab620 .delay 1 (20,20,20) L_0x1fab620/d;
L_0x1faa690/d .functor OR 1, L_0x1fad960, L_0x1fadbd0, C4<0>, C4<0>;
L_0x1faa690 .delay 1 (40,40,40) L_0x1faa690/d;
L_0x1fab8a0/d .functor NOR 1, L_0x1fad960, L_0x1fadbd0, C4<0>, C4<0>;
L_0x1fab8a0 .delay 1 (20,20,20) L_0x1fab8a0/d;
L_0x1fab910/d .functor XOR 1, L_0x1fad960, L_0x1fadbd0, C4<0>, C4<0>;
L_0x1fab910 .delay 1 (40,40,40) L_0x1fab910/d;
L_0x1fac320/d .functor NOT 1, L_0x1fadd80, C4<0>, C4<0>, C4<0>;
L_0x1fac320 .delay 1 (10,10,10) L_0x1fac320/d;
L_0x1fac480/d .functor NOT 1, L_0x1fadeb0, C4<0>, C4<0>, C4<0>;
L_0x1fac480 .delay 1 (10,10,10) L_0x1fac480/d;
L_0x1fac540/d .functor NOT 1, L_0x1fae060, C4<0>, C4<0>, C4<0>;
L_0x1fac540 .delay 1 (10,10,10) L_0x1fac540/d;
L_0x1fac6f0/d .functor AND 1, L_0x1fabc40, L_0x1fac320, L_0x1fac480, L_0x1fac540;
L_0x1fac6f0 .delay 1 (80,80,80) L_0x1fac6f0/d;
L_0x1fac8a0/d .functor AND 1, L_0x1fabc40, L_0x1fadd80, L_0x1fac480, L_0x1fac540;
L_0x1fac8a0 .delay 1 (80,80,80) L_0x1fac8a0/d;
L_0x1facab0/d .functor AND 1, L_0x1fab910, L_0x1fac320, L_0x1fadeb0, L_0x1fac540;
L_0x1facab0 .delay 1 (80,80,80) L_0x1facab0/d;
L_0x1facc90/d .functor AND 1, L_0x1fabc40, L_0x1fadd80, L_0x1fadeb0, L_0x1fac540;
L_0x1facc90 .delay 1 (80,80,80) L_0x1facc90/d;
L_0x1face60/d .functor AND 1, L_0x1fab510, L_0x1fac320, L_0x1fac480, L_0x1fae060;
L_0x1face60 .delay 1 (80,80,80) L_0x1face60/d;
L_0x1fad040/d .functor AND 1, L_0x1fab620, L_0x1fadd80, L_0x1fac480, L_0x1fae060;
L_0x1fad040 .delay 1 (80,80,80) L_0x1fad040/d;
L_0x1facdf0/d .functor AND 1, L_0x1fab8a0, L_0x1fac320, L_0x1fadeb0, L_0x1fae060;
L_0x1facdf0 .delay 1 (80,80,80) L_0x1facdf0/d;
L_0x1fad3d0/d .functor AND 1, L_0x1faa690, L_0x1fadd80, L_0x1fadeb0, L_0x1fae060;
L_0x1fad3d0 .delay 1 (80,80,80) L_0x1fad3d0/d;
L_0x1fad570/0/0 .functor OR 1, L_0x1fac6f0, L_0x1fac8a0, L_0x1facab0, L_0x1face60;
L_0x1fad570/0/4 .functor OR 1, L_0x1fad040, L_0x1facdf0, L_0x1fad3d0, L_0x1facc90;
L_0x1fad570/d .functor OR 1, L_0x1fad570/0/0, L_0x1fad570/0/4, C4<0>, C4<0>;
L_0x1fad570 .delay 1 (160,160,160) L_0x1fad570/d;
v0x1ead330_0 .net "a", 0 0, L_0x1fad960;  1 drivers
v0x1ead3f0_0 .net "addSub", 0 0, L_0x1fabc40;  1 drivers
v0x1ead4c0_0 .net "andRes", 0 0, L_0x1fab510;  1 drivers
v0x1ead590_0 .net "b", 0 0, L_0x1fadbd0;  1 drivers
v0x1ead660_0 .net "carryIn", 0 0, L_0x1fab7d0;  1 drivers
v0x1ead700_0 .net "carryOut", 0 0, L_0x1fac120;  1 drivers
v0x1ead7d0_0 .net "initialResult", 0 0, L_0x1fad570;  1 drivers
v0x1ead870_0 .net "isAdd", 0 0, L_0x1fac6f0;  1 drivers
v0x1ead910_0 .net "isAnd", 0 0, L_0x1face60;  1 drivers
v0x1eada40_0 .net "isNand", 0 0, L_0x1fad040;  1 drivers
v0x1eadae0_0 .net "isNor", 0 0, L_0x1facdf0;  1 drivers
v0x1eadb80_0 .net "isOr", 0 0, L_0x1fad3d0;  1 drivers
v0x1eadc40_0 .net "isSLT", 0 0, L_0x1facc90;  1 drivers
v0x1eadd00_0 .net "isSub", 0 0, L_0x1fac8a0;  1 drivers
v0x1eaddc0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eade60_0 .net "isXor", 0 0, L_0x1facab0;  1 drivers
v0x1eadf20_0 .net "nandRes", 0 0, L_0x1fab620;  1 drivers
v0x1eae0d0_0 .net "norRes", 0 0, L_0x1fab8a0;  1 drivers
v0x1eae170_0 .net "orRes", 0 0, L_0x1faa690;  1 drivers
v0x1eae210_0 .net "s0", 0 0, L_0x1fadd80;  1 drivers
v0x1eae2b0_0 .net "s0inv", 0 0, L_0x1fac320;  1 drivers
v0x1eae370_0 .net "s1", 0 0, L_0x1fadeb0;  1 drivers
v0x1eae430_0 .net "s1inv", 0 0, L_0x1fac480;  1 drivers
v0x1eae4f0_0 .net "s2", 0 0, L_0x1fae060;  1 drivers
v0x1eae5b0_0 .net "s2inv", 0 0, L_0x1fac540;  1 drivers
v0x1eae670_0 .net "xorRes", 0 0, L_0x1fab910;  1 drivers
S_0x1eac6a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eac3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1faba70/d .functor XOR 1, L_0x1fadbd0, L_0x1fff150, C4<0>, C4<0>;
L_0x1faba70 .delay 1 (40,40,40) L_0x1faba70/d;
L_0x1fabae0/d .functor XOR 1, L_0x1fad960, L_0x1faba70, C4<0>, C4<0>;
L_0x1fabae0 .delay 1 (40,40,40) L_0x1fabae0/d;
L_0x1fabc40/d .functor XOR 1, L_0x1fabae0, L_0x1fab7d0, C4<0>, C4<0>;
L_0x1fabc40 .delay 1 (40,40,40) L_0x1fabc40/d;
L_0x1fabe40/d .functor AND 1, L_0x1fad960, L_0x1faba70, C4<1>, C4<1>;
L_0x1fabe40 .delay 1 (40,40,40) L_0x1fabe40/d;
L_0x1fac0b0/d .functor AND 1, L_0x1fabae0, L_0x1fab7d0, C4<1>, C4<1>;
L_0x1fac0b0 .delay 1 (40,40,40) L_0x1fac0b0/d;
L_0x1fac120/d .functor OR 1, L_0x1fabe40, L_0x1fac0b0, C4<0>, C4<0>;
L_0x1fac120 .delay 1 (40,40,40) L_0x1fac120/d;
v0x1eac930_0 .net "AandB", 0 0, L_0x1fabe40;  1 drivers
v0x1eaca10_0 .net "BxorSub", 0 0, L_0x1faba70;  1 drivers
v0x1eacad0_0 .net "a", 0 0, L_0x1fad960;  alias, 1 drivers
v0x1eacba0_0 .net "b", 0 0, L_0x1fadbd0;  alias, 1 drivers
v0x1eacc60_0 .net "carryin", 0 0, L_0x1fab7d0;  alias, 1 drivers
v0x1eacd70_0 .net "carryout", 0 0, L_0x1fac120;  alias, 1 drivers
v0x1eace30_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eacf60_0 .net "res", 0 0, L_0x1fabc40;  alias, 1 drivers
v0x1ead020_0 .net "xAorB", 0 0, L_0x1fabae0;  1 drivers
v0x1ead170_0 .net "xAorBandCin", 0 0, L_0x1fac0b0;  1 drivers
S_0x1eae850 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1eaa800 .param/l "i" 0 3 165, +C4<011>;
S_0x1eaea80 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eae850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fab4a0/d .functor AND 1, L_0x1fb04b0, L_0x1fb0610, C4<1>, C4<1>;
L_0x1fab4a0 .delay 1 (40,40,40) L_0x1fab4a0/d;
L_0x1fad230/d .functor NAND 1, L_0x1fb04b0, L_0x1fb0610, C4<1>, C4<1>;
L_0x1fad230 .delay 1 (20,20,20) L_0x1fad230/d;
L_0x1fae1f0/d .functor OR 1, L_0x1fb04b0, L_0x1fb0610, C4<0>, C4<0>;
L_0x1fae1f0 .delay 1 (40,40,40) L_0x1fae1f0/d;
L_0x1fae3e0/d .functor NOR 1, L_0x1fb04b0, L_0x1fb0610, C4<0>, C4<0>;
L_0x1fae3e0 .delay 1 (20,20,20) L_0x1fae3e0/d;
L_0x1fae4a0/d .functor XOR 1, L_0x1fb04b0, L_0x1fb0610, C4<0>, C4<0>;
L_0x1fae4a0 .delay 1 (40,40,40) L_0x1fae4a0/d;
L_0x1faeee0/d .functor NOT 1, L_0x1fb0990, C4<0>, C4<0>, C4<0>;
L_0x1faeee0 .delay 1 (10,10,10) L_0x1faeee0/d;
L_0x1eb0020/d .functor NOT 1, L_0x1fb07c0, C4<0>, C4<0>, C4<0>;
L_0x1eb0020 .delay 1 (10,10,10) L_0x1eb0020/d;
L_0x1faf090/d .functor NOT 1, L_0x1fb0af0, C4<0>, C4<0>, C4<0>;
L_0x1faf090 .delay 1 (10,10,10) L_0x1faf090/d;
L_0x1faf240/d .functor AND 1, L_0x1fae820, L_0x1faeee0, L_0x1eb0020, L_0x1faf090;
L_0x1faf240 .delay 1 (80,80,80) L_0x1faf240/d;
L_0x1faf3f0/d .functor AND 1, L_0x1fae820, L_0x1fb0990, L_0x1eb0020, L_0x1faf090;
L_0x1faf3f0 .delay 1 (80,80,80) L_0x1faf3f0/d;
L_0x1faf600/d .functor AND 1, L_0x1fae4a0, L_0x1faeee0, L_0x1fb07c0, L_0x1faf090;
L_0x1faf600 .delay 1 (80,80,80) L_0x1faf600/d;
L_0x1faf7e0/d .functor AND 1, L_0x1fae820, L_0x1fb0990, L_0x1fb07c0, L_0x1faf090;
L_0x1faf7e0 .delay 1 (80,80,80) L_0x1faf7e0/d;
L_0x1faf9b0/d .functor AND 1, L_0x1fab4a0, L_0x1faeee0, L_0x1eb0020, L_0x1fb0af0;
L_0x1faf9b0 .delay 1 (80,80,80) L_0x1faf9b0/d;
L_0x1fafb90/d .functor AND 1, L_0x1fad230, L_0x1fb0990, L_0x1eb0020, L_0x1fb0af0;
L_0x1fafb90 .delay 1 (80,80,80) L_0x1fafb90/d;
L_0x1faf940/d .functor AND 1, L_0x1fae3e0, L_0x1faeee0, L_0x1fb07c0, L_0x1fb0af0;
L_0x1faf940 .delay 1 (80,80,80) L_0x1faf940/d;
L_0x1faff20/d .functor AND 1, L_0x1fae1f0, L_0x1fb0990, L_0x1fb07c0, L_0x1fb0af0;
L_0x1faff20 .delay 1 (80,80,80) L_0x1faff20/d;
L_0x1fb00c0/0/0 .functor OR 1, L_0x1faf240, L_0x1faf3f0, L_0x1faf600, L_0x1faf9b0;
L_0x1fb00c0/0/4 .functor OR 1, L_0x1fafb90, L_0x1faf940, L_0x1faff20, L_0x1faf7e0;
L_0x1fb00c0/d .functor OR 1, L_0x1fb00c0/0/0, L_0x1fb00c0/0/4, C4<0>, C4<0>;
L_0x1fb00c0 .delay 1 (160,160,160) L_0x1fb00c0/d;
v0x1eaf980_0 .net "a", 0 0, L_0x1fb04b0;  1 drivers
v0x1eafa40_0 .net "addSub", 0 0, L_0x1fae820;  1 drivers
v0x1eafb10_0 .net "andRes", 0 0, L_0x1fab4a0;  1 drivers
v0x1eafbe0_0 .net "b", 0 0, L_0x1fb0610;  1 drivers
v0x1eafcb0_0 .net "carryIn", 0 0, L_0x1fae100;  1 drivers
v0x1eafd50_0 .net "carryOut", 0 0, L_0x1faece0;  1 drivers
v0x1eafe20_0 .net "initialResult", 0 0, L_0x1fb00c0;  1 drivers
v0x1eafec0_0 .net "isAdd", 0 0, L_0x1faf240;  1 drivers
v0x1eaff60_0 .net "isAnd", 0 0, L_0x1faf9b0;  1 drivers
v0x1eb0090_0 .net "isNand", 0 0, L_0x1fafb90;  1 drivers
v0x1eb0130_0 .net "isNor", 0 0, L_0x1faf940;  1 drivers
v0x1eb01d0_0 .net "isOr", 0 0, L_0x1faff20;  1 drivers
v0x1eb0290_0 .net "isSLT", 0 0, L_0x1faf7e0;  1 drivers
v0x1eb0350_0 .net "isSub", 0 0, L_0x1faf3f0;  1 drivers
v0x1eb0410_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eb04b0_0 .net "isXor", 0 0, L_0x1faf600;  1 drivers
v0x1eb0570_0 .net "nandRes", 0 0, L_0x1fad230;  1 drivers
v0x1eb0720_0 .net "norRes", 0 0, L_0x1fae3e0;  1 drivers
v0x1eb07c0_0 .net "orRes", 0 0, L_0x1fae1f0;  1 drivers
v0x1eb0860_0 .net "s0", 0 0, L_0x1fb0990;  1 drivers
v0x1eb0900_0 .net "s0inv", 0 0, L_0x1faeee0;  1 drivers
v0x1eb09c0_0 .net "s1", 0 0, L_0x1fb07c0;  1 drivers
v0x1eb0a80_0 .net "s1inv", 0 0, L_0x1eb0020;  1 drivers
v0x1eb0b40_0 .net "s2", 0 0, L_0x1fb0af0;  1 drivers
v0x1eb0c00_0 .net "s2inv", 0 0, L_0x1faf090;  1 drivers
v0x1eb0cc0_0 .net "xorRes", 0 0, L_0x1fae4a0;  1 drivers
S_0x1eaed80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eaea80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fae600/d .functor XOR 1, L_0x1fb0610, L_0x1fff150, C4<0>, C4<0>;
L_0x1fae600 .delay 1 (40,40,40) L_0x1fae600/d;
L_0x1fae6c0/d .functor XOR 1, L_0x1fb04b0, L_0x1fae600, C4<0>, C4<0>;
L_0x1fae6c0 .delay 1 (40,40,40) L_0x1fae6c0/d;
L_0x1fae820/d .functor XOR 1, L_0x1fae6c0, L_0x1fae100, C4<0>, C4<0>;
L_0x1fae820 .delay 1 (40,40,40) L_0x1fae820/d;
L_0x1faea20/d .functor AND 1, L_0x1fb04b0, L_0x1fae600, C4<1>, C4<1>;
L_0x1faea20 .delay 1 (40,40,40) L_0x1faea20/d;
L_0x1fae260/d .functor AND 1, L_0x1fae6c0, L_0x1fae100, C4<1>, C4<1>;
L_0x1fae260 .delay 1 (40,40,40) L_0x1fae260/d;
L_0x1faece0/d .functor OR 1, L_0x1faea20, L_0x1fae260, C4<0>, C4<0>;
L_0x1faece0 .delay 1 (40,40,40) L_0x1faece0/d;
v0x1eaf010_0 .net "AandB", 0 0, L_0x1faea20;  1 drivers
v0x1eaf0f0_0 .net "BxorSub", 0 0, L_0x1fae600;  1 drivers
v0x1eaf1b0_0 .net "a", 0 0, L_0x1fb04b0;  alias, 1 drivers
v0x1eaf280_0 .net "b", 0 0, L_0x1fb0610;  alias, 1 drivers
v0x1eaf340_0 .net "carryin", 0 0, L_0x1fae100;  alias, 1 drivers
v0x1eaf450_0 .net "carryout", 0 0, L_0x1faece0;  alias, 1 drivers
v0x1eaf510_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eaf5b0_0 .net "res", 0 0, L_0x1fae820;  alias, 1 drivers
v0x1eaf670_0 .net "xAorB", 0 0, L_0x1fae6c0;  1 drivers
v0x1eaf7c0_0 .net "xAorBandCin", 0 0, L_0x1fae260;  1 drivers
S_0x1eb0ea0 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1eb10b0 .param/l "i" 0 3 165, +C4<0100>;
S_0x1eb1170 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eb0ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fb0550/d .functor AND 1, L_0x1fb2f70, L_0x1fb30d0, C4<1>, C4<1>;
L_0x1fb0550 .delay 1 (40,40,40) L_0x1fb0550/d;
L_0x1fb0a80/d .functor NAND 1, L_0x1fb2f70, L_0x1fb30d0, C4<1>, C4<1>;
L_0x1fb0a80 .delay 1 (20,20,20) L_0x1fb0a80/d;
L_0x1fb0c60/d .functor OR 1, L_0x1fb2f70, L_0x1fb30d0, C4<0>, C4<0>;
L_0x1fb0c60 .delay 1 (40,40,40) L_0x1fb0c60/d;
L_0x1fb0e50/d .functor NOR 1, L_0x1fb2f70, L_0x1fb30d0, C4<0>, C4<0>;
L_0x1fb0e50 .delay 1 (20,20,20) L_0x1fb0e50/d;
L_0x1fb0f10/d .functor XOR 1, L_0x1fb2f70, L_0x1fb30d0, C4<0>, C4<0>;
L_0x1fb0f10 .delay 1 (40,40,40) L_0x1fb0f10/d;
L_0x1fb19a0/d .functor NOT 1, L_0x1fb3360, C4<0>, C4<0>, C4<0>;
L_0x1fb19a0 .delay 1 (10,10,10) L_0x1fb19a0/d;
L_0x1eb2770/d .functor NOT 1, L_0x1fb3280, C4<0>, C4<0>, C4<0>;
L_0x1eb2770 .delay 1 (10,10,10) L_0x1eb2770/d;
L_0x1fb1b50/d .functor NOT 1, L_0x1fb34f0, C4<0>, C4<0>, C4<0>;
L_0x1fb1b50 .delay 1 (10,10,10) L_0x1fb1b50/d;
L_0x1fb1d00/d .functor AND 1, L_0x1fb12e0, L_0x1fb19a0, L_0x1eb2770, L_0x1fb1b50;
L_0x1fb1d00 .delay 1 (80,80,80) L_0x1fb1d00/d;
L_0x1fb1eb0/d .functor AND 1, L_0x1fb12e0, L_0x1fb3360, L_0x1eb2770, L_0x1fb1b50;
L_0x1fb1eb0 .delay 1 (80,80,80) L_0x1fb1eb0/d;
L_0x1fb20c0/d .functor AND 1, L_0x1fb0f10, L_0x1fb19a0, L_0x1fb3280, L_0x1fb1b50;
L_0x1fb20c0 .delay 1 (80,80,80) L_0x1fb20c0/d;
L_0x1fb22a0/d .functor AND 1, L_0x1fb12e0, L_0x1fb3360, L_0x1fb3280, L_0x1fb1b50;
L_0x1fb22a0 .delay 1 (80,80,80) L_0x1fb22a0/d;
L_0x1fb2470/d .functor AND 1, L_0x1fb0550, L_0x1fb19a0, L_0x1eb2770, L_0x1fb34f0;
L_0x1fb2470 .delay 1 (80,80,80) L_0x1fb2470/d;
L_0x1fb2650/d .functor AND 1, L_0x1fb0a80, L_0x1fb3360, L_0x1eb2770, L_0x1fb34f0;
L_0x1fb2650 .delay 1 (80,80,80) L_0x1fb2650/d;
L_0x1fb2400/d .functor AND 1, L_0x1fb0e50, L_0x1fb19a0, L_0x1fb3280, L_0x1fb34f0;
L_0x1fb2400 .delay 1 (80,80,80) L_0x1fb2400/d;
L_0x1fb29e0/d .functor AND 1, L_0x1fb0c60, L_0x1fb3360, L_0x1fb3280, L_0x1fb34f0;
L_0x1fb29e0 .delay 1 (80,80,80) L_0x1fb29e0/d;
L_0x1fb2b80/0/0 .functor OR 1, L_0x1fb1d00, L_0x1fb1eb0, L_0x1fb20c0, L_0x1fb2470;
L_0x1fb2b80/0/4 .functor OR 1, L_0x1fb2650, L_0x1fb2400, L_0x1fb29e0, L_0x1fb22a0;
L_0x1fb2b80/d .functor OR 1, L_0x1fb2b80/0/0, L_0x1fb2b80/0/4, C4<0>, C4<0>;
L_0x1fb2b80 .delay 1 (160,160,160) L_0x1fb2b80/d;
v0x1eb20d0_0 .net "a", 0 0, L_0x1fb2f70;  1 drivers
v0x1eb2190_0 .net "addSub", 0 0, L_0x1fb12e0;  1 drivers
v0x1eb2260_0 .net "andRes", 0 0, L_0x1fb0550;  1 drivers
v0x1eb2330_0 .net "b", 0 0, L_0x1fb30d0;  1 drivers
v0x1eb2400_0 .net "carryIn", 0 0, L_0x1fb0b90;  1 drivers
v0x1eb24a0_0 .net "carryOut", 0 0, L_0x1fb17a0;  1 drivers
v0x1eb2570_0 .net "initialResult", 0 0, L_0x1fb2b80;  1 drivers
v0x1eb2610_0 .net "isAdd", 0 0, L_0x1fb1d00;  1 drivers
v0x1eb26b0_0 .net "isAnd", 0 0, L_0x1fb2470;  1 drivers
v0x1eb27e0_0 .net "isNand", 0 0, L_0x1fb2650;  1 drivers
v0x1eb2880_0 .net "isNor", 0 0, L_0x1fb2400;  1 drivers
v0x1eb2920_0 .net "isOr", 0 0, L_0x1fb29e0;  1 drivers
v0x1eb29e0_0 .net "isSLT", 0 0, L_0x1fb22a0;  1 drivers
v0x1eb2aa0_0 .net "isSub", 0 0, L_0x1fb1eb0;  1 drivers
v0x1eb2b60_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eb2c00_0 .net "isXor", 0 0, L_0x1fb20c0;  1 drivers
v0x1eb2cc0_0 .net "nandRes", 0 0, L_0x1fb0a80;  1 drivers
v0x1eb2e70_0 .net "norRes", 0 0, L_0x1fb0e50;  1 drivers
v0x1eb2f10_0 .net "orRes", 0 0, L_0x1fb0c60;  1 drivers
v0x1eb2fb0_0 .net "s0", 0 0, L_0x1fb3360;  1 drivers
v0x1eb3050_0 .net "s0inv", 0 0, L_0x1fb19a0;  1 drivers
v0x1eb3110_0 .net "s1", 0 0, L_0x1fb3280;  1 drivers
v0x1eb31d0_0 .net "s1inv", 0 0, L_0x1eb2770;  1 drivers
v0x1eb3290_0 .net "s2", 0 0, L_0x1fb34f0;  1 drivers
v0x1eb3350_0 .net "s2inv", 0 0, L_0x1fb1b50;  1 drivers
v0x1eb3410_0 .net "xorRes", 0 0, L_0x1fb0f10;  1 drivers
S_0x1eb1470 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eb1170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fb1070/d .functor XOR 1, L_0x1fb30d0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fb1070 .delay 1 (40,40,40) L_0x1fb1070/d;
L_0x1fb1130/d .functor XOR 1, L_0x1fb2f70, L_0x1fb1070, C4<0>, C4<0>;
L_0x1fb1130 .delay 1 (40,40,40) L_0x1fb1130/d;
L_0x1fb12e0/d .functor XOR 1, L_0x1fb1130, L_0x1fb0b90, C4<0>, C4<0>;
L_0x1fb12e0 .delay 1 (40,40,40) L_0x1fb12e0/d;
L_0x1fb14e0/d .functor AND 1, L_0x1fb2f70, L_0x1fb1070, C4<1>, C4<1>;
L_0x1fb14e0 .delay 1 (40,40,40) L_0x1fb14e0/d;
L_0x1fb0cd0/d .functor AND 1, L_0x1fb1130, L_0x1fb0b90, C4<1>, C4<1>;
L_0x1fb0cd0 .delay 1 (40,40,40) L_0x1fb0cd0/d;
L_0x1fb17a0/d .functor OR 1, L_0x1fb14e0, L_0x1fb0cd0, C4<0>, C4<0>;
L_0x1fb17a0 .delay 1 (40,40,40) L_0x1fb17a0/d;
v0x1eb1700_0 .net "AandB", 0 0, L_0x1fb14e0;  1 drivers
v0x1eb17e0_0 .net "BxorSub", 0 0, L_0x1fb1070;  1 drivers
v0x1eb18a0_0 .net "a", 0 0, L_0x1fb2f70;  alias, 1 drivers
v0x1eb1940_0 .net "b", 0 0, L_0x1fb30d0;  alias, 1 drivers
v0x1eb1a00_0 .net "carryin", 0 0, L_0x1fb0b90;  alias, 1 drivers
v0x1eb1b10_0 .net "carryout", 0 0, L_0x1fb17a0;  alias, 1 drivers
v0x1eb1bd0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eb1d80_0 .net "res", 0 0, L_0x1fb12e0;  alias, 1 drivers
v0x1eb1e20_0 .net "xAorB", 0 0, L_0x1fb1130;  1 drivers
v0x1eb1f50_0 .net "xAorBandCin", 0 0, L_0x1fb0cd0;  1 drivers
S_0x1eb35f0 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1eb37b0 .param/l "i" 0 3 165, +C4<0101>;
S_0x1eb3870 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eb35f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fb3010/d .functor AND 1, L_0x1fb5a40, L_0x1fb5ba0, C4<1>, C4<1>;
L_0x1fb3010 .delay 1 (40,40,40) L_0x1fb3010/d;
L_0x1fb2840/d .functor NAND 1, L_0x1fb5a40, L_0x1fb5ba0, C4<1>, C4<1>;
L_0x1fb2840 .delay 1 (20,20,20) L_0x1fb2840/d;
L_0x1fb36e0/d .functor OR 1, L_0x1fb5a40, L_0x1fb5ba0, C4<0>, C4<0>;
L_0x1fb36e0 .delay 1 (40,40,40) L_0x1fb36e0/d;
L_0x1fb38d0/d .functor NOR 1, L_0x1fb5a40, L_0x1fb5ba0, C4<0>, C4<0>;
L_0x1fb38d0 .delay 1 (20,20,20) L_0x1fb38d0/d;
L_0x1fb3990/d .functor XOR 1, L_0x1fb5a40, L_0x1fb5ba0, C4<0>, C4<0>;
L_0x1fb3990 .delay 1 (40,40,40) L_0x1fb3990/d;
L_0x1fb4420/d .functor NOT 1, L_0x1fb5e60, C4<0>, C4<0>, C4<0>;
L_0x1fb4420 .delay 1 (10,10,10) L_0x1fb4420/d;
L_0x1eb4e10/d .functor NOT 1, L_0x1fadf50, C4<0>, C4<0>, C4<0>;
L_0x1eb4e10 .delay 1 (10,10,10) L_0x1eb4e10/d;
L_0x1fb45d0/d .functor NOT 1, L_0x1fb5d50, C4<0>, C4<0>, C4<0>;
L_0x1fb45d0 .delay 1 (10,10,10) L_0x1fb45d0/d;
L_0x1fb4780/d .functor AND 1, L_0x1fb3d60, L_0x1fb4420, L_0x1eb4e10, L_0x1fb45d0;
L_0x1fb4780 .delay 1 (80,80,80) L_0x1fb4780/d;
L_0x1fb4930/d .functor AND 1, L_0x1fb3d60, L_0x1fb5e60, L_0x1eb4e10, L_0x1fb45d0;
L_0x1fb4930 .delay 1 (80,80,80) L_0x1fb4930/d;
L_0x1fb4b40/d .functor AND 1, L_0x1fb3990, L_0x1fb4420, L_0x1fadf50, L_0x1fb45d0;
L_0x1fb4b40 .delay 1 (80,80,80) L_0x1fb4b40/d;
L_0x1fb4d20/d .functor AND 1, L_0x1fb3d60, L_0x1fb5e60, L_0x1fadf50, L_0x1fb45d0;
L_0x1fb4d20 .delay 1 (80,80,80) L_0x1fb4d20/d;
L_0x1fb4ef0/d .functor AND 1, L_0x1fb3010, L_0x1fb4420, L_0x1eb4e10, L_0x1fb5d50;
L_0x1fb4ef0 .delay 1 (80,80,80) L_0x1fb4ef0/d;
L_0x1fb50d0/d .functor AND 1, L_0x1fb2840, L_0x1fb5e60, L_0x1eb4e10, L_0x1fb5d50;
L_0x1fb50d0 .delay 1 (80,80,80) L_0x1fb50d0/d;
L_0x1fb4e80/d .functor AND 1, L_0x1fb38d0, L_0x1fb4420, L_0x1fadf50, L_0x1fb5d50;
L_0x1fb4e80 .delay 1 (80,80,80) L_0x1fb4e80/d;
L_0x1fb54b0/d .functor AND 1, L_0x1fb36e0, L_0x1fb5e60, L_0x1fadf50, L_0x1fb5d50;
L_0x1fb54b0 .delay 1 (80,80,80) L_0x1fb54b0/d;
L_0x1fb5650/0/0 .functor OR 1, L_0x1fb4780, L_0x1fb4930, L_0x1fb4b40, L_0x1fb4ef0;
L_0x1fb5650/0/4 .functor OR 1, L_0x1fb50d0, L_0x1fb4e80, L_0x1fb54b0, L_0x1fb4d20;
L_0x1fb5650/d .functor OR 1, L_0x1fb5650/0/0, L_0x1fb5650/0/4, C4<0>, C4<0>;
L_0x1fb5650 .delay 1 (160,160,160) L_0x1fb5650/d;
v0x1eb4770_0 .net "a", 0 0, L_0x1fb5a40;  1 drivers
v0x1eb4830_0 .net "addSub", 0 0, L_0x1fb3d60;  1 drivers
v0x1eb4900_0 .net "andRes", 0 0, L_0x1fb3010;  1 drivers
v0x1eb49d0_0 .net "b", 0 0, L_0x1fb5ba0;  1 drivers
v0x1eb4aa0_0 .net "carryIn", 0 0, L_0x1fb3590;  1 drivers
v0x1eb4b40_0 .net "carryOut", 0 0, L_0x1fb4220;  1 drivers
v0x1eb4c10_0 .net "initialResult", 0 0, L_0x1fb5650;  1 drivers
v0x1eb4cb0_0 .net "isAdd", 0 0, L_0x1fb4780;  1 drivers
v0x1eb4d50_0 .net "isAnd", 0 0, L_0x1fb4ef0;  1 drivers
v0x1eb4e80_0 .net "isNand", 0 0, L_0x1fb50d0;  1 drivers
v0x1eb4f20_0 .net "isNor", 0 0, L_0x1fb4e80;  1 drivers
v0x1eb4fc0_0 .net "isOr", 0 0, L_0x1fb54b0;  1 drivers
v0x1eb5080_0 .net "isSLT", 0 0, L_0x1fb4d20;  1 drivers
v0x1eb5140_0 .net "isSub", 0 0, L_0x1fb4930;  1 drivers
v0x1eb5200_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eb52a0_0 .net "isXor", 0 0, L_0x1fb4b40;  1 drivers
v0x1eb5360_0 .net "nandRes", 0 0, L_0x1fb2840;  1 drivers
v0x1eb5510_0 .net "norRes", 0 0, L_0x1fb38d0;  1 drivers
v0x1eb55b0_0 .net "orRes", 0 0, L_0x1fb36e0;  1 drivers
v0x1eb5650_0 .net "s0", 0 0, L_0x1fb5e60;  1 drivers
v0x1eb56f0_0 .net "s0inv", 0 0, L_0x1fb4420;  1 drivers
v0x1eb57b0_0 .net "s1", 0 0, L_0x1fadf50;  1 drivers
v0x1eb5870_0 .net "s1inv", 0 0, L_0x1eb4e10;  1 drivers
v0x1eb5930_0 .net "s2", 0 0, L_0x1fb5d50;  1 drivers
v0x1eb59f0_0 .net "s2inv", 0 0, L_0x1fb45d0;  1 drivers
v0x1eb5ab0_0 .net "xorRes", 0 0, L_0x1fb3990;  1 drivers
S_0x1eb3b70 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eb3870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fb3af0/d .functor XOR 1, L_0x1fb5ba0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fb3af0 .delay 1 (40,40,40) L_0x1fb3af0/d;
L_0x1fb3bb0/d .functor XOR 1, L_0x1fb5a40, L_0x1fb3af0, C4<0>, C4<0>;
L_0x1fb3bb0 .delay 1 (40,40,40) L_0x1fb3bb0/d;
L_0x1fb3d60/d .functor XOR 1, L_0x1fb3bb0, L_0x1fb3590, C4<0>, C4<0>;
L_0x1fb3d60 .delay 1 (40,40,40) L_0x1fb3d60/d;
L_0x1fb3f60/d .functor AND 1, L_0x1fb5a40, L_0x1fb3af0, C4<1>, C4<1>;
L_0x1fb3f60 .delay 1 (40,40,40) L_0x1fb3f60/d;
L_0x1fb3750/d .functor AND 1, L_0x1fb3bb0, L_0x1fb3590, C4<1>, C4<1>;
L_0x1fb3750 .delay 1 (40,40,40) L_0x1fb3750/d;
L_0x1fb4220/d .functor OR 1, L_0x1fb3f60, L_0x1fb3750, C4<0>, C4<0>;
L_0x1fb4220 .delay 1 (40,40,40) L_0x1fb4220/d;
v0x1eb3e00_0 .net "AandB", 0 0, L_0x1fb3f60;  1 drivers
v0x1eb3ee0_0 .net "BxorSub", 0 0, L_0x1fb3af0;  1 drivers
v0x1eb3fa0_0 .net "a", 0 0, L_0x1fb5a40;  alias, 1 drivers
v0x1eb4070_0 .net "b", 0 0, L_0x1fb5ba0;  alias, 1 drivers
v0x1eb4130_0 .net "carryin", 0 0, L_0x1fb3590;  alias, 1 drivers
v0x1eb4240_0 .net "carryout", 0 0, L_0x1fb4220;  alias, 1 drivers
v0x1eb4300_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eb43a0_0 .net "res", 0 0, L_0x1fb3d60;  alias, 1 drivers
v0x1eb4460_0 .net "xAorB", 0 0, L_0x1fb3bb0;  1 drivers
v0x1eb45b0_0 .net "xAorBandCin", 0 0, L_0x1fb3750;  1 drivers
S_0x1eb5c90 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1eb5e50 .param/l "i" 0 3 165, +C4<0110>;
S_0x1eb5f10 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eb5c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fb5ae0/d .functor AND 1, L_0x1fb8680, L_0x1fb87e0, C4<1>, C4<1>;
L_0x1fb5ae0 .delay 1 (40,40,40) L_0x1fb5ae0/d;
L_0x1fb6240/d .functor NAND 1, L_0x1fb8680, L_0x1fb87e0, C4<1>, C4<1>;
L_0x1fb6240 .delay 1 (20,20,20) L_0x1fb6240/d;
L_0x1fb6300/d .functor OR 1, L_0x1fb8680, L_0x1fb87e0, C4<0>, C4<0>;
L_0x1fb6300 .delay 1 (40,40,40) L_0x1fb6300/d;
L_0x1fb64f0/d .functor NOR 1, L_0x1fb8680, L_0x1fb87e0, C4<0>, C4<0>;
L_0x1fb64f0 .delay 1 (20,20,20) L_0x1fb64f0/d;
L_0x1fb6650/d .functor XOR 1, L_0x1fb8680, L_0x1fb87e0, C4<0>, C4<0>;
L_0x1fb6650 .delay 1 (40,40,40) L_0x1fb6650/d;
L_0x1fb70e0/d .functor NOT 1, L_0x1fb8ad0, C4<0>, C4<0>, C4<0>;
L_0x1fb70e0 .delay 1 (10,10,10) L_0x1fb70e0/d;
L_0x1fb7240/d .functor NOT 1, L_0x1fb8990, C4<0>, C4<0>, C4<0>;
L_0x1fb7240 .delay 1 (10,10,10) L_0x1fb7240/d;
L_0x1fb7300/d .functor NOT 1, L_0x1fb8a30, C4<0>, C4<0>, C4<0>;
L_0x1fb7300 .delay 1 (10,10,10) L_0x1fb7300/d;
L_0x1fb74b0/d .functor AND 1, L_0x1fb6a20, L_0x1fb70e0, L_0x1fb7240, L_0x1fb7300;
L_0x1fb74b0 .delay 1 (80,80,80) L_0x1fb74b0/d;
L_0x1fb7660/d .functor AND 1, L_0x1fb6a20, L_0x1fb8ad0, L_0x1fb7240, L_0x1fb7300;
L_0x1fb7660 .delay 1 (80,80,80) L_0x1fb7660/d;
L_0x1fb7810/d .functor AND 1, L_0x1fb6650, L_0x1fb70e0, L_0x1fb8990, L_0x1fb7300;
L_0x1fb7810 .delay 1 (80,80,80) L_0x1fb7810/d;
L_0x1fb7a00/d .functor AND 1, L_0x1fb6a20, L_0x1fb8ad0, L_0x1fb8990, L_0x1fb7300;
L_0x1fb7a00 .delay 1 (80,80,80) L_0x1fb7a00/d;
L_0x1fb7b30/d .functor AND 1, L_0x1fb5ae0, L_0x1fb70e0, L_0x1fb7240, L_0x1fb8a30;
L_0x1fb7b30 .delay 1 (80,80,80) L_0x1fb7b30/d;
L_0x1fb7d90/d .functor AND 1, L_0x1fb6240, L_0x1fb8ad0, L_0x1fb7240, L_0x1fb8a30;
L_0x1fb7d90 .delay 1 (80,80,80) L_0x1fb7d90/d;
L_0x1fb7ac0/d .functor AND 1, L_0x1fb64f0, L_0x1fb70e0, L_0x1fb8990, L_0x1fb8a30;
L_0x1fb7ac0 .delay 1 (80,80,80) L_0x1fb7ac0/d;
L_0x1fb80f0/d .functor AND 1, L_0x1fb6300, L_0x1fb8ad0, L_0x1fb8990, L_0x1fb8a30;
L_0x1fb80f0 .delay 1 (80,80,80) L_0x1fb80f0/d;
L_0x1fb8290/0/0 .functor OR 1, L_0x1fb74b0, L_0x1fb7660, L_0x1fb7810, L_0x1fb7b30;
L_0x1fb8290/0/4 .functor OR 1, L_0x1fb7d90, L_0x1fb7ac0, L_0x1fb80f0, L_0x1fb7a00;
L_0x1fb8290/d .functor OR 1, L_0x1fb8290/0/0, L_0x1fb8290/0/4, C4<0>, C4<0>;
L_0x1fb8290 .delay 1 (160,160,160) L_0x1fb8290/d;
v0x1eb6e10_0 .net "a", 0 0, L_0x1fb8680;  1 drivers
v0x1eb6ed0_0 .net "addSub", 0 0, L_0x1fb6a20;  1 drivers
v0x1eb6fa0_0 .net "andRes", 0 0, L_0x1fb5ae0;  1 drivers
v0x1eb7070_0 .net "b", 0 0, L_0x1fb87e0;  1 drivers
v0x1eb7140_0 .net "carryIn", 0 0, L_0x1fb6110;  1 drivers
v0x1eb71e0_0 .net "carryOut", 0 0, L_0x1fb6ee0;  1 drivers
v0x1eb72b0_0 .net "initialResult", 0 0, L_0x1fb8290;  1 drivers
v0x1eb7350_0 .net "isAdd", 0 0, L_0x1fb74b0;  1 drivers
v0x1eb73f0_0 .net "isAnd", 0 0, L_0x1fb7b30;  1 drivers
v0x1eb7520_0 .net "isNand", 0 0, L_0x1fb7d90;  1 drivers
v0x1eb75c0_0 .net "isNor", 0 0, L_0x1fb7ac0;  1 drivers
v0x1eb7660_0 .net "isOr", 0 0, L_0x1fb80f0;  1 drivers
v0x1eb7720_0 .net "isSLT", 0 0, L_0x1fb7a00;  1 drivers
v0x1eb77e0_0 .net "isSub", 0 0, L_0x1fb7660;  1 drivers
v0x1eb78a0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eb7940_0 .net "isXor", 0 0, L_0x1fb7810;  1 drivers
v0x1eb7a00_0 .net "nandRes", 0 0, L_0x1fb6240;  1 drivers
v0x1eb7bb0_0 .net "norRes", 0 0, L_0x1fb64f0;  1 drivers
v0x1eb7c50_0 .net "orRes", 0 0, L_0x1fb6300;  1 drivers
v0x1eb7cf0_0 .net "s0", 0 0, L_0x1fb8ad0;  1 drivers
v0x1eb7d90_0 .net "s0inv", 0 0, L_0x1fb70e0;  1 drivers
v0x1eb7e50_0 .net "s1", 0 0, L_0x1fb8990;  1 drivers
v0x1eb7f10_0 .net "s1inv", 0 0, L_0x1fb7240;  1 drivers
v0x1eb7fd0_0 .net "s2", 0 0, L_0x1fb8a30;  1 drivers
v0x1eb8090_0 .net "s2inv", 0 0, L_0x1fb7300;  1 drivers
v0x1eb8150_0 .net "xorRes", 0 0, L_0x1fb6650;  1 drivers
S_0x1eb6210 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eb5f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fb6710/d .functor XOR 1, L_0x1fb87e0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fb6710 .delay 1 (40,40,40) L_0x1fb6710/d;
L_0x1fb6870/d .functor XOR 1, L_0x1fb8680, L_0x1fb6710, C4<0>, C4<0>;
L_0x1fb6870 .delay 1 (40,40,40) L_0x1fb6870/d;
L_0x1fb6a20/d .functor XOR 1, L_0x1fb6870, L_0x1fb6110, C4<0>, C4<0>;
L_0x1fb6a20 .delay 1 (40,40,40) L_0x1fb6a20/d;
L_0x1fb6c20/d .functor AND 1, L_0x1fb8680, L_0x1fb6710, C4<1>, C4<1>;
L_0x1fb6c20 .delay 1 (40,40,40) L_0x1fb6c20/d;
L_0x1fb6370/d .functor AND 1, L_0x1fb6870, L_0x1fb6110, C4<1>, C4<1>;
L_0x1fb6370 .delay 1 (40,40,40) L_0x1fb6370/d;
L_0x1fb6ee0/d .functor OR 1, L_0x1fb6c20, L_0x1fb6370, C4<0>, C4<0>;
L_0x1fb6ee0 .delay 1 (40,40,40) L_0x1fb6ee0/d;
v0x1eb64a0_0 .net "AandB", 0 0, L_0x1fb6c20;  1 drivers
v0x1eb6580_0 .net "BxorSub", 0 0, L_0x1fb6710;  1 drivers
v0x1eb6640_0 .net "a", 0 0, L_0x1fb8680;  alias, 1 drivers
v0x1eb6710_0 .net "b", 0 0, L_0x1fb87e0;  alias, 1 drivers
v0x1eb67d0_0 .net "carryin", 0 0, L_0x1fb6110;  alias, 1 drivers
v0x1eb68e0_0 .net "carryout", 0 0, L_0x1fb6ee0;  alias, 1 drivers
v0x1eb69a0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eb6a40_0 .net "res", 0 0, L_0x1fb6a20;  alias, 1 drivers
v0x1eb6b00_0 .net "xAorB", 0 0, L_0x1fb6870;  1 drivers
v0x1eb6c50_0 .net "xAorBandCin", 0 0, L_0x1fb6370;  1 drivers
S_0x1eb8330 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1eb84f0 .param/l "i" 0 3 165, +C4<0111>;
S_0x1eb85b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eb8330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fb8720/d .functor AND 1, L_0x1fbb150, L_0x1fbb2b0, C4<1>, C4<1>;
L_0x1fb8720 .delay 1 (40,40,40) L_0x1fb8720/d;
L_0x1fb8d20/d .functor NAND 1, L_0x1fbb150, L_0x1fbb2b0, C4<1>, C4<1>;
L_0x1fb8d20 .delay 1 (20,20,20) L_0x1fb8d20/d;
L_0x1fb8e80/d .functor OR 1, L_0x1fbb150, L_0x1fbb2b0, C4<0>, C4<0>;
L_0x1fb8e80 .delay 1 (40,40,40) L_0x1fb8e80/d;
L_0x1fb9010/d .functor NOR 1, L_0x1fbb150, L_0x1fbb2b0, C4<0>, C4<0>;
L_0x1fb9010 .delay 1 (20,20,20) L_0x1fb9010/d;
L_0x1fb90d0/d .functor XOR 1, L_0x1fbb150, L_0x1fbb2b0, C4<0>, C4<0>;
L_0x1fb90d0 .delay 1 (40,40,40) L_0x1fb90d0/d;
L_0x1fb9b80/d .functor NOT 1, L_0x1fb8c10, C4<0>, C4<0>, C4<0>;
L_0x1fb9b80 .delay 1 (10,10,10) L_0x1fb9b80/d;
L_0x1fb9ce0/d .functor NOT 1, L_0x1fbb570, C4<0>, C4<0>, C4<0>;
L_0x1fb9ce0 .delay 1 (10,10,10) L_0x1fb9ce0/d;
L_0x1fb9da0/d .functor NOT 1, L_0x1fbb610, C4<0>, C4<0>, C4<0>;
L_0x1fb9da0 .delay 1 (10,10,10) L_0x1fb9da0/d;
L_0x1fb9f50/d .functor AND 1, L_0x1fb94a0, L_0x1fb9b80, L_0x1fb9ce0, L_0x1fb9da0;
L_0x1fb9f50 .delay 1 (80,80,80) L_0x1fb9f50/d;
L_0x1fba100/d .functor AND 1, L_0x1fb94a0, L_0x1fb8c10, L_0x1fb9ce0, L_0x1fb9da0;
L_0x1fba100 .delay 1 (80,80,80) L_0x1fba100/d;
L_0x1fba2b0/d .functor AND 1, L_0x1fb90d0, L_0x1fb9b80, L_0x1fbb570, L_0x1fb9da0;
L_0x1fba2b0 .delay 1 (80,80,80) L_0x1fba2b0/d;
L_0x1fba4a0/d .functor AND 1, L_0x1fb94a0, L_0x1fb8c10, L_0x1fbb570, L_0x1fb9da0;
L_0x1fba4a0 .delay 1 (80,80,80) L_0x1fba4a0/d;
L_0x1fba5d0/d .functor AND 1, L_0x1fb8720, L_0x1fb9b80, L_0x1fb9ce0, L_0x1fbb610;
L_0x1fba5d0 .delay 1 (80,80,80) L_0x1fba5d0/d;
L_0x1fba830/d .functor AND 1, L_0x1fb8d20, L_0x1fb8c10, L_0x1fb9ce0, L_0x1fbb610;
L_0x1fba830 .delay 1 (80,80,80) L_0x1fba830/d;
L_0x1fba560/d .functor AND 1, L_0x1fb9010, L_0x1fb9b80, L_0x1fbb570, L_0x1fbb610;
L_0x1fba560 .delay 1 (80,80,80) L_0x1fba560/d;
L_0x1fbab90/d .functor AND 1, L_0x1fb8e80, L_0x1fb8c10, L_0x1fbb570, L_0x1fbb610;
L_0x1fbab90 .delay 1 (80,80,80) L_0x1fbab90/d;
L_0x1fbad60/0/0 .functor OR 1, L_0x1fb9f50, L_0x1fba100, L_0x1fba2b0, L_0x1fba5d0;
L_0x1fbad60/0/4 .functor OR 1, L_0x1fba830, L_0x1fba560, L_0x1fbab90, L_0x1fba4a0;
L_0x1fbad60/d .functor OR 1, L_0x1fbad60/0/0, L_0x1fbad60/0/4, C4<0>, C4<0>;
L_0x1fbad60 .delay 1 (160,160,160) L_0x1fbad60/d;
v0x1eb94b0_0 .net "a", 0 0, L_0x1fbb150;  1 drivers
v0x1eb9570_0 .net "addSub", 0 0, L_0x1fb94a0;  1 drivers
v0x1eb9640_0 .net "andRes", 0 0, L_0x1fb8720;  1 drivers
v0x1eb9710_0 .net "b", 0 0, L_0x1fbb2b0;  1 drivers
v0x1eb97e0_0 .net "carryIn", 0 0, L_0x1fb8b70;  1 drivers
v0x1eb9880_0 .net "carryOut", 0 0, L_0x1fb9980;  1 drivers
v0x1eb9950_0 .net "initialResult", 0 0, L_0x1fbad60;  1 drivers
v0x1eb99f0_0 .net "isAdd", 0 0, L_0x1fb9f50;  1 drivers
v0x1eb9a90_0 .net "isAnd", 0 0, L_0x1fba5d0;  1 drivers
v0x1eb9bc0_0 .net "isNand", 0 0, L_0x1fba830;  1 drivers
v0x1eb9c60_0 .net "isNor", 0 0, L_0x1fba560;  1 drivers
v0x1eb9d00_0 .net "isOr", 0 0, L_0x1fbab90;  1 drivers
v0x1eb9dc0_0 .net "isSLT", 0 0, L_0x1fba4a0;  1 drivers
v0x1eb9e80_0 .net "isSub", 0 0, L_0x1fba100;  1 drivers
v0x1eb9f40_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eb9fe0_0 .net "isXor", 0 0, L_0x1fba2b0;  1 drivers
v0x1eba0a0_0 .net "nandRes", 0 0, L_0x1fb8d20;  1 drivers
v0x1eba250_0 .net "norRes", 0 0, L_0x1fb9010;  1 drivers
v0x1eba2f0_0 .net "orRes", 0 0, L_0x1fb8e80;  1 drivers
v0x1eba390_0 .net "s0", 0 0, L_0x1fb8c10;  1 drivers
v0x1eba430_0 .net "s0inv", 0 0, L_0x1fb9b80;  1 drivers
v0x1eba4f0_0 .net "s1", 0 0, L_0x1fbb570;  1 drivers
v0x1eba5b0_0 .net "s1inv", 0 0, L_0x1fb9ce0;  1 drivers
v0x1eba670_0 .net "s2", 0 0, L_0x1fbb610;  1 drivers
v0x1eba730_0 .net "s2inv", 0 0, L_0x1fb9da0;  1 drivers
v0x1eba7f0_0 .net "xorRes", 0 0, L_0x1fb90d0;  1 drivers
S_0x1eb88b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eb85b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fb9230/d .functor XOR 1, L_0x1fbb2b0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fb9230 .delay 1 (40,40,40) L_0x1fb9230/d;
L_0x1fb92f0/d .functor XOR 1, L_0x1fbb150, L_0x1fb9230, C4<0>, C4<0>;
L_0x1fb92f0 .delay 1 (40,40,40) L_0x1fb92f0/d;
L_0x1fb94a0/d .functor XOR 1, L_0x1fb92f0, L_0x1fb8b70, C4<0>, C4<0>;
L_0x1fb94a0 .delay 1 (40,40,40) L_0x1fb94a0/d;
L_0x1fb96a0/d .functor AND 1, L_0x1fbb150, L_0x1fb9230, C4<1>, C4<1>;
L_0x1fb96a0 .delay 1 (40,40,40) L_0x1fb96a0/d;
L_0x1fb9910/d .functor AND 1, L_0x1fb92f0, L_0x1fb8b70, C4<1>, C4<1>;
L_0x1fb9910 .delay 1 (40,40,40) L_0x1fb9910/d;
L_0x1fb9980/d .functor OR 1, L_0x1fb96a0, L_0x1fb9910, C4<0>, C4<0>;
L_0x1fb9980 .delay 1 (40,40,40) L_0x1fb9980/d;
v0x1eb8b40_0 .net "AandB", 0 0, L_0x1fb96a0;  1 drivers
v0x1eb8c20_0 .net "BxorSub", 0 0, L_0x1fb9230;  1 drivers
v0x1eb8ce0_0 .net "a", 0 0, L_0x1fbb150;  alias, 1 drivers
v0x1eb8db0_0 .net "b", 0 0, L_0x1fbb2b0;  alias, 1 drivers
v0x1eb8e70_0 .net "carryin", 0 0, L_0x1fb8b70;  alias, 1 drivers
v0x1eb8f80_0 .net "carryout", 0 0, L_0x1fb9980;  alias, 1 drivers
v0x1eb9040_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eb90e0_0 .net "res", 0 0, L_0x1fb94a0;  alias, 1 drivers
v0x1eb91a0_0 .net "xAorB", 0 0, L_0x1fb92f0;  1 drivers
v0x1eb92f0_0 .net "xAorBandCin", 0 0, L_0x1fb9910;  1 drivers
S_0x1eba9d0 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1eb1060 .param/l "i" 0 3 165, +C4<01000>;
S_0x1ebac90 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eba9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fbb1f0/d .functor AND 1, L_0x1fbdd30, L_0x1fbde90, C4<1>, C4<1>;
L_0x1fbb1f0 .delay 1 (40,40,40) L_0x1fbb1f0/d;
L_0x1fbb980/d .functor NAND 1, L_0x1fbdd30, L_0x1fbde90, C4<1>, C4<1>;
L_0x1fbb980 .delay 1 (20,20,20) L_0x1fbb980/d;
L_0x1fbbae0/d .functor OR 1, L_0x1fbdd30, L_0x1fbde90, C4<0>, C4<0>;
L_0x1fbbae0 .delay 1 (40,40,40) L_0x1fbbae0/d;
L_0x1fbbc70/d .functor NOR 1, L_0x1fbdd30, L_0x1fbde90, C4<0>, C4<0>;
L_0x1fbbc70 .delay 1 (20,20,20) L_0x1fbbc70/d;
L_0x1fbbd30/d .functor XOR 1, L_0x1fbdd30, L_0x1fbde90, C4<0>, C4<0>;
L_0x1fbbd30 .delay 1 (40,40,40) L_0x1fbbd30/d;
L_0x1fbc790/d .functor NOT 1, L_0x1fbb890, C4<0>, C4<0>, C4<0>;
L_0x1fbc790 .delay 1 (10,10,10) L_0x1fbc790/d;
L_0x1fbc8f0/d .functor NOT 1, L_0x1fbe1f0, C4<0>, C4<0>, C4<0>;
L_0x1fbc8f0 .delay 1 (10,10,10) L_0x1fbc8f0/d;
L_0x1fbc9b0/d .functor NOT 1, L_0x1fbe290, C4<0>, C4<0>, C4<0>;
L_0x1fbc9b0 .delay 1 (10,10,10) L_0x1fbc9b0/d;
L_0x1fbcb60/d .functor AND 1, L_0x1fbc0b0, L_0x1fbc790, L_0x1fbc8f0, L_0x1fbc9b0;
L_0x1fbcb60 .delay 1 (80,80,80) L_0x1fbcb60/d;
L_0x1fbcd10/d .functor AND 1, L_0x1fbc0b0, L_0x1fbb890, L_0x1fbc8f0, L_0x1fbc9b0;
L_0x1fbcd10 .delay 1 (80,80,80) L_0x1fbcd10/d;
L_0x1fbcec0/d .functor AND 1, L_0x1fbbd30, L_0x1fbc790, L_0x1fbe1f0, L_0x1fbc9b0;
L_0x1fbcec0 .delay 1 (80,80,80) L_0x1fbcec0/d;
L_0x1fbd0b0/d .functor AND 1, L_0x1fbc0b0, L_0x1fbb890, L_0x1fbe1f0, L_0x1fbc9b0;
L_0x1fbd0b0 .delay 1 (80,80,80) L_0x1fbd0b0/d;
L_0x1fbd1e0/d .functor AND 1, L_0x1fbb1f0, L_0x1fbc790, L_0x1fbc8f0, L_0x1fbe290;
L_0x1fbd1e0 .delay 1 (80,80,80) L_0x1fbd1e0/d;
L_0x1fbd440/d .functor AND 1, L_0x1fbb980, L_0x1fbb890, L_0x1fbc8f0, L_0x1fbe290;
L_0x1fbd440 .delay 1 (80,80,80) L_0x1fbd440/d;
L_0x1fbd170/d .functor AND 1, L_0x1fbbc70, L_0x1fbc790, L_0x1fbe1f0, L_0x1fbe290;
L_0x1fbd170 .delay 1 (80,80,80) L_0x1fbd170/d;
L_0x1fbd7a0/d .functor AND 1, L_0x1fbbae0, L_0x1fbb890, L_0x1fbe1f0, L_0x1fbe290;
L_0x1fbd7a0 .delay 1 (80,80,80) L_0x1fbd7a0/d;
L_0x1fbd940/0/0 .functor OR 1, L_0x1fbcb60, L_0x1fbcd10, L_0x1fbcec0, L_0x1fbd1e0;
L_0x1fbd940/0/4 .functor OR 1, L_0x1fbd440, L_0x1fbd170, L_0x1fbd7a0, L_0x1fbd0b0;
L_0x1fbd940/d .functor OR 1, L_0x1fbd940/0/0, L_0x1fbd940/0/4, C4<0>, C4<0>;
L_0x1fbd940 .delay 1 (160,160,160) L_0x1fbd940/d;
v0x1ebbca0_0 .net "a", 0 0, L_0x1fbdd30;  1 drivers
v0x1ebbd60_0 .net "addSub", 0 0, L_0x1fbc0b0;  1 drivers
v0x1ebbe30_0 .net "andRes", 0 0, L_0x1fbb1f0;  1 drivers
v0x1ebbf00_0 .net "b", 0 0, L_0x1fbde90;  1 drivers
v0x1ebbfd0_0 .net "carryIn", 0 0, L_0x1fbb7f0;  1 drivers
v0x1ebc070_0 .net "carryOut", 0 0, L_0x1fbc590;  1 drivers
v0x1ebc140_0 .net "initialResult", 0 0, L_0x1fbd940;  1 drivers
v0x1ebc1e0_0 .net "isAdd", 0 0, L_0x1fbcb60;  1 drivers
v0x1ebc280_0 .net "isAnd", 0 0, L_0x1fbd1e0;  1 drivers
v0x1ebc3b0_0 .net "isNand", 0 0, L_0x1fbd440;  1 drivers
v0x1ebc450_0 .net "isNor", 0 0, L_0x1fbd170;  1 drivers
v0x1ebc4f0_0 .net "isOr", 0 0, L_0x1fbd7a0;  1 drivers
v0x1ebc5b0_0 .net "isSLT", 0 0, L_0x1fbd0b0;  1 drivers
v0x1ebc670_0 .net "isSub", 0 0, L_0x1fbcd10;  1 drivers
v0x1ebc730_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ebc7d0_0 .net "isXor", 0 0, L_0x1fbcec0;  1 drivers
v0x1ebc890_0 .net "nandRes", 0 0, L_0x1fbb980;  1 drivers
v0x1ebca40_0 .net "norRes", 0 0, L_0x1fbbc70;  1 drivers
v0x1ebcae0_0 .net "orRes", 0 0, L_0x1fbbae0;  1 drivers
v0x1ebcb80_0 .net "s0", 0 0, L_0x1fbb890;  1 drivers
v0x1ebcc20_0 .net "s0inv", 0 0, L_0x1fbc790;  1 drivers
v0x1ebcce0_0 .net "s1", 0 0, L_0x1fbe1f0;  1 drivers
v0x1ebcda0_0 .net "s1inv", 0 0, L_0x1fbc8f0;  1 drivers
v0x1ebce60_0 .net "s2", 0 0, L_0x1fbe290;  1 drivers
v0x1ebcf20_0 .net "s2inv", 0 0, L_0x1fbc9b0;  1 drivers
v0x1ebcfe0_0 .net "xorRes", 0 0, L_0x1fbbd30;  1 drivers
S_0x1ebaf90 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ebac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fbbe90/d .functor XOR 1, L_0x1fbde90, L_0x1fff150, C4<0>, C4<0>;
L_0x1fbbe90 .delay 1 (40,40,40) L_0x1fbbe90/d;
L_0x1fbbf50/d .functor XOR 1, L_0x1fbdd30, L_0x1fbbe90, C4<0>, C4<0>;
L_0x1fbbf50 .delay 1 (40,40,40) L_0x1fbbf50/d;
L_0x1fbc0b0/d .functor XOR 1, L_0x1fbbf50, L_0x1fbb7f0, C4<0>, C4<0>;
L_0x1fbc0b0 .delay 1 (40,40,40) L_0x1fbc0b0/d;
L_0x1fbc2b0/d .functor AND 1, L_0x1fbdd30, L_0x1fbbe90, C4<1>, C4<1>;
L_0x1fbc2b0 .delay 1 (40,40,40) L_0x1fbc2b0/d;
L_0x1fbc520/d .functor AND 1, L_0x1fbbf50, L_0x1fbb7f0, C4<1>, C4<1>;
L_0x1fbc520 .delay 1 (40,40,40) L_0x1fbc520/d;
L_0x1fbc590/d .functor OR 1, L_0x1fbc2b0, L_0x1fbc520, C4<0>, C4<0>;
L_0x1fbc590 .delay 1 (40,40,40) L_0x1fbc590/d;
v0x1ebb220_0 .net "AandB", 0 0, L_0x1fbc2b0;  1 drivers
v0x1ebb300_0 .net "BxorSub", 0 0, L_0x1fbbe90;  1 drivers
v0x1ebb3c0_0 .net "a", 0 0, L_0x1fbdd30;  alias, 1 drivers
v0x1ebb490_0 .net "b", 0 0, L_0x1fbde90;  alias, 1 drivers
v0x1ebb550_0 .net "carryin", 0 0, L_0x1fbb7f0;  alias, 1 drivers
v0x1ebb660_0 .net "carryout", 0 0, L_0x1fbc590;  alias, 1 drivers
v0x1ebb720_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eb1c70_0 .net "res", 0 0, L_0x1fbc0b0;  alias, 1 drivers
v0x1ebb9d0_0 .net "xAorB", 0 0, L_0x1fbbf50;  1 drivers
v0x1ebbb00_0 .net "xAorBandCin", 0 0, L_0x1fbc520;  1 drivers
S_0x1ebd120 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ebd2e0 .param/l "i" 0 3 165, +C4<01001>;
S_0x1ebd3a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ebd120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fbddd0/d .functor AND 1, L_0x1fc0820, L_0x1fc0980, C4<1>, C4<1>;
L_0x1fbddd0 .delay 1 (40,40,40) L_0x1fbddd0/d;
L_0x1fbe090/d .functor NAND 1, L_0x1fc0820, L_0x1fc0980, C4<1>, C4<1>;
L_0x1fbe090 .delay 1 (20,20,20) L_0x1fbe090/d;
L_0x1fbe4f0/d .functor OR 1, L_0x1fc0820, L_0x1fc0980, C4<0>, C4<0>;
L_0x1fbe4f0 .delay 1 (40,40,40) L_0x1fbe4f0/d;
L_0x1fbe680/d .functor NOR 1, L_0x1fc0820, L_0x1fc0980, C4<0>, C4<0>;
L_0x1fbe680 .delay 1 (20,20,20) L_0x1fbe680/d;
L_0x1fbe740/d .functor XOR 1, L_0x1fc0820, L_0x1fc0980, C4<0>, C4<0>;
L_0x1fbe740 .delay 1 (40,40,40) L_0x1fbe740/d;
L_0x1fbf1f0/d .functor NOT 1, L_0x1fbe3d0, C4<0>, C4<0>, C4<0>;
L_0x1fbf1f0 .delay 1 (10,10,10) L_0x1fbf1f0/d;
L_0x1fbf350/d .functor NOT 1, L_0x1fc0d10, C4<0>, C4<0>, C4<0>;
L_0x1fbf350 .delay 1 (10,10,10) L_0x1fbf350/d;
L_0x1fbf410/d .functor NOT 1, L_0x1fc0db0, C4<0>, C4<0>, C4<0>;
L_0x1fbf410 .delay 1 (10,10,10) L_0x1fbf410/d;
L_0x1fbf5c0/d .functor AND 1, L_0x1fbeb10, L_0x1fbf1f0, L_0x1fbf350, L_0x1fbf410;
L_0x1fbf5c0 .delay 1 (80,80,80) L_0x1fbf5c0/d;
L_0x1fbf770/d .functor AND 1, L_0x1fbeb10, L_0x1fbe3d0, L_0x1fbf350, L_0x1fbf410;
L_0x1fbf770 .delay 1 (80,80,80) L_0x1fbf770/d;
L_0x1fbf920/d .functor AND 1, L_0x1fbe740, L_0x1fbf1f0, L_0x1fc0d10, L_0x1fbf410;
L_0x1fbf920 .delay 1 (80,80,80) L_0x1fbf920/d;
L_0x1fbfb10/d .functor AND 1, L_0x1fbeb10, L_0x1fbe3d0, L_0x1fc0d10, L_0x1fbf410;
L_0x1fbfb10 .delay 1 (80,80,80) L_0x1fbfb10/d;
L_0x1fbfc40/d .functor AND 1, L_0x1fbddd0, L_0x1fbf1f0, L_0x1fbf350, L_0x1fc0db0;
L_0x1fbfc40 .delay 1 (80,80,80) L_0x1fbfc40/d;
L_0x1fbfed0/d .functor AND 1, L_0x1fbe090, L_0x1fbe3d0, L_0x1fbf350, L_0x1fc0db0;
L_0x1fbfed0 .delay 1 (80,80,80) L_0x1fbfed0/d;
L_0x1fbfbd0/d .functor AND 1, L_0x1fbe680, L_0x1fbf1f0, L_0x1fc0d10, L_0x1fc0db0;
L_0x1fbfbd0 .delay 1 (80,80,80) L_0x1fbfbd0/d;
L_0x1fc0260/d .functor AND 1, L_0x1fbe4f0, L_0x1fbe3d0, L_0x1fc0d10, L_0x1fc0db0;
L_0x1fc0260 .delay 1 (80,80,80) L_0x1fc0260/d;
L_0x1fc0430/0/0 .functor OR 1, L_0x1fbf5c0, L_0x1fbf770, L_0x1fbf920, L_0x1fbfc40;
L_0x1fc0430/0/4 .functor OR 1, L_0x1fbfed0, L_0x1fbfbd0, L_0x1fc0260, L_0x1fbfb10;
L_0x1fc0430/d .functor OR 1, L_0x1fc0430/0/0, L_0x1fc0430/0/4, C4<0>, C4<0>;
L_0x1fc0430 .delay 1 (160,160,160) L_0x1fc0430/d;
v0x1ebe2e0_0 .net "a", 0 0, L_0x1fc0820;  1 drivers
v0x1ebe3a0_0 .net "addSub", 0 0, L_0x1fbeb10;  1 drivers
v0x1ebe470_0 .net "andRes", 0 0, L_0x1fbddd0;  1 drivers
v0x1ebe540_0 .net "b", 0 0, L_0x1fc0980;  1 drivers
v0x1ebe610_0 .net "carryIn", 0 0, L_0x1fbe330;  1 drivers
v0x1ebe6b0_0 .net "carryOut", 0 0, L_0x1fbeff0;  1 drivers
v0x1ebe780_0 .net "initialResult", 0 0, L_0x1fc0430;  1 drivers
v0x1ebe820_0 .net "isAdd", 0 0, L_0x1fbf5c0;  1 drivers
v0x1ebe8c0_0 .net "isAnd", 0 0, L_0x1fbfc40;  1 drivers
v0x1ebe9f0_0 .net "isNand", 0 0, L_0x1fbfed0;  1 drivers
v0x1ebea90_0 .net "isNor", 0 0, L_0x1fbfbd0;  1 drivers
v0x1ebeb30_0 .net "isOr", 0 0, L_0x1fc0260;  1 drivers
v0x1ebebf0_0 .net "isSLT", 0 0, L_0x1fbfb10;  1 drivers
v0x1ebecb0_0 .net "isSub", 0 0, L_0x1fbf770;  1 drivers
v0x1ebed70_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ebee10_0 .net "isXor", 0 0, L_0x1fbf920;  1 drivers
v0x1ebeed0_0 .net "nandRes", 0 0, L_0x1fbe090;  1 drivers
v0x1ebf080_0 .net "norRes", 0 0, L_0x1fbe680;  1 drivers
v0x1ebf120_0 .net "orRes", 0 0, L_0x1fbe4f0;  1 drivers
v0x1ebf1c0_0 .net "s0", 0 0, L_0x1fbe3d0;  1 drivers
v0x1ebf260_0 .net "s0inv", 0 0, L_0x1fbf1f0;  1 drivers
v0x1ebf320_0 .net "s1", 0 0, L_0x1fc0d10;  1 drivers
v0x1ebf3e0_0 .net "s1inv", 0 0, L_0x1fbf350;  1 drivers
v0x1ebf4a0_0 .net "s2", 0 0, L_0x1fc0db0;  1 drivers
v0x1ebf560_0 .net "s2inv", 0 0, L_0x1fbf410;  1 drivers
v0x1ebf620_0 .net "xorRes", 0 0, L_0x1fbe740;  1 drivers
S_0x1ebd6a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ebd3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fbe8a0/d .functor XOR 1, L_0x1fc0980, L_0x1fff150, C4<0>, C4<0>;
L_0x1fbe8a0 .delay 1 (40,40,40) L_0x1fbe8a0/d;
L_0x1fbe960/d .functor XOR 1, L_0x1fc0820, L_0x1fbe8a0, C4<0>, C4<0>;
L_0x1fbe960 .delay 1 (40,40,40) L_0x1fbe960/d;
L_0x1fbeb10/d .functor XOR 1, L_0x1fbe960, L_0x1fbe330, C4<0>, C4<0>;
L_0x1fbeb10 .delay 1 (40,40,40) L_0x1fbeb10/d;
L_0x1fbed10/d .functor AND 1, L_0x1fc0820, L_0x1fbe8a0, C4<1>, C4<1>;
L_0x1fbed10 .delay 1 (40,40,40) L_0x1fbed10/d;
L_0x1fbef80/d .functor AND 1, L_0x1fbe960, L_0x1fbe330, C4<1>, C4<1>;
L_0x1fbef80 .delay 1 (40,40,40) L_0x1fbef80/d;
L_0x1fbeff0/d .functor OR 1, L_0x1fbed10, L_0x1fbef80, C4<0>, C4<0>;
L_0x1fbeff0 .delay 1 (40,40,40) L_0x1fbeff0/d;
v0x1ebd970_0 .net "AandB", 0 0, L_0x1fbed10;  1 drivers
v0x1ebda50_0 .net "BxorSub", 0 0, L_0x1fbe8a0;  1 drivers
v0x1ebdb10_0 .net "a", 0 0, L_0x1fc0820;  alias, 1 drivers
v0x1ebdbe0_0 .net "b", 0 0, L_0x1fc0980;  alias, 1 drivers
v0x1ebdca0_0 .net "carryin", 0 0, L_0x1fbe330;  alias, 1 drivers
v0x1ebddb0_0 .net "carryout", 0 0, L_0x1fbeff0;  alias, 1 drivers
v0x1ebde70_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ebdf10_0 .net "res", 0 0, L_0x1fbeb10;  alias, 1 drivers
v0x1ebdfd0_0 .net "xAorB", 0 0, L_0x1fbe960;  1 drivers
v0x1ebe120_0 .net "xAorBandCin", 0 0, L_0x1fbef80;  1 drivers
S_0x1ebf800 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ebf9c0 .param/l "i" 0 3 165, +C4<01010>;
S_0x1ebfa80 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ebf800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fc08c0/d .functor AND 1, L_0x1fc3290, L_0x1fadac0, C4<1>, C4<1>;
L_0x1fc08c0 .delay 1 (40,40,40) L_0x1fc08c0/d;
L_0x1fc0b80/d .functor NAND 1, L_0x1fc3290, L_0x1fadac0, C4<1>, C4<1>;
L_0x1fc0b80 .delay 1 (20,20,20) L_0x1fc0b80/d;
L_0x1fc1040/d .functor OR 1, L_0x1fc3290, L_0x1fadac0, C4<0>, C4<0>;
L_0x1fc1040 .delay 1 (40,40,40) L_0x1fc1040/d;
L_0x1fc11d0/d .functor NOR 1, L_0x1fc3290, L_0x1fadac0, C4<0>, C4<0>;
L_0x1fc11d0 .delay 1 (20,20,20) L_0x1fc11d0/d;
L_0x1fc1290/d .functor XOR 1, L_0x1fc3290, L_0x1fadac0, C4<0>, C4<0>;
L_0x1fc1290 .delay 1 (40,40,40) L_0x1fc1290/d;
L_0x1fc1cf0/d .functor NOT 1, L_0x1fc0ef0, C4<0>, C4<0>, C4<0>;
L_0x1fc1cf0 .delay 1 (10,10,10) L_0x1fc1cf0/d;
L_0x1fc1e50/d .functor NOT 1, L_0x1fc0f90, C4<0>, C4<0>, C4<0>;
L_0x1fc1e50 .delay 1 (10,10,10) L_0x1fc1e50/d;
L_0x1fc1f10/d .functor NOT 1, L_0x1fb5f00, C4<0>, C4<0>, C4<0>;
L_0x1fc1f10 .delay 1 (10,10,10) L_0x1fc1f10/d;
L_0x1fc20c0/d .functor AND 1, L_0x1fc1610, L_0x1fc1cf0, L_0x1fc1e50, L_0x1fc1f10;
L_0x1fc20c0 .delay 1 (80,80,80) L_0x1fc20c0/d;
L_0x1fc2270/d .functor AND 1, L_0x1fc1610, L_0x1fc0ef0, L_0x1fc1e50, L_0x1fc1f10;
L_0x1fc2270 .delay 1 (80,80,80) L_0x1fc2270/d;
L_0x1fc2420/d .functor AND 1, L_0x1fc1290, L_0x1fc1cf0, L_0x1fc0f90, L_0x1fc1f10;
L_0x1fc2420 .delay 1 (80,80,80) L_0x1fc2420/d;
L_0x1fc2610/d .functor AND 1, L_0x1fc1610, L_0x1fc0ef0, L_0x1fc0f90, L_0x1fc1f10;
L_0x1fc2610 .delay 1 (80,80,80) L_0x1fc2610/d;
L_0x1fc2740/d .functor AND 1, L_0x1fc08c0, L_0x1fc1cf0, L_0x1fc1e50, L_0x1fb5f00;
L_0x1fc2740 .delay 1 (80,80,80) L_0x1fc2740/d;
L_0x1fc29a0/d .functor AND 1, L_0x1fc0b80, L_0x1fc0ef0, L_0x1fc1e50, L_0x1fb5f00;
L_0x1fc29a0 .delay 1 (80,80,80) L_0x1fc29a0/d;
L_0x1fc26d0/d .functor AND 1, L_0x1fc11d0, L_0x1fc1cf0, L_0x1fc0f90, L_0x1fb5f00;
L_0x1fc26d0 .delay 1 (80,80,80) L_0x1fc26d0/d;
L_0x1fc2d00/d .functor AND 1, L_0x1fc1040, L_0x1fc0ef0, L_0x1fc0f90, L_0x1fb5f00;
L_0x1fc2d00 .delay 1 (80,80,80) L_0x1fc2d00/d;
L_0x1fc2ea0/0/0 .functor OR 1, L_0x1fc20c0, L_0x1fc2270, L_0x1fc2420, L_0x1fc2740;
L_0x1fc2ea0/0/4 .functor OR 1, L_0x1fc29a0, L_0x1fc26d0, L_0x1fc2d00, L_0x1fc2610;
L_0x1fc2ea0/d .functor OR 1, L_0x1fc2ea0/0/0, L_0x1fc2ea0/0/4, C4<0>, C4<0>;
L_0x1fc2ea0 .delay 1 (160,160,160) L_0x1fc2ea0/d;
v0x1ec0980_0 .net "a", 0 0, L_0x1fc3290;  1 drivers
v0x1ec0a40_0 .net "addSub", 0 0, L_0x1fc1610;  1 drivers
v0x1ec0b10_0 .net "andRes", 0 0, L_0x1fc08c0;  1 drivers
v0x1ec0be0_0 .net "b", 0 0, L_0x1fadac0;  1 drivers
v0x1ec0cb0_0 .net "carryIn", 0 0, L_0x1fc0e50;  1 drivers
v0x1ec0d50_0 .net "carryOut", 0 0, L_0x1fc1af0;  1 drivers
v0x1ec0e20_0 .net "initialResult", 0 0, L_0x1fc2ea0;  1 drivers
v0x1ec0ec0_0 .net "isAdd", 0 0, L_0x1fc20c0;  1 drivers
v0x1ec0f60_0 .net "isAnd", 0 0, L_0x1fc2740;  1 drivers
v0x1ec1090_0 .net "isNand", 0 0, L_0x1fc29a0;  1 drivers
v0x1ec1130_0 .net "isNor", 0 0, L_0x1fc26d0;  1 drivers
v0x1ec11d0_0 .net "isOr", 0 0, L_0x1fc2d00;  1 drivers
v0x1ec1290_0 .net "isSLT", 0 0, L_0x1fc2610;  1 drivers
v0x1ec1350_0 .net "isSub", 0 0, L_0x1fc2270;  1 drivers
v0x1ec1410_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ec14b0_0 .net "isXor", 0 0, L_0x1fc2420;  1 drivers
v0x1ec1570_0 .net "nandRes", 0 0, L_0x1fc0b80;  1 drivers
v0x1ec1720_0 .net "norRes", 0 0, L_0x1fc11d0;  1 drivers
v0x1ec17c0_0 .net "orRes", 0 0, L_0x1fc1040;  1 drivers
v0x1ec1860_0 .net "s0", 0 0, L_0x1fc0ef0;  1 drivers
v0x1ec1900_0 .net "s0inv", 0 0, L_0x1fc1cf0;  1 drivers
v0x1ec19c0_0 .net "s1", 0 0, L_0x1fc0f90;  1 drivers
v0x1ec1a80_0 .net "s1inv", 0 0, L_0x1fc1e50;  1 drivers
v0x1ec1b40_0 .net "s2", 0 0, L_0x1fb5f00;  1 drivers
v0x1ec1c00_0 .net "s2inv", 0 0, L_0x1fc1f10;  1 drivers
v0x1ec1cc0_0 .net "xorRes", 0 0, L_0x1fc1290;  1 drivers
S_0x1ebfd80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ebfa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fc13f0/d .functor XOR 1, L_0x1fadac0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fc13f0 .delay 1 (40,40,40) L_0x1fc13f0/d;
L_0x1fc14b0/d .functor XOR 1, L_0x1fc3290, L_0x1fc13f0, C4<0>, C4<0>;
L_0x1fc14b0 .delay 1 (40,40,40) L_0x1fc14b0/d;
L_0x1fc1610/d .functor XOR 1, L_0x1fc14b0, L_0x1fc0e50, C4<0>, C4<0>;
L_0x1fc1610 .delay 1 (40,40,40) L_0x1fc1610/d;
L_0x1fc1810/d .functor AND 1, L_0x1fc3290, L_0x1fc13f0, C4<1>, C4<1>;
L_0x1fc1810 .delay 1 (40,40,40) L_0x1fc1810/d;
L_0x1fc1a80/d .functor AND 1, L_0x1fc14b0, L_0x1fc0e50, C4<1>, C4<1>;
L_0x1fc1a80 .delay 1 (40,40,40) L_0x1fc1a80/d;
L_0x1fc1af0/d .functor OR 1, L_0x1fc1810, L_0x1fc1a80, C4<0>, C4<0>;
L_0x1fc1af0 .delay 1 (40,40,40) L_0x1fc1af0/d;
v0x1ec0010_0 .net "AandB", 0 0, L_0x1fc1810;  1 drivers
v0x1ec00f0_0 .net "BxorSub", 0 0, L_0x1fc13f0;  1 drivers
v0x1ec01b0_0 .net "a", 0 0, L_0x1fc3290;  alias, 1 drivers
v0x1ec0280_0 .net "b", 0 0, L_0x1fadac0;  alias, 1 drivers
v0x1ec0340_0 .net "carryin", 0 0, L_0x1fc0e50;  alias, 1 drivers
v0x1ec0450_0 .net "carryout", 0 0, L_0x1fc1af0;  alias, 1 drivers
v0x1ec0510_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ec05b0_0 .net "res", 0 0, L_0x1fc1610;  alias, 1 drivers
v0x1ec0670_0 .net "xAorB", 0 0, L_0x1fc14b0;  1 drivers
v0x1ec07c0_0 .net "xAorBandCin", 0 0, L_0x1fc1a80;  1 drivers
S_0x1ec1ea0 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ec2060 .param/l "i" 0 3 165, +C4<01011>;
S_0x1ec2120 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ec1ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fc3330/d .functor AND 1, L_0x1fc5f70, L_0x1fc60d0, C4<1>, C4<1>;
L_0x1fc3330 .delay 1 (40,40,40) L_0x1fc3330/d;
L_0x1fadb60/d .functor NAND 1, L_0x1fc5f70, L_0x1fc60d0, C4<1>, C4<1>;
L_0x1fadb60 .delay 1 (20,20,20) L_0x1fadb60/d;
L_0x1fb5fa0/d .functor OR 1, L_0x1fc5f70, L_0x1fc60d0, C4<0>, C4<0>;
L_0x1fb5fa0 .delay 1 (40,40,40) L_0x1fb5fa0/d;
L_0x1fc37f0/d .functor NOR 1, L_0x1fc5f70, L_0x1fc60d0, C4<0>, C4<0>;
L_0x1fc37f0 .delay 1 (20,20,20) L_0x1fc37f0/d;
L_0x1fc3fa0/d .functor XOR 1, L_0x1fc5f70, L_0x1fc60d0, C4<0>, C4<0>;
L_0x1fc3fa0 .delay 1 (40,40,40) L_0x1fc3fa0/d;
L_0x1fc4990/d .functor NOT 1, L_0x1fc3dd0, C4<0>, C4<0>, C4<0>;
L_0x1fc4990 .delay 1 (10,10,10) L_0x1fc4990/d;
L_0x1fc4af0/d .functor NOT 1, L_0x1fc3e70, C4<0>, C4<0>, C4<0>;
L_0x1fc4af0 .delay 1 (10,10,10) L_0x1fc4af0/d;
L_0x1fc4bb0/d .functor NOT 1, L_0x1fc64c0, C4<0>, C4<0>, C4<0>;
L_0x1fc4bb0 .delay 1 (10,10,10) L_0x1fc4bb0/d;
L_0x1fc4d60/d .functor AND 1, L_0x1fc42d0, L_0x1fc4990, L_0x1fc4af0, L_0x1fc4bb0;
L_0x1fc4d60 .delay 1 (80,80,80) L_0x1fc4d60/d;
L_0x1fc4f10/d .functor AND 1, L_0x1fc42d0, L_0x1fc3dd0, L_0x1fc4af0, L_0x1fc4bb0;
L_0x1fc4f10 .delay 1 (80,80,80) L_0x1fc4f10/d;
L_0x1fc50c0/d .functor AND 1, L_0x1fc3fa0, L_0x1fc4990, L_0x1fc3e70, L_0x1fc4bb0;
L_0x1fc50c0 .delay 1 (80,80,80) L_0x1fc50c0/d;
L_0x1fc52a0/d .functor AND 1, L_0x1fc42d0, L_0x1fc3dd0, L_0x1fc3e70, L_0x1fc4bb0;
L_0x1fc52a0 .delay 1 (80,80,80) L_0x1fc52a0/d;
L_0x1fc5470/d .functor AND 1, L_0x1fc3330, L_0x1fc4990, L_0x1fc4af0, L_0x1fc64c0;
L_0x1fc5470 .delay 1 (80,80,80) L_0x1fc5470/d;
L_0x1fc5650/d .functor AND 1, L_0x1fadb60, L_0x1fc3dd0, L_0x1fc4af0, L_0x1fc64c0;
L_0x1fc5650 .delay 1 (80,80,80) L_0x1fc5650/d;
L_0x1fc5400/d .functor AND 1, L_0x1fc37f0, L_0x1fc4990, L_0x1fc3e70, L_0x1fc64c0;
L_0x1fc5400 .delay 1 (80,80,80) L_0x1fc5400/d;
L_0x1fc59e0/d .functor AND 1, L_0x1fb5fa0, L_0x1fc3dd0, L_0x1fc3e70, L_0x1fc64c0;
L_0x1fc59e0 .delay 1 (80,80,80) L_0x1fc59e0/d;
L_0x1fc5b80/0/0 .functor OR 1, L_0x1fc4d60, L_0x1fc4f10, L_0x1fc50c0, L_0x1fc5470;
L_0x1fc5b80/0/4 .functor OR 1, L_0x1fc5650, L_0x1fc5400, L_0x1fc59e0, L_0x1fc52a0;
L_0x1fc5b80/d .functor OR 1, L_0x1fc5b80/0/0, L_0x1fc5b80/0/4, C4<0>, C4<0>;
L_0x1fc5b80 .delay 1 (160,160,160) L_0x1fc5b80/d;
v0x1ec3020_0 .net "a", 0 0, L_0x1fc5f70;  1 drivers
v0x1ec30e0_0 .net "addSub", 0 0, L_0x1fc42d0;  1 drivers
v0x1ec31b0_0 .net "andRes", 0 0, L_0x1fc3330;  1 drivers
v0x1ec3280_0 .net "b", 0 0, L_0x1fc60d0;  1 drivers
v0x1ec3350_0 .net "carryIn", 0 0, L_0x1fc3d30;  1 drivers
v0x1ec33f0_0 .net "carryOut", 0 0, L_0x1fc4790;  1 drivers
v0x1ec34c0_0 .net "initialResult", 0 0, L_0x1fc5b80;  1 drivers
v0x1ec3560_0 .net "isAdd", 0 0, L_0x1fc4d60;  1 drivers
v0x1ec3600_0 .net "isAnd", 0 0, L_0x1fc5470;  1 drivers
v0x1ec3730_0 .net "isNand", 0 0, L_0x1fc5650;  1 drivers
v0x1ec37d0_0 .net "isNor", 0 0, L_0x1fc5400;  1 drivers
v0x1ec3870_0 .net "isOr", 0 0, L_0x1fc59e0;  1 drivers
v0x1ec3930_0 .net "isSLT", 0 0, L_0x1fc52a0;  1 drivers
v0x1ec39f0_0 .net "isSub", 0 0, L_0x1fc4f10;  1 drivers
v0x1ec3ab0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ec3b50_0 .net "isXor", 0 0, L_0x1fc50c0;  1 drivers
v0x1ec3c10_0 .net "nandRes", 0 0, L_0x1fadb60;  1 drivers
v0x1ec3dc0_0 .net "norRes", 0 0, L_0x1fc37f0;  1 drivers
v0x1ec3e60_0 .net "orRes", 0 0, L_0x1fb5fa0;  1 drivers
v0x1ec3f00_0 .net "s0", 0 0, L_0x1fc3dd0;  1 drivers
v0x1ec3fa0_0 .net "s0inv", 0 0, L_0x1fc4990;  1 drivers
v0x1ec4060_0 .net "s1", 0 0, L_0x1fc3e70;  1 drivers
v0x1ec4120_0 .net "s1inv", 0 0, L_0x1fc4af0;  1 drivers
v0x1ec41e0_0 .net "s2", 0 0, L_0x1fc64c0;  1 drivers
v0x1ec42a0_0 .net "s2inv", 0 0, L_0x1fc4bb0;  1 drivers
v0x1ec4360_0 .net "xorRes", 0 0, L_0x1fc3fa0;  1 drivers
S_0x1ec2420 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ec2120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fc4060/d .functor XOR 1, L_0x1fc60d0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fc4060 .delay 1 (40,40,40) L_0x1fc4060/d;
L_0x1fc41c0/d .functor XOR 1, L_0x1fc5f70, L_0x1fc4060, C4<0>, C4<0>;
L_0x1fc41c0 .delay 1 (40,40,40) L_0x1fc41c0/d;
L_0x1fc42d0/d .functor XOR 1, L_0x1fc41c0, L_0x1fc3d30, C4<0>, C4<0>;
L_0x1fc42d0 .delay 1 (40,40,40) L_0x1fc42d0/d;
L_0x1fc44d0/d .functor AND 1, L_0x1fc5f70, L_0x1fc4060, C4<1>, C4<1>;
L_0x1fc44d0 .delay 1 (40,40,40) L_0x1fc44d0/d;
L_0x1fb6010/d .functor AND 1, L_0x1fc41c0, L_0x1fc3d30, C4<1>, C4<1>;
L_0x1fb6010 .delay 1 (40,40,40) L_0x1fb6010/d;
L_0x1fc4790/d .functor OR 1, L_0x1fc44d0, L_0x1fb6010, C4<0>, C4<0>;
L_0x1fc4790 .delay 1 (40,40,40) L_0x1fc4790/d;
v0x1ec26b0_0 .net "AandB", 0 0, L_0x1fc44d0;  1 drivers
v0x1ec2790_0 .net "BxorSub", 0 0, L_0x1fc4060;  1 drivers
v0x1ec2850_0 .net "a", 0 0, L_0x1fc5f70;  alias, 1 drivers
v0x1ec2920_0 .net "b", 0 0, L_0x1fc60d0;  alias, 1 drivers
v0x1ec29e0_0 .net "carryin", 0 0, L_0x1fc3d30;  alias, 1 drivers
v0x1ec2af0_0 .net "carryout", 0 0, L_0x1fc4790;  alias, 1 drivers
v0x1ec2bb0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ec2c50_0 .net "res", 0 0, L_0x1fc42d0;  alias, 1 drivers
v0x1ec2d10_0 .net "xAorB", 0 0, L_0x1fc41c0;  1 drivers
v0x1ec2e60_0 .net "xAorBandCin", 0 0, L_0x1fb6010;  1 drivers
S_0x1ec4540 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ec4700 .param/l "i" 0 3 165, +C4<01100>;
S_0x1ec47c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ec4540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fc6010/d .functor AND 1, L_0x1fc89e0, L_0x1fc8b40, C4<1>, C4<1>;
L_0x1fc6010 .delay 1 (40,40,40) L_0x1fc6010/d;
L_0x1fc6320/d .functor NAND 1, L_0x1fc89e0, L_0x1fc8b40, C4<1>, C4<1>;
L_0x1fc6320 .delay 1 (20,20,20) L_0x1fc6320/d;
L_0x1fc5840/d .functor OR 1, L_0x1fc89e0, L_0x1fc8b40, C4<0>, C4<0>;
L_0x1fc5840 .delay 1 (40,40,40) L_0x1fc5840/d;
L_0x1fc68d0/d .functor NOR 1, L_0x1fc89e0, L_0x1fc8b40, C4<0>, C4<0>;
L_0x1fc68d0 .delay 1 (20,20,20) L_0x1fc68d0/d;
L_0x1fc6990/d .functor XOR 1, L_0x1fc89e0, L_0x1fc8b40, C4<0>, C4<0>;
L_0x1fc6990 .delay 1 (40,40,40) L_0x1fc6990/d;
L_0x1fc73a0/d .functor NOT 1, L_0x1fc65f0, C4<0>, C4<0>, C4<0>;
L_0x1fc73a0 .delay 1 (10,10,10) L_0x1fc73a0/d;
L_0x1fc7500/d .functor NOT 1, L_0x1fc6690, C4<0>, C4<0>, C4<0>;
L_0x1fc7500 .delay 1 (10,10,10) L_0x1fc7500/d;
L_0x1fc75c0/d .functor NOT 1, L_0x1fc8f60, C4<0>, C4<0>, C4<0>;
L_0x1fc75c0 .delay 1 (10,10,10) L_0x1fc75c0/d;
L_0x1fc7770/d .functor AND 1, L_0x1fc6cc0, L_0x1fc73a0, L_0x1fc7500, L_0x1fc75c0;
L_0x1fc7770 .delay 1 (80,80,80) L_0x1fc7770/d;
L_0x1fc7920/d .functor AND 1, L_0x1fc6cc0, L_0x1fc65f0, L_0x1fc7500, L_0x1fc75c0;
L_0x1fc7920 .delay 1 (80,80,80) L_0x1fc7920/d;
L_0x1fc7b30/d .functor AND 1, L_0x1fc6990, L_0x1fc73a0, L_0x1fc6690, L_0x1fc75c0;
L_0x1fc7b30 .delay 1 (80,80,80) L_0x1fc7b30/d;
L_0x1fc7d10/d .functor AND 1, L_0x1fc6cc0, L_0x1fc65f0, L_0x1fc6690, L_0x1fc75c0;
L_0x1fc7d10 .delay 1 (80,80,80) L_0x1fc7d10/d;
L_0x1fc7ee0/d .functor AND 1, L_0x1fc6010, L_0x1fc73a0, L_0x1fc7500, L_0x1fc8f60;
L_0x1fc7ee0 .delay 1 (80,80,80) L_0x1fc7ee0/d;
L_0x1fc80c0/d .functor AND 1, L_0x1fc6320, L_0x1fc65f0, L_0x1fc7500, L_0x1fc8f60;
L_0x1fc80c0 .delay 1 (80,80,80) L_0x1fc80c0/d;
L_0x1fc7e70/d .functor AND 1, L_0x1fc68d0, L_0x1fc73a0, L_0x1fc6690, L_0x1fc8f60;
L_0x1fc7e70 .delay 1 (80,80,80) L_0x1fc7e70/d;
L_0x1fc8450/d .functor AND 1, L_0x1fc5840, L_0x1fc65f0, L_0x1fc6690, L_0x1fc8f60;
L_0x1fc8450 .delay 1 (80,80,80) L_0x1fc8450/d;
L_0x1fc85f0/0/0 .functor OR 1, L_0x1fc7770, L_0x1fc7920, L_0x1fc7b30, L_0x1fc7ee0;
L_0x1fc85f0/0/4 .functor OR 1, L_0x1fc80c0, L_0x1fc7e70, L_0x1fc8450, L_0x1fc7d10;
L_0x1fc85f0/d .functor OR 1, L_0x1fc85f0/0/0, L_0x1fc85f0/0/4, C4<0>, C4<0>;
L_0x1fc85f0 .delay 1 (160,160,160) L_0x1fc85f0/d;
v0x1ec56c0_0 .net "a", 0 0, L_0x1fc89e0;  1 drivers
v0x1ec5780_0 .net "addSub", 0 0, L_0x1fc6cc0;  1 drivers
v0x1ec5850_0 .net "andRes", 0 0, L_0x1fc6010;  1 drivers
v0x1ec5920_0 .net "b", 0 0, L_0x1fc8b40;  1 drivers
v0x1ec59f0_0 .net "carryIn", 0 0, L_0x1fc6800;  1 drivers
v0x1ec5a90_0 .net "carryOut", 0 0, L_0x1fc71a0;  1 drivers
v0x1ec5b60_0 .net "initialResult", 0 0, L_0x1fc85f0;  1 drivers
v0x1ec5c00_0 .net "isAdd", 0 0, L_0x1fc7770;  1 drivers
v0x1ec5ca0_0 .net "isAnd", 0 0, L_0x1fc7ee0;  1 drivers
v0x1ec5dd0_0 .net "isNand", 0 0, L_0x1fc80c0;  1 drivers
v0x1ec5e70_0 .net "isNor", 0 0, L_0x1fc7e70;  1 drivers
v0x1ec5f10_0 .net "isOr", 0 0, L_0x1fc8450;  1 drivers
v0x1ec5fd0_0 .net "isSLT", 0 0, L_0x1fc7d10;  1 drivers
v0x1ec6090_0 .net "isSub", 0 0, L_0x1fc7920;  1 drivers
v0x1ec6150_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ec61f0_0 .net "isXor", 0 0, L_0x1fc7b30;  1 drivers
v0x1ec62b0_0 .net "nandRes", 0 0, L_0x1fc6320;  1 drivers
v0x1ec6460_0 .net "norRes", 0 0, L_0x1fc68d0;  1 drivers
v0x1ec6500_0 .net "orRes", 0 0, L_0x1fc5840;  1 drivers
v0x1ec65a0_0 .net "s0", 0 0, L_0x1fc65f0;  1 drivers
v0x1ec6640_0 .net "s0inv", 0 0, L_0x1fc73a0;  1 drivers
v0x1ec6700_0 .net "s1", 0 0, L_0x1fc6690;  1 drivers
v0x1ec67c0_0 .net "s1inv", 0 0, L_0x1fc7500;  1 drivers
v0x1ec6880_0 .net "s2", 0 0, L_0x1fc8f60;  1 drivers
v0x1ec6940_0 .net "s2inv", 0 0, L_0x1fc75c0;  1 drivers
v0x1ec6a00_0 .net "xorRes", 0 0, L_0x1fc6990;  1 drivers
S_0x1ec4ac0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ec47c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fc6af0/d .functor XOR 1, L_0x1fc8b40, L_0x1fff150, C4<0>, C4<0>;
L_0x1fc6af0 .delay 1 (40,40,40) L_0x1fc6af0/d;
L_0x1fc6b60/d .functor XOR 1, L_0x1fc89e0, L_0x1fc6af0, C4<0>, C4<0>;
L_0x1fc6b60 .delay 1 (40,40,40) L_0x1fc6b60/d;
L_0x1fc6cc0/d .functor XOR 1, L_0x1fc6b60, L_0x1fc6800, C4<0>, C4<0>;
L_0x1fc6cc0 .delay 1 (40,40,40) L_0x1fc6cc0/d;
L_0x1fc6ec0/d .functor AND 1, L_0x1fc89e0, L_0x1fc6af0, C4<1>, C4<1>;
L_0x1fc6ec0 .delay 1 (40,40,40) L_0x1fc6ec0/d;
L_0x1fc7130/d .functor AND 1, L_0x1fc6b60, L_0x1fc6800, C4<1>, C4<1>;
L_0x1fc7130 .delay 1 (40,40,40) L_0x1fc7130/d;
L_0x1fc71a0/d .functor OR 1, L_0x1fc6ec0, L_0x1fc7130, C4<0>, C4<0>;
L_0x1fc71a0 .delay 1 (40,40,40) L_0x1fc71a0/d;
v0x1ec4d50_0 .net "AandB", 0 0, L_0x1fc6ec0;  1 drivers
v0x1ec4e30_0 .net "BxorSub", 0 0, L_0x1fc6af0;  1 drivers
v0x1ec4ef0_0 .net "a", 0 0, L_0x1fc89e0;  alias, 1 drivers
v0x1ec4fc0_0 .net "b", 0 0, L_0x1fc8b40;  alias, 1 drivers
v0x1ec5080_0 .net "carryin", 0 0, L_0x1fc6800;  alias, 1 drivers
v0x1ec5190_0 .net "carryout", 0 0, L_0x1fc71a0;  alias, 1 drivers
v0x1ec5250_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ec52f0_0 .net "res", 0 0, L_0x1fc6cc0;  alias, 1 drivers
v0x1ec53b0_0 .net "xAorB", 0 0, L_0x1fc6b60;  1 drivers
v0x1ec5500_0 .net "xAorBandCin", 0 0, L_0x1fc7130;  1 drivers
S_0x1ec6be0 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ec6da0 .param/l "i" 0 3 165, +C4<01101>;
S_0x1ec6e60 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ec6be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fc8a80/d .functor AND 1, L_0x1fcb3c0, L_0x1fcb520, C4<1>, C4<1>;
L_0x1fc8a80 .delay 1 (40,40,40) L_0x1fc8a80/d;
L_0x1fc8ea0/d .functor NAND 1, L_0x1fcb3c0, L_0x1fcb520, C4<1>, C4<1>;
L_0x1fc8ea0 .delay 1 (20,20,20) L_0x1fc8ea0/d;
L_0x1fc8d40/d .functor OR 1, L_0x1fcb3c0, L_0x1fcb520, C4<0>, C4<0>;
L_0x1fc8d40 .delay 1 (40,40,40) L_0x1fc8d40/d;
L_0x1fc82b0/d .functor NOR 1, L_0x1fcb3c0, L_0x1fcb520, C4<0>, C4<0>;
L_0x1fc82b0 .delay 1 (20,20,20) L_0x1fc82b0/d;
L_0x1fc93b0/d .functor XOR 1, L_0x1fcb3c0, L_0x1fcb520, C4<0>, C4<0>;
L_0x1fc93b0 .delay 1 (40,40,40) L_0x1fc93b0/d;
L_0x1fc9df0/d .functor NOT 1, L_0x1fc90a0, C4<0>, C4<0>, C4<0>;
L_0x1fc9df0 .delay 1 (10,10,10) L_0x1fc9df0/d;
L_0x1ec8400/d .functor NOT 1, L_0x1fc9140, C4<0>, C4<0>, C4<0>;
L_0x1ec8400 .delay 1 (10,10,10) L_0x1ec8400/d;
L_0x1fc9fa0/d .functor NOT 1, L_0x1fc91e0, C4<0>, C4<0>, C4<0>;
L_0x1fc9fa0 .delay 1 (10,10,10) L_0x1fc9fa0/d;
L_0x1fca150/d .functor AND 1, L_0x1fc9730, L_0x1fc9df0, L_0x1ec8400, L_0x1fc9fa0;
L_0x1fca150 .delay 1 (80,80,80) L_0x1fca150/d;
L_0x1fca300/d .functor AND 1, L_0x1fc9730, L_0x1fc90a0, L_0x1ec8400, L_0x1fc9fa0;
L_0x1fca300 .delay 1 (80,80,80) L_0x1fca300/d;
L_0x1fca510/d .functor AND 1, L_0x1fc93b0, L_0x1fc9df0, L_0x1fc9140, L_0x1fc9fa0;
L_0x1fca510 .delay 1 (80,80,80) L_0x1fca510/d;
L_0x1fca6f0/d .functor AND 1, L_0x1fc9730, L_0x1fc90a0, L_0x1fc9140, L_0x1fc9fa0;
L_0x1fca6f0 .delay 1 (80,80,80) L_0x1fca6f0/d;
L_0x1fca8c0/d .functor AND 1, L_0x1fc8a80, L_0x1fc9df0, L_0x1ec8400, L_0x1fc91e0;
L_0x1fca8c0 .delay 1 (80,80,80) L_0x1fca8c0/d;
L_0x1fcaaa0/d .functor AND 1, L_0x1fc8ea0, L_0x1fc90a0, L_0x1ec8400, L_0x1fc91e0;
L_0x1fcaaa0 .delay 1 (80,80,80) L_0x1fcaaa0/d;
L_0x1fca850/d .functor AND 1, L_0x1fc82b0, L_0x1fc9df0, L_0x1fc9140, L_0x1fc91e0;
L_0x1fca850 .delay 1 (80,80,80) L_0x1fca850/d;
L_0x1fcae30/d .functor AND 1, L_0x1fc8d40, L_0x1fc90a0, L_0x1fc9140, L_0x1fc91e0;
L_0x1fcae30 .delay 1 (80,80,80) L_0x1fcae30/d;
L_0x1fcafd0/0/0 .functor OR 1, L_0x1fca150, L_0x1fca300, L_0x1fca510, L_0x1fca8c0;
L_0x1fcafd0/0/4 .functor OR 1, L_0x1fcaaa0, L_0x1fca850, L_0x1fcae30, L_0x1fca6f0;
L_0x1fcafd0/d .functor OR 1, L_0x1fcafd0/0/0, L_0x1fcafd0/0/4, C4<0>, C4<0>;
L_0x1fcafd0 .delay 1 (160,160,160) L_0x1fcafd0/d;
v0x1ec7d60_0 .net "a", 0 0, L_0x1fcb3c0;  1 drivers
v0x1ec7e20_0 .net "addSub", 0 0, L_0x1fc9730;  1 drivers
v0x1ec7ef0_0 .net "andRes", 0 0, L_0x1fc8a80;  1 drivers
v0x1ec7fc0_0 .net "b", 0 0, L_0x1fcb520;  1 drivers
v0x1ec8090_0 .net "carryIn", 0 0, L_0x1fc9000;  1 drivers
v0x1ec8130_0 .net "carryOut", 0 0, L_0x1fc9bf0;  1 drivers
v0x1ec8200_0 .net "initialResult", 0 0, L_0x1fcafd0;  1 drivers
v0x1ec82a0_0 .net "isAdd", 0 0, L_0x1fca150;  1 drivers
v0x1ec8340_0 .net "isAnd", 0 0, L_0x1fca8c0;  1 drivers
v0x1ec8470_0 .net "isNand", 0 0, L_0x1fcaaa0;  1 drivers
v0x1ec8510_0 .net "isNor", 0 0, L_0x1fca850;  1 drivers
v0x1ec85b0_0 .net "isOr", 0 0, L_0x1fcae30;  1 drivers
v0x1ec8670_0 .net "isSLT", 0 0, L_0x1fca6f0;  1 drivers
v0x1ec8730_0 .net "isSub", 0 0, L_0x1fca300;  1 drivers
v0x1ec87f0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ec8890_0 .net "isXor", 0 0, L_0x1fca510;  1 drivers
v0x1ec8950_0 .net "nandRes", 0 0, L_0x1fc8ea0;  1 drivers
v0x1ec8b00_0 .net "norRes", 0 0, L_0x1fc82b0;  1 drivers
v0x1ec8ba0_0 .net "orRes", 0 0, L_0x1fc8d40;  1 drivers
v0x1ec8c40_0 .net "s0", 0 0, L_0x1fc90a0;  1 drivers
v0x1ec8ce0_0 .net "s0inv", 0 0, L_0x1fc9df0;  1 drivers
v0x1ec8da0_0 .net "s1", 0 0, L_0x1fc9140;  1 drivers
v0x1ec8e60_0 .net "s1inv", 0 0, L_0x1ec8400;  1 drivers
v0x1ec8f20_0 .net "s2", 0 0, L_0x1fc91e0;  1 drivers
v0x1ec8fe0_0 .net "s2inv", 0 0, L_0x1fc9fa0;  1 drivers
v0x1ec90a0_0 .net "xorRes", 0 0, L_0x1fc93b0;  1 drivers
S_0x1ec7160 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ec6e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fc9510/d .functor XOR 1, L_0x1fcb520, L_0x1fff150, C4<0>, C4<0>;
L_0x1fc9510 .delay 1 (40,40,40) L_0x1fc9510/d;
L_0x1fc95d0/d .functor XOR 1, L_0x1fcb3c0, L_0x1fc9510, C4<0>, C4<0>;
L_0x1fc95d0 .delay 1 (40,40,40) L_0x1fc95d0/d;
L_0x1fc9730/d .functor XOR 1, L_0x1fc95d0, L_0x1fc9000, C4<0>, C4<0>;
L_0x1fc9730 .delay 1 (40,40,40) L_0x1fc9730/d;
L_0x1fc9930/d .functor AND 1, L_0x1fcb3c0, L_0x1fc9510, C4<1>, C4<1>;
L_0x1fc9930 .delay 1 (40,40,40) L_0x1fc9930/d;
L_0x1fc8db0/d .functor AND 1, L_0x1fc95d0, L_0x1fc9000, C4<1>, C4<1>;
L_0x1fc8db0 .delay 1 (40,40,40) L_0x1fc8db0/d;
L_0x1fc9bf0/d .functor OR 1, L_0x1fc9930, L_0x1fc8db0, C4<0>, C4<0>;
L_0x1fc9bf0 .delay 1 (40,40,40) L_0x1fc9bf0/d;
v0x1ec73f0_0 .net "AandB", 0 0, L_0x1fc9930;  1 drivers
v0x1ec74d0_0 .net "BxorSub", 0 0, L_0x1fc9510;  1 drivers
v0x1ec7590_0 .net "a", 0 0, L_0x1fcb3c0;  alias, 1 drivers
v0x1ec7660_0 .net "b", 0 0, L_0x1fcb520;  alias, 1 drivers
v0x1ec7720_0 .net "carryin", 0 0, L_0x1fc9000;  alias, 1 drivers
v0x1ec7830_0 .net "carryout", 0 0, L_0x1fc9bf0;  alias, 1 drivers
v0x1ec78f0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ec7990_0 .net "res", 0 0, L_0x1fc9730;  alias, 1 drivers
v0x1ec7a50_0 .net "xAorB", 0 0, L_0x1fc95d0;  1 drivers
v0x1ec7ba0_0 .net "xAorBandCin", 0 0, L_0x1fc8db0;  1 drivers
S_0x1ec9280 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ec9440 .param/l "i" 0 3 165, +C4<01110>;
S_0x1ec9500 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ec9280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fcb460/d .functor AND 1, L_0x1fcde00, L_0x1fcdf60, C4<1>, C4<1>;
L_0x1fcb460 .delay 1 (40,40,40) L_0x1fcb460/d;
L_0x1fcba20/d .functor NAND 1, L_0x1fcde00, L_0x1fcdf60, C4<1>, C4<1>;
L_0x1fcba20 .delay 1 (20,20,20) L_0x1fcba20/d;
L_0x1fcac90/d .functor OR 1, L_0x1fcde00, L_0x1fcdf60, C4<0>, C4<0>;
L_0x1fcac90 .delay 1 (40,40,40) L_0x1fcac90/d;
L_0x1fcbca0/d .functor NOR 1, L_0x1fcde00, L_0x1fcdf60, C4<0>, C4<0>;
L_0x1fcbca0 .delay 1 (20,20,20) L_0x1fcbca0/d;
L_0x1fcbd60/d .functor XOR 1, L_0x1fcde00, L_0x1fcdf60, C4<0>, C4<0>;
L_0x1fcbd60 .delay 1 (40,40,40) L_0x1fcbd60/d;
L_0x1fcc7c0/d .functor NOT 1, L_0x1fcb760, C4<0>, C4<0>, C4<0>;
L_0x1fcc7c0 .delay 1 (10,10,10) L_0x1fcc7c0/d;
L_0x1fcc920/d .functor NOT 1, L_0x1fcb800, C4<0>, C4<0>, C4<0>;
L_0x1fcc920 .delay 1 (10,10,10) L_0x1fcc920/d;
L_0x1fcc9e0/d .functor NOT 1, L_0x1fcb8a0, C4<0>, C4<0>, C4<0>;
L_0x1fcc9e0 .delay 1 (10,10,10) L_0x1fcc9e0/d;
L_0x1fccb90/d .functor AND 1, L_0x1fcc0e0, L_0x1fcc7c0, L_0x1fcc920, L_0x1fcc9e0;
L_0x1fccb90 .delay 1 (80,80,80) L_0x1fccb90/d;
L_0x1fccd40/d .functor AND 1, L_0x1fcc0e0, L_0x1fcb760, L_0x1fcc920, L_0x1fcc9e0;
L_0x1fccd40 .delay 1 (80,80,80) L_0x1fccd40/d;
L_0x1fccf50/d .functor AND 1, L_0x1fcbd60, L_0x1fcc7c0, L_0x1fcb800, L_0x1fcc9e0;
L_0x1fccf50 .delay 1 (80,80,80) L_0x1fccf50/d;
L_0x1fcd130/d .functor AND 1, L_0x1fcc0e0, L_0x1fcb760, L_0x1fcb800, L_0x1fcc9e0;
L_0x1fcd130 .delay 1 (80,80,80) L_0x1fcd130/d;
L_0x1fcd300/d .functor AND 1, L_0x1fcb460, L_0x1fcc7c0, L_0x1fcc920, L_0x1fcb8a0;
L_0x1fcd300 .delay 1 (80,80,80) L_0x1fcd300/d;
L_0x1fcd4e0/d .functor AND 1, L_0x1fcba20, L_0x1fcb760, L_0x1fcc920, L_0x1fcb8a0;
L_0x1fcd4e0 .delay 1 (80,80,80) L_0x1fcd4e0/d;
L_0x1fcd290/d .functor AND 1, L_0x1fcbca0, L_0x1fcc7c0, L_0x1fcb800, L_0x1fcb8a0;
L_0x1fcd290 .delay 1 (80,80,80) L_0x1fcd290/d;
L_0x1fcd870/d .functor AND 1, L_0x1fcac90, L_0x1fcb760, L_0x1fcb800, L_0x1fcb8a0;
L_0x1fcd870 .delay 1 (80,80,80) L_0x1fcd870/d;
L_0x1fcda10/0/0 .functor OR 1, L_0x1fccb90, L_0x1fccd40, L_0x1fccf50, L_0x1fcd300;
L_0x1fcda10/0/4 .functor OR 1, L_0x1fcd4e0, L_0x1fcd290, L_0x1fcd870, L_0x1fcd130;
L_0x1fcda10/d .functor OR 1, L_0x1fcda10/0/0, L_0x1fcda10/0/4, C4<0>, C4<0>;
L_0x1fcda10 .delay 1 (160,160,160) L_0x1fcda10/d;
v0x1eca400_0 .net "a", 0 0, L_0x1fcde00;  1 drivers
v0x1eca4c0_0 .net "addSub", 0 0, L_0x1fcc0e0;  1 drivers
v0x1eca590_0 .net "andRes", 0 0, L_0x1fcb460;  1 drivers
v0x1eca660_0 .net "b", 0 0, L_0x1fcdf60;  1 drivers
v0x1eca730_0 .net "carryIn", 0 0, L_0x1fcbbd0;  1 drivers
v0x1eca7d0_0 .net "carryOut", 0 0, L_0x1fcc5c0;  1 drivers
v0x1eca8a0_0 .net "initialResult", 0 0, L_0x1fcda10;  1 drivers
v0x1eca940_0 .net "isAdd", 0 0, L_0x1fccb90;  1 drivers
v0x1eca9e0_0 .net "isAnd", 0 0, L_0x1fcd300;  1 drivers
v0x1ecab10_0 .net "isNand", 0 0, L_0x1fcd4e0;  1 drivers
v0x1ecabb0_0 .net "isNor", 0 0, L_0x1fcd290;  1 drivers
v0x1ecac50_0 .net "isOr", 0 0, L_0x1fcd870;  1 drivers
v0x1ecad10_0 .net "isSLT", 0 0, L_0x1fcd130;  1 drivers
v0x1ecadd0_0 .net "isSub", 0 0, L_0x1fccd40;  1 drivers
v0x1ecae90_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ecaf30_0 .net "isXor", 0 0, L_0x1fccf50;  1 drivers
v0x1ecaff0_0 .net "nandRes", 0 0, L_0x1fcba20;  1 drivers
v0x1ecb1a0_0 .net "norRes", 0 0, L_0x1fcbca0;  1 drivers
v0x1ecb240_0 .net "orRes", 0 0, L_0x1fcac90;  1 drivers
v0x1ecb2e0_0 .net "s0", 0 0, L_0x1fcb760;  1 drivers
v0x1ecb380_0 .net "s0inv", 0 0, L_0x1fcc7c0;  1 drivers
v0x1ecb440_0 .net "s1", 0 0, L_0x1fcb800;  1 drivers
v0x1ecb500_0 .net "s1inv", 0 0, L_0x1fcc920;  1 drivers
v0x1ecb5c0_0 .net "s2", 0 0, L_0x1fcb8a0;  1 drivers
v0x1ecb680_0 .net "s2inv", 0 0, L_0x1fcc9e0;  1 drivers
v0x1ecb740_0 .net "xorRes", 0 0, L_0x1fcbd60;  1 drivers
S_0x1ec9800 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ec9500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fcbec0/d .functor XOR 1, L_0x1fcdf60, L_0x1fff150, C4<0>, C4<0>;
L_0x1fcbec0 .delay 1 (40,40,40) L_0x1fcbec0/d;
L_0x1fcbf30/d .functor XOR 1, L_0x1fcde00, L_0x1fcbec0, C4<0>, C4<0>;
L_0x1fcbf30 .delay 1 (40,40,40) L_0x1fcbf30/d;
L_0x1fcc0e0/d .functor XOR 1, L_0x1fcbf30, L_0x1fcbbd0, C4<0>, C4<0>;
L_0x1fcc0e0 .delay 1 (40,40,40) L_0x1fcc0e0/d;
L_0x1fcc2e0/d .functor AND 1, L_0x1fcde00, L_0x1fcbec0, C4<1>, C4<1>;
L_0x1fcc2e0 .delay 1 (40,40,40) L_0x1fcc2e0/d;
L_0x1fcc550/d .functor AND 1, L_0x1fcbf30, L_0x1fcbbd0, C4<1>, C4<1>;
L_0x1fcc550 .delay 1 (40,40,40) L_0x1fcc550/d;
L_0x1fcc5c0/d .functor OR 1, L_0x1fcc2e0, L_0x1fcc550, C4<0>, C4<0>;
L_0x1fcc5c0 .delay 1 (40,40,40) L_0x1fcc5c0/d;
v0x1ec9a90_0 .net "AandB", 0 0, L_0x1fcc2e0;  1 drivers
v0x1ec9b70_0 .net "BxorSub", 0 0, L_0x1fcbec0;  1 drivers
v0x1ec9c30_0 .net "a", 0 0, L_0x1fcde00;  alias, 1 drivers
v0x1ec9d00_0 .net "b", 0 0, L_0x1fcdf60;  alias, 1 drivers
v0x1ec9dc0_0 .net "carryin", 0 0, L_0x1fcbbd0;  alias, 1 drivers
v0x1ec9ed0_0 .net "carryout", 0 0, L_0x1fcc5c0;  alias, 1 drivers
v0x1ec9f90_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eca030_0 .net "res", 0 0, L_0x1fcc0e0;  alias, 1 drivers
v0x1eca0f0_0 .net "xAorB", 0 0, L_0x1fcbf30;  1 drivers
v0x1eca240_0 .net "xAorBandCin", 0 0, L_0x1fcc550;  1 drivers
S_0x1ecb920 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ecbae0 .param/l "i" 0 3 165, +C4<01111>;
S_0x1ecbba0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ecb920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fcdea0/d .functor AND 1, L_0x1fd0870, L_0x1fd09d0, C4<1>, C4<1>;
L_0x1fcdea0 .delay 1 (40,40,40) L_0x1fcdea0/d;
L_0x1fce490/d .functor NAND 1, L_0x1fd0870, L_0x1fd09d0, C4<1>, C4<1>;
L_0x1fce490 .delay 1 (20,20,20) L_0x1fce490/d;
L_0x1fcd6d0/d .functor OR 1, L_0x1fd0870, L_0x1fd09d0, C4<0>, C4<0>;
L_0x1fcd6d0 .delay 1 (40,40,40) L_0x1fcd6d0/d;
L_0x1fce710/d .functor NOR 1, L_0x1fd0870, L_0x1fd09d0, C4<0>, C4<0>;
L_0x1fce710 .delay 1 (20,20,20) L_0x1fce710/d;
L_0x1fce7d0/d .functor XOR 1, L_0x1fd0870, L_0x1fd09d0, C4<0>, C4<0>;
L_0x1fce7d0 .delay 1 (40,40,40) L_0x1fce7d0/d;
L_0x1fcf230/d .functor NOT 1, L_0x1fce320, C4<0>, C4<0>, C4<0>;
L_0x1fcf230 .delay 1 (10,10,10) L_0x1fcf230/d;
L_0x1fcf390/d .functor NOT 1, L_0x1fbb6e0, C4<0>, C4<0>, C4<0>;
L_0x1fcf390 .delay 1 (10,10,10) L_0x1fcf390/d;
L_0x1fcf450/d .functor NOT 1, L_0x1fd1090, C4<0>, C4<0>, C4<0>;
L_0x1fcf450 .delay 1 (10,10,10) L_0x1fcf450/d;
L_0x1fcf600/d .functor AND 1, L_0x1fceb50, L_0x1fcf230, L_0x1fcf390, L_0x1fcf450;
L_0x1fcf600 .delay 1 (80,80,80) L_0x1fcf600/d;
L_0x1fcf7b0/d .functor AND 1, L_0x1fceb50, L_0x1fce320, L_0x1fcf390, L_0x1fcf450;
L_0x1fcf7b0 .delay 1 (80,80,80) L_0x1fcf7b0/d;
L_0x1fcf9c0/d .functor AND 1, L_0x1fce7d0, L_0x1fcf230, L_0x1fbb6e0, L_0x1fcf450;
L_0x1fcf9c0 .delay 1 (80,80,80) L_0x1fcf9c0/d;
L_0x1fcfba0/d .functor AND 1, L_0x1fceb50, L_0x1fce320, L_0x1fbb6e0, L_0x1fcf450;
L_0x1fcfba0 .delay 1 (80,80,80) L_0x1fcfba0/d;
L_0x1fcfd70/d .functor AND 1, L_0x1fcdea0, L_0x1fcf230, L_0x1fcf390, L_0x1fd1090;
L_0x1fcfd70 .delay 1 (80,80,80) L_0x1fcfd70/d;
L_0x1fcff50/d .functor AND 1, L_0x1fce490, L_0x1fce320, L_0x1fcf390, L_0x1fd1090;
L_0x1fcff50 .delay 1 (80,80,80) L_0x1fcff50/d;
L_0x1fcfd00/d .functor AND 1, L_0x1fce710, L_0x1fcf230, L_0x1fbb6e0, L_0x1fd1090;
L_0x1fcfd00 .delay 1 (80,80,80) L_0x1fcfd00/d;
L_0x1fd02e0/d .functor AND 1, L_0x1fcd6d0, L_0x1fce320, L_0x1fbb6e0, L_0x1fd1090;
L_0x1fd02e0 .delay 1 (80,80,80) L_0x1fd02e0/d;
L_0x1fd0480/0/0 .functor OR 1, L_0x1fcf600, L_0x1fcf7b0, L_0x1fcf9c0, L_0x1fcfd70;
L_0x1fd0480/0/4 .functor OR 1, L_0x1fcff50, L_0x1fcfd00, L_0x1fd02e0, L_0x1fcfba0;
L_0x1fd0480/d .functor OR 1, L_0x1fd0480/0/0, L_0x1fd0480/0/4, C4<0>, C4<0>;
L_0x1fd0480 .delay 1 (160,160,160) L_0x1fd0480/d;
v0x1eccaa0_0 .net "a", 0 0, L_0x1fd0870;  1 drivers
v0x1eccb60_0 .net "addSub", 0 0, L_0x1fceb50;  1 drivers
v0x1eccc30_0 .net "andRes", 0 0, L_0x1fcdea0;  1 drivers
v0x1eccd00_0 .net "b", 0 0, L_0x1fd09d0;  1 drivers
v0x1eccdd0_0 .net "carryIn", 0 0, L_0x1fce640;  1 drivers
v0x1ecce70_0 .net "carryOut", 0 0, L_0x1fcf030;  1 drivers
v0x1eccf40_0 .net "initialResult", 0 0, L_0x1fd0480;  1 drivers
v0x1eccfe0_0 .net "isAdd", 0 0, L_0x1fcf600;  1 drivers
v0x1ecd080_0 .net "isAnd", 0 0, L_0x1fcfd70;  1 drivers
v0x1ecd1b0_0 .net "isNand", 0 0, L_0x1fcff50;  1 drivers
v0x1ecd250_0 .net "isNor", 0 0, L_0x1fcfd00;  1 drivers
v0x1ecd2f0_0 .net "isOr", 0 0, L_0x1fd02e0;  1 drivers
v0x1ecd3b0_0 .net "isSLT", 0 0, L_0x1fcfba0;  1 drivers
v0x1ecd470_0 .net "isSub", 0 0, L_0x1fcf7b0;  1 drivers
v0x1ecd530_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ecd5d0_0 .net "isXor", 0 0, L_0x1fcf9c0;  1 drivers
v0x1ecd690_0 .net "nandRes", 0 0, L_0x1fce490;  1 drivers
v0x1ecd840_0 .net "norRes", 0 0, L_0x1fce710;  1 drivers
v0x1ecd8e0_0 .net "orRes", 0 0, L_0x1fcd6d0;  1 drivers
v0x1ecd980_0 .net "s0", 0 0, L_0x1fce320;  1 drivers
v0x1ecda20_0 .net "s0inv", 0 0, L_0x1fcf230;  1 drivers
v0x1ecdae0_0 .net "s1", 0 0, L_0x1fbb6e0;  1 drivers
v0x1ecdba0_0 .net "s1inv", 0 0, L_0x1fcf390;  1 drivers
v0x1ecdc60_0 .net "s2", 0 0, L_0x1fd1090;  1 drivers
v0x1ecdd20_0 .net "s2inv", 0 0, L_0x1fcf450;  1 drivers
v0x1ecdde0_0 .net "xorRes", 0 0, L_0x1fce7d0;  1 drivers
S_0x1ecbea0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ecbba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fce930/d .functor XOR 1, L_0x1fd09d0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fce930 .delay 1 (40,40,40) L_0x1fce930/d;
L_0x1fce9a0/d .functor XOR 1, L_0x1fd0870, L_0x1fce930, C4<0>, C4<0>;
L_0x1fce9a0 .delay 1 (40,40,40) L_0x1fce9a0/d;
L_0x1fceb50/d .functor XOR 1, L_0x1fce9a0, L_0x1fce640, C4<0>, C4<0>;
L_0x1fceb50 .delay 1 (40,40,40) L_0x1fceb50/d;
L_0x1fced50/d .functor AND 1, L_0x1fd0870, L_0x1fce930, C4<1>, C4<1>;
L_0x1fced50 .delay 1 (40,40,40) L_0x1fced50/d;
L_0x1fcefc0/d .functor AND 1, L_0x1fce9a0, L_0x1fce640, C4<1>, C4<1>;
L_0x1fcefc0 .delay 1 (40,40,40) L_0x1fcefc0/d;
L_0x1fcf030/d .functor OR 1, L_0x1fced50, L_0x1fcefc0, C4<0>, C4<0>;
L_0x1fcf030 .delay 1 (40,40,40) L_0x1fcf030/d;
v0x1ecc130_0 .net "AandB", 0 0, L_0x1fced50;  1 drivers
v0x1ecc210_0 .net "BxorSub", 0 0, L_0x1fce930;  1 drivers
v0x1ecc2d0_0 .net "a", 0 0, L_0x1fd0870;  alias, 1 drivers
v0x1ecc3a0_0 .net "b", 0 0, L_0x1fd09d0;  alias, 1 drivers
v0x1ecc460_0 .net "carryin", 0 0, L_0x1fce640;  alias, 1 drivers
v0x1ecc570_0 .net "carryout", 0 0, L_0x1fcf030;  alias, 1 drivers
v0x1ecc630_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ecc6d0_0 .net "res", 0 0, L_0x1fceb50;  alias, 1 drivers
v0x1ecc790_0 .net "xAorB", 0 0, L_0x1fce9a0;  1 drivers
v0x1ecc8e0_0 .net "xAorBandCin", 0 0, L_0x1fcefc0;  1 drivers
S_0x1ecdfc0 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ebab90 .param/l "i" 0 3 165, +C4<010000>;
S_0x1ece2e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ecdfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fd0910/d .functor AND 1, L_0x1fd34c0, L_0x1fd3620, C4<1>, C4<1>;
L_0x1fd0910 .delay 1 (40,40,40) L_0x1fd0910/d;
L_0x1fd0d90/d .functor NAND 1, L_0x1fd34c0, L_0x1fd3620, C4<1>, C4<1>;
L_0x1fd0d90 .delay 1 (20,20,20) L_0x1fd0d90/d;
L_0x1fd0ef0/d .functor OR 1, L_0x1fd34c0, L_0x1fd3620, C4<0>, C4<0>;
L_0x1fd0ef0 .delay 1 (40,40,40) L_0x1fd0ef0/d;
L_0x1fd0140/d .functor NOR 1, L_0x1fd34c0, L_0x1fd3620, C4<0>, C4<0>;
L_0x1fd0140 .delay 1 (20,20,20) L_0x1fd0140/d;
L_0x1fd1490/d .functor XOR 1, L_0x1fd34c0, L_0x1fd3620, C4<0>, C4<0>;
L_0x1fd1490 .delay 1 (40,40,40) L_0x1fd1490/d;
L_0x1fd1ef0/d .functor NOT 1, L_0x1fd11c0, C4<0>, C4<0>, C4<0>;
L_0x1fd1ef0 .delay 1 (10,10,10) L_0x1fd1ef0/d;
L_0x1ecfa70/d .functor NOT 1, L_0x1fd1260, C4<0>, C4<0>, C4<0>;
L_0x1ecfa70 .delay 1 (10,10,10) L_0x1ecfa70/d;
L_0x1fd20a0/d .functor NOT 1, L_0x1fd1300, C4<0>, C4<0>, C4<0>;
L_0x1fd20a0 .delay 1 (10,10,10) L_0x1fd20a0/d;
L_0x1fd2250/d .functor AND 1, L_0x1fd1810, L_0x1fd1ef0, L_0x1ecfa70, L_0x1fd20a0;
L_0x1fd2250 .delay 1 (80,80,80) L_0x1fd2250/d;
L_0x1fd2400/d .functor AND 1, L_0x1fd1810, L_0x1fd11c0, L_0x1ecfa70, L_0x1fd20a0;
L_0x1fd2400 .delay 1 (80,80,80) L_0x1fd2400/d;
L_0x1fd2610/d .functor AND 1, L_0x1fd1490, L_0x1fd1ef0, L_0x1fd1260, L_0x1fd20a0;
L_0x1fd2610 .delay 1 (80,80,80) L_0x1fd2610/d;
L_0x1fd27f0/d .functor AND 1, L_0x1fd1810, L_0x1fd11c0, L_0x1fd1260, L_0x1fd20a0;
L_0x1fd27f0 .delay 1 (80,80,80) L_0x1fd27f0/d;
L_0x1fd29c0/d .functor AND 1, L_0x1fd0910, L_0x1fd1ef0, L_0x1ecfa70, L_0x1fd1300;
L_0x1fd29c0 .delay 1 (80,80,80) L_0x1fd29c0/d;
L_0x1fd2ba0/d .functor AND 1, L_0x1fd0d90, L_0x1fd11c0, L_0x1ecfa70, L_0x1fd1300;
L_0x1fd2ba0 .delay 1 (80,80,80) L_0x1fd2ba0/d;
L_0x1fd2950/d .functor AND 1, L_0x1fd0140, L_0x1fd1ef0, L_0x1fd1260, L_0x1fd1300;
L_0x1fd2950 .delay 1 (80,80,80) L_0x1fd2950/d;
L_0x1fd2f30/d .functor AND 1, L_0x1fd0ef0, L_0x1fd11c0, L_0x1fd1260, L_0x1fd1300;
L_0x1fd2f30 .delay 1 (80,80,80) L_0x1fd2f30/d;
L_0x1fd30d0/0/0 .functor OR 1, L_0x1fd2250, L_0x1fd2400, L_0x1fd2610, L_0x1fd29c0;
L_0x1fd30d0/0/4 .functor OR 1, L_0x1fd2ba0, L_0x1fd2950, L_0x1fd2f30, L_0x1fd27f0;
L_0x1fd30d0/d .functor OR 1, L_0x1fd30d0/0/0, L_0x1fd30d0/0/4, C4<0>, C4<0>;
L_0x1fd30d0 .delay 1 (160,160,160) L_0x1fd30d0/d;
v0x1ecf3a0_0 .net "a", 0 0, L_0x1fd34c0;  1 drivers
v0x1ecf490_0 .net "addSub", 0 0, L_0x1fd1810;  1 drivers
v0x1ecf560_0 .net "andRes", 0 0, L_0x1fd0910;  1 drivers
v0x1ecf630_0 .net "b", 0 0, L_0x1fd3620;  1 drivers
v0x1ecf700_0 .net "carryIn", 0 0, L_0x1fd0fb0;  1 drivers
v0x1ecf7a0_0 .net "carryOut", 0 0, L_0x1fd1cf0;  1 drivers
v0x1ecf870_0 .net "initialResult", 0 0, L_0x1fd30d0;  1 drivers
v0x1ecf910_0 .net "isAdd", 0 0, L_0x1fd2250;  1 drivers
v0x1ecf9b0_0 .net "isAnd", 0 0, L_0x1fd29c0;  1 drivers
v0x1ecfae0_0 .net "isNand", 0 0, L_0x1fd2ba0;  1 drivers
v0x1ecfb80_0 .net "isNor", 0 0, L_0x1fd2950;  1 drivers
v0x1ecfc20_0 .net "isOr", 0 0, L_0x1fd2f30;  1 drivers
v0x1ecfce0_0 .net "isSLT", 0 0, L_0x1fd27f0;  1 drivers
v0x1ecfda0_0 .net "isSub", 0 0, L_0x1fd2400;  1 drivers
v0x1ecfe60_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ecff00_0 .net "isXor", 0 0, L_0x1fd2610;  1 drivers
v0x1ecffc0_0 .net "nandRes", 0 0, L_0x1fd0d90;  1 drivers
v0x1ed0170_0 .net "norRes", 0 0, L_0x1fd0140;  1 drivers
v0x1ed0210_0 .net "orRes", 0 0, L_0x1fd0ef0;  1 drivers
v0x1ed02b0_0 .net "s0", 0 0, L_0x1fd11c0;  1 drivers
v0x1ed0350_0 .net "s0inv", 0 0, L_0x1fd1ef0;  1 drivers
v0x1ed0410_0 .net "s1", 0 0, L_0x1fd1260;  1 drivers
v0x1ed04d0_0 .net "s1inv", 0 0, L_0x1ecfa70;  1 drivers
v0x1ed0590_0 .net "s2", 0 0, L_0x1fd1300;  1 drivers
v0x1ed0650_0 .net "s2inv", 0 0, L_0x1fd20a0;  1 drivers
v0x1ed0710_0 .net "xorRes", 0 0, L_0x1fd1490;  1 drivers
S_0x1ece5e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ece2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fd15f0/d .functor XOR 1, L_0x1fd3620, L_0x1fff150, C4<0>, C4<0>;
L_0x1fd15f0 .delay 1 (40,40,40) L_0x1fd15f0/d;
L_0x1fd16b0/d .functor XOR 1, L_0x1fd34c0, L_0x1fd15f0, C4<0>, C4<0>;
L_0x1fd16b0 .delay 1 (40,40,40) L_0x1fd16b0/d;
L_0x1fd1810/d .functor XOR 1, L_0x1fd16b0, L_0x1fd0fb0, C4<0>, C4<0>;
L_0x1fd1810 .delay 1 (40,40,40) L_0x1fd1810/d;
L_0x1fd1a10/d .functor AND 1, L_0x1fd34c0, L_0x1fd15f0, C4<1>, C4<1>;
L_0x1fd1a10 .delay 1 (40,40,40) L_0x1fd1a10/d;
L_0x1fd1c80/d .functor AND 1, L_0x1fd16b0, L_0x1fd0fb0, C4<1>, C4<1>;
L_0x1fd1c80 .delay 1 (40,40,40) L_0x1fd1c80/d;
L_0x1fd1cf0/d .functor OR 1, L_0x1fd1a10, L_0x1fd1c80, C4<0>, C4<0>;
L_0x1fd1cf0 .delay 1 (40,40,40) L_0x1fd1cf0/d;
v0x1ece850_0 .net "AandB", 0 0, L_0x1fd1a10;  1 drivers
v0x1ece930_0 .net "BxorSub", 0 0, L_0x1fd15f0;  1 drivers
v0x1ece9f0_0 .net "a", 0 0, L_0x1fd34c0;  alias, 1 drivers
v0x1eceac0_0 .net "b", 0 0, L_0x1fd3620;  alias, 1 drivers
v0x1eceb80_0 .net "carryin", 0 0, L_0x1fd0fb0;  alias, 1 drivers
v0x1ecec90_0 .net "carryout", 0 0, L_0x1fd1cf0;  alias, 1 drivers
v0x1eced50_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ebb7c0_0 .net "res", 0 0, L_0x1fd1810;  alias, 1 drivers
v0x1ebb880_0 .net "xAorB", 0 0, L_0x1fd16b0;  1 drivers
v0x1ecf200_0 .net "xAorBandCin", 0 0, L_0x1fd1c80;  1 drivers
S_0x1ed08f0 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ed0ab0 .param/l "i" 0 3 165, +C4<010001>;
S_0x1ed0b70 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ed08f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fd3560/d .functor AND 1, L_0x1fd5f40, L_0x1fd60a0, C4<1>, C4<1>;
L_0x1fd3560 .delay 1 (40,40,40) L_0x1fd3560/d;
L_0x1fd3b10/d .functor NAND 1, L_0x1fd5f40, L_0x1fd60a0, C4<1>, C4<1>;
L_0x1fd3b10 .delay 1 (20,20,20) L_0x1fd3b10/d;
L_0x1fd2d90/d .functor OR 1, L_0x1fd5f40, L_0x1fd60a0, C4<0>, C4<0>;
L_0x1fd2d90 .delay 1 (40,40,40) L_0x1fd2d90/d;
L_0x1fd3d90/d .functor NOR 1, L_0x1fd5f40, L_0x1fd60a0, C4<0>, C4<0>;
L_0x1fd3d90 .delay 1 (20,20,20) L_0x1fd3d90/d;
L_0x1fd3e50/d .functor XOR 1, L_0x1fd5f40, L_0x1fd60a0, C4<0>, C4<0>;
L_0x1fd3e50 .delay 1 (40,40,40) L_0x1fd3e50/d;
L_0x1fd48b0/d .functor NOT 1, L_0x1fd3860, C4<0>, C4<0>, C4<0>;
L_0x1fd48b0 .delay 1 (10,10,10) L_0x1fd48b0/d;
L_0x1fd4a10/d .functor NOT 1, L_0x1fd3900, C4<0>, C4<0>, C4<0>;
L_0x1fd4a10 .delay 1 (10,10,10) L_0x1fd4a10/d;
L_0x1fd4ad0/d .functor NOT 1, L_0x1fd39a0, C4<0>, C4<0>, C4<0>;
L_0x1fd4ad0 .delay 1 (10,10,10) L_0x1fd4ad0/d;
L_0x1fd4c80/d .functor AND 1, L_0x1fd41d0, L_0x1fd48b0, L_0x1fd4a10, L_0x1fd4ad0;
L_0x1fd4c80 .delay 1 (80,80,80) L_0x1fd4c80/d;
L_0x1fd4e30/d .functor AND 1, L_0x1fd41d0, L_0x1fd3860, L_0x1fd4a10, L_0x1fd4ad0;
L_0x1fd4e30 .delay 1 (80,80,80) L_0x1fd4e30/d;
L_0x1fd5040/d .functor AND 1, L_0x1fd3e50, L_0x1fd48b0, L_0x1fd3900, L_0x1fd4ad0;
L_0x1fd5040 .delay 1 (80,80,80) L_0x1fd5040/d;
L_0x1fd5220/d .functor AND 1, L_0x1fd41d0, L_0x1fd3860, L_0x1fd3900, L_0x1fd4ad0;
L_0x1fd5220 .delay 1 (80,80,80) L_0x1fd5220/d;
L_0x1fd53f0/d .functor AND 1, L_0x1fd3560, L_0x1fd48b0, L_0x1fd4a10, L_0x1fd39a0;
L_0x1fd53f0 .delay 1 (80,80,80) L_0x1fd53f0/d;
L_0x1fd55d0/d .functor AND 1, L_0x1fd3b10, L_0x1fd3860, L_0x1fd4a10, L_0x1fd39a0;
L_0x1fd55d0 .delay 1 (80,80,80) L_0x1fd55d0/d;
L_0x1fd5380/d .functor AND 1, L_0x1fd3d90, L_0x1fd48b0, L_0x1fd3900, L_0x1fd39a0;
L_0x1fd5380 .delay 1 (80,80,80) L_0x1fd5380/d;
L_0x1fd59b0/d .functor AND 1, L_0x1fd2d90, L_0x1fd3860, L_0x1fd3900, L_0x1fd39a0;
L_0x1fd59b0 .delay 1 (80,80,80) L_0x1fd59b0/d;
L_0x1fd5b50/0/0 .functor OR 1, L_0x1fd4c80, L_0x1fd4e30, L_0x1fd5040, L_0x1fd53f0;
L_0x1fd5b50/0/4 .functor OR 1, L_0x1fd55d0, L_0x1fd5380, L_0x1fd59b0, L_0x1fd5220;
L_0x1fd5b50/d .functor OR 1, L_0x1fd5b50/0/0, L_0x1fd5b50/0/4, C4<0>, C4<0>;
L_0x1fd5b50 .delay 1 (160,160,160) L_0x1fd5b50/d;
v0x1ed1a70_0 .net "a", 0 0, L_0x1fd5f40;  1 drivers
v0x1ed1b30_0 .net "addSub", 0 0, L_0x1fd41d0;  1 drivers
v0x1ed1c00_0 .net "andRes", 0 0, L_0x1fd3560;  1 drivers
v0x1ed1cd0_0 .net "b", 0 0, L_0x1fd60a0;  1 drivers
v0x1ed1da0_0 .net "carryIn", 0 0, L_0x1fd3cc0;  1 drivers
v0x1ed1e40_0 .net "carryOut", 0 0, L_0x1fd46b0;  1 drivers
v0x1ed1f10_0 .net "initialResult", 0 0, L_0x1fd5b50;  1 drivers
v0x1ed1fb0_0 .net "isAdd", 0 0, L_0x1fd4c80;  1 drivers
v0x1ed2050_0 .net "isAnd", 0 0, L_0x1fd53f0;  1 drivers
v0x1ed2180_0 .net "isNand", 0 0, L_0x1fd55d0;  1 drivers
v0x1ed2220_0 .net "isNor", 0 0, L_0x1fd5380;  1 drivers
v0x1ed22c0_0 .net "isOr", 0 0, L_0x1fd59b0;  1 drivers
v0x1ed2380_0 .net "isSLT", 0 0, L_0x1fd5220;  1 drivers
v0x1ed2440_0 .net "isSub", 0 0, L_0x1fd4e30;  1 drivers
v0x1ed2500_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ed25a0_0 .net "isXor", 0 0, L_0x1fd5040;  1 drivers
v0x1ed2660_0 .net "nandRes", 0 0, L_0x1fd3b10;  1 drivers
v0x1ed2810_0 .net "norRes", 0 0, L_0x1fd3d90;  1 drivers
v0x1ed28b0_0 .net "orRes", 0 0, L_0x1fd2d90;  1 drivers
v0x1ed2950_0 .net "s0", 0 0, L_0x1fd3860;  1 drivers
v0x1ed29f0_0 .net "s0inv", 0 0, L_0x1fd48b0;  1 drivers
v0x1ed2ab0_0 .net "s1", 0 0, L_0x1fd3900;  1 drivers
v0x1ed2b70_0 .net "s1inv", 0 0, L_0x1fd4a10;  1 drivers
v0x1ed2c30_0 .net "s2", 0 0, L_0x1fd39a0;  1 drivers
v0x1ed2cf0_0 .net "s2inv", 0 0, L_0x1fd4ad0;  1 drivers
v0x1ed2db0_0 .net "xorRes", 0 0, L_0x1fd3e50;  1 drivers
S_0x1ed0e70 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ed0b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fd3fb0/d .functor XOR 1, L_0x1fd60a0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fd3fb0 .delay 1 (40,40,40) L_0x1fd3fb0/d;
L_0x1fd4020/d .functor XOR 1, L_0x1fd5f40, L_0x1fd3fb0, C4<0>, C4<0>;
L_0x1fd4020 .delay 1 (40,40,40) L_0x1fd4020/d;
L_0x1fd41d0/d .functor XOR 1, L_0x1fd4020, L_0x1fd3cc0, C4<0>, C4<0>;
L_0x1fd41d0 .delay 1 (40,40,40) L_0x1fd41d0/d;
L_0x1fd43d0/d .functor AND 1, L_0x1fd5f40, L_0x1fd3fb0, C4<1>, C4<1>;
L_0x1fd43d0 .delay 1 (40,40,40) L_0x1fd43d0/d;
L_0x1fd4640/d .functor AND 1, L_0x1fd4020, L_0x1fd3cc0, C4<1>, C4<1>;
L_0x1fd4640 .delay 1 (40,40,40) L_0x1fd4640/d;
L_0x1fd46b0/d .functor OR 1, L_0x1fd43d0, L_0x1fd4640, C4<0>, C4<0>;
L_0x1fd46b0 .delay 1 (40,40,40) L_0x1fd46b0/d;
v0x1ed1100_0 .net "AandB", 0 0, L_0x1fd43d0;  1 drivers
v0x1ed11e0_0 .net "BxorSub", 0 0, L_0x1fd3fb0;  1 drivers
v0x1ed12a0_0 .net "a", 0 0, L_0x1fd5f40;  alias, 1 drivers
v0x1ed1370_0 .net "b", 0 0, L_0x1fd60a0;  alias, 1 drivers
v0x1ed1430_0 .net "carryin", 0 0, L_0x1fd3cc0;  alias, 1 drivers
v0x1ed1540_0 .net "carryout", 0 0, L_0x1fd46b0;  alias, 1 drivers
v0x1ed1600_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ed16a0_0 .net "res", 0 0, L_0x1fd41d0;  alias, 1 drivers
v0x1ed1760_0 .net "xAorB", 0 0, L_0x1fd4020;  1 drivers
v0x1ed18b0_0 .net "xAorBandCin", 0 0, L_0x1fd4640;  1 drivers
S_0x1ed2f90 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ed3150 .param/l "i" 0 3 165, +C4<010010>;
S_0x1ed3210 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ed2f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fd5fe0/d .functor AND 1, L_0x1fd8970, L_0x1fd8ad0, C4<1>, C4<1>;
L_0x1fd5fe0 .delay 1 (40,40,40) L_0x1fd5fe0/d;
L_0x1fd65c0/d .functor NAND 1, L_0x1fd8970, L_0x1fd8ad0, C4<1>, C4<1>;
L_0x1fd65c0 .delay 1 (20,20,20) L_0x1fd65c0/d;
L_0x1fd6720/d .functor OR 1, L_0x1fd8970, L_0x1fd8ad0, C4<0>, C4<0>;
L_0x1fd6720 .delay 1 (40,40,40) L_0x1fd6720/d;
L_0x1fd68b0/d .functor NOR 1, L_0x1fd8970, L_0x1fd8ad0, C4<0>, C4<0>;
L_0x1fd68b0 .delay 1 (20,20,20) L_0x1fd68b0/d;
L_0x1fd6970/d .functor XOR 1, L_0x1fd8970, L_0x1fd8ad0, C4<0>, C4<0>;
L_0x1fd6970 .delay 1 (40,40,40) L_0x1fd6970/d;
L_0x1fd73d0/d .functor NOT 1, L_0x1fd62e0, C4<0>, C4<0>, C4<0>;
L_0x1fd73d0 .delay 1 (10,10,10) L_0x1fd73d0/d;
L_0x1fd7530/d .functor NOT 1, L_0x1fd6380, C4<0>, C4<0>, C4<0>;
L_0x1fd7530 .delay 1 (10,10,10) L_0x1fd7530/d;
L_0x1fd75f0/d .functor NOT 1, L_0x1fd6420, C4<0>, C4<0>, C4<0>;
L_0x1fd75f0 .delay 1 (10,10,10) L_0x1fd75f0/d;
L_0x1fd77a0/d .functor AND 1, L_0x1fd6cf0, L_0x1fd73d0, L_0x1fd7530, L_0x1fd75f0;
L_0x1fd77a0 .delay 1 (80,80,80) L_0x1fd77a0/d;
L_0x1fd7950/d .functor AND 1, L_0x1fd6cf0, L_0x1fd62e0, L_0x1fd7530, L_0x1fd75f0;
L_0x1fd7950 .delay 1 (80,80,80) L_0x1fd7950/d;
L_0x1fd7b00/d .functor AND 1, L_0x1fd6970, L_0x1fd73d0, L_0x1fd6380, L_0x1fd75f0;
L_0x1fd7b00 .delay 1 (80,80,80) L_0x1fd7b00/d;
L_0x1fd7cf0/d .functor AND 1, L_0x1fd6cf0, L_0x1fd62e0, L_0x1fd6380, L_0x1fd75f0;
L_0x1fd7cf0 .delay 1 (80,80,80) L_0x1fd7cf0/d;
L_0x1fd7e20/d .functor AND 1, L_0x1fd5fe0, L_0x1fd73d0, L_0x1fd7530, L_0x1fd6420;
L_0x1fd7e20 .delay 1 (80,80,80) L_0x1fd7e20/d;
L_0x1fd8080/d .functor AND 1, L_0x1fd65c0, L_0x1fd62e0, L_0x1fd7530, L_0x1fd6420;
L_0x1fd8080 .delay 1 (80,80,80) L_0x1fd8080/d;
L_0x1fd7db0/d .functor AND 1, L_0x1fd68b0, L_0x1fd73d0, L_0x1fd6380, L_0x1fd6420;
L_0x1fd7db0 .delay 1 (80,80,80) L_0x1fd7db0/d;
L_0x1fd83e0/d .functor AND 1, L_0x1fd6720, L_0x1fd62e0, L_0x1fd6380, L_0x1fd6420;
L_0x1fd83e0 .delay 1 (80,80,80) L_0x1fd83e0/d;
L_0x1fd8580/0/0 .functor OR 1, L_0x1fd77a0, L_0x1fd7950, L_0x1fd7b00, L_0x1fd7e20;
L_0x1fd8580/0/4 .functor OR 1, L_0x1fd8080, L_0x1fd7db0, L_0x1fd83e0, L_0x1fd7cf0;
L_0x1fd8580/d .functor OR 1, L_0x1fd8580/0/0, L_0x1fd8580/0/4, C4<0>, C4<0>;
L_0x1fd8580 .delay 1 (160,160,160) L_0x1fd8580/d;
v0x1ed4110_0 .net "a", 0 0, L_0x1fd8970;  1 drivers
v0x1ed41d0_0 .net "addSub", 0 0, L_0x1fd6cf0;  1 drivers
v0x1ed42a0_0 .net "andRes", 0 0, L_0x1fd5fe0;  1 drivers
v0x1ed4370_0 .net "b", 0 0, L_0x1fd8ad0;  1 drivers
v0x1ed4440_0 .net "carryIn", 0 0, L_0x1fd67e0;  1 drivers
v0x1ed44e0_0 .net "carryOut", 0 0, L_0x1fd71d0;  1 drivers
v0x1ed45b0_0 .net "initialResult", 0 0, L_0x1fd8580;  1 drivers
v0x1ed4650_0 .net "isAdd", 0 0, L_0x1fd77a0;  1 drivers
v0x1ed46f0_0 .net "isAnd", 0 0, L_0x1fd7e20;  1 drivers
v0x1ed4820_0 .net "isNand", 0 0, L_0x1fd8080;  1 drivers
v0x1ed48c0_0 .net "isNor", 0 0, L_0x1fd7db0;  1 drivers
v0x1ed4960_0 .net "isOr", 0 0, L_0x1fd83e0;  1 drivers
v0x1ed4a20_0 .net "isSLT", 0 0, L_0x1fd7cf0;  1 drivers
v0x1ed4ae0_0 .net "isSub", 0 0, L_0x1fd7950;  1 drivers
v0x1ed4ba0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ed4c40_0 .net "isXor", 0 0, L_0x1fd7b00;  1 drivers
v0x1ed4d00_0 .net "nandRes", 0 0, L_0x1fd65c0;  1 drivers
v0x1ed4eb0_0 .net "norRes", 0 0, L_0x1fd68b0;  1 drivers
v0x1ed4f50_0 .net "orRes", 0 0, L_0x1fd6720;  1 drivers
v0x1ed4ff0_0 .net "s0", 0 0, L_0x1fd62e0;  1 drivers
v0x1ed5090_0 .net "s0inv", 0 0, L_0x1fd73d0;  1 drivers
v0x1ed5150_0 .net "s1", 0 0, L_0x1fd6380;  1 drivers
v0x1ed5210_0 .net "s1inv", 0 0, L_0x1fd7530;  1 drivers
v0x1ed52d0_0 .net "s2", 0 0, L_0x1fd6420;  1 drivers
v0x1ed5390_0 .net "s2inv", 0 0, L_0x1fd75f0;  1 drivers
v0x1ed5450_0 .net "xorRes", 0 0, L_0x1fd6970;  1 drivers
S_0x1ed3510 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ed3210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fd6ad0/d .functor XOR 1, L_0x1fd8ad0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fd6ad0 .delay 1 (40,40,40) L_0x1fd6ad0/d;
L_0x1fd6b90/d .functor XOR 1, L_0x1fd8970, L_0x1fd6ad0, C4<0>, C4<0>;
L_0x1fd6b90 .delay 1 (40,40,40) L_0x1fd6b90/d;
L_0x1fd6cf0/d .functor XOR 1, L_0x1fd6b90, L_0x1fd67e0, C4<0>, C4<0>;
L_0x1fd6cf0 .delay 1 (40,40,40) L_0x1fd6cf0/d;
L_0x1fd6ef0/d .functor AND 1, L_0x1fd8970, L_0x1fd6ad0, C4<1>, C4<1>;
L_0x1fd6ef0 .delay 1 (40,40,40) L_0x1fd6ef0/d;
L_0x1fd7160/d .functor AND 1, L_0x1fd6b90, L_0x1fd67e0, C4<1>, C4<1>;
L_0x1fd7160 .delay 1 (40,40,40) L_0x1fd7160/d;
L_0x1fd71d0/d .functor OR 1, L_0x1fd6ef0, L_0x1fd7160, C4<0>, C4<0>;
L_0x1fd71d0 .delay 1 (40,40,40) L_0x1fd71d0/d;
v0x1ed37a0_0 .net "AandB", 0 0, L_0x1fd6ef0;  1 drivers
v0x1ed3880_0 .net "BxorSub", 0 0, L_0x1fd6ad0;  1 drivers
v0x1ed3940_0 .net "a", 0 0, L_0x1fd8970;  alias, 1 drivers
v0x1ed3a10_0 .net "b", 0 0, L_0x1fd8ad0;  alias, 1 drivers
v0x1ed3ad0_0 .net "carryin", 0 0, L_0x1fd67e0;  alias, 1 drivers
v0x1ed3be0_0 .net "carryout", 0 0, L_0x1fd71d0;  alias, 1 drivers
v0x1ed3ca0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ed3d40_0 .net "res", 0 0, L_0x1fd6cf0;  alias, 1 drivers
v0x1ed3e00_0 .net "xAorB", 0 0, L_0x1fd6b90;  1 drivers
v0x1ed3f50_0 .net "xAorBandCin", 0 0, L_0x1fd7160;  1 drivers
S_0x1ed5630 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ed57f0 .param/l "i" 0 3 165, +C4<010011>;
S_0x1ed58b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ed5630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fd8a10/d .functor AND 1, L_0x1fdb3c0, L_0x1fdb520, C4<1>, C4<1>;
L_0x1fd8a10 .delay 1 (40,40,40) L_0x1fd8a10/d;
L_0x1fd9020/d .functor NAND 1, L_0x1fdb3c0, L_0x1fdb520, C4<1>, C4<1>;
L_0x1fd9020 .delay 1 (20,20,20) L_0x1fd9020/d;
L_0x1fd90e0/d .functor OR 1, L_0x1fdb3c0, L_0x1fdb520, C4<0>, C4<0>;
L_0x1fd90e0 .delay 1 (40,40,40) L_0x1fd90e0/d;
L_0x1fd92d0/d .functor NOR 1, L_0x1fdb3c0, L_0x1fdb520, C4<0>, C4<0>;
L_0x1fd92d0 .delay 1 (20,20,20) L_0x1fd92d0/d;
L_0x1fd9390/d .functor XOR 1, L_0x1fdb3c0, L_0x1fdb520, C4<0>, C4<0>;
L_0x1fd9390 .delay 1 (40,40,40) L_0x1fd9390/d;
L_0x1fd9e20/d .functor NOT 1, L_0x1fd8d20, C4<0>, C4<0>, C4<0>;
L_0x1fd9e20 .delay 1 (10,10,10) L_0x1fd9e20/d;
L_0x1fd9f80/d .functor NOT 1, L_0x1fd8dc0, C4<0>, C4<0>, C4<0>;
L_0x1fd9f80 .delay 1 (10,10,10) L_0x1fd9f80/d;
L_0x1fda040/d .functor NOT 1, L_0x1fd8e60, C4<0>, C4<0>, C4<0>;
L_0x1fda040 .delay 1 (10,10,10) L_0x1fda040/d;
L_0x1fda1f0/d .functor AND 1, L_0x1fd9760, L_0x1fd9e20, L_0x1fd9f80, L_0x1fda040;
L_0x1fda1f0 .delay 1 (80,80,80) L_0x1fda1f0/d;
L_0x1fda3a0/d .functor AND 1, L_0x1fd9760, L_0x1fd8d20, L_0x1fd9f80, L_0x1fda040;
L_0x1fda3a0 .delay 1 (80,80,80) L_0x1fda3a0/d;
L_0x1fda550/d .functor AND 1, L_0x1fd9390, L_0x1fd9e20, L_0x1fd8dc0, L_0x1fda040;
L_0x1fda550 .delay 1 (80,80,80) L_0x1fda550/d;
L_0x1fda740/d .functor AND 1, L_0x1fd9760, L_0x1fd8d20, L_0x1fd8dc0, L_0x1fda040;
L_0x1fda740 .delay 1 (80,80,80) L_0x1fda740/d;
L_0x1fda870/d .functor AND 1, L_0x1fd8a10, L_0x1fd9e20, L_0x1fd9f80, L_0x1fd8e60;
L_0x1fda870 .delay 1 (80,80,80) L_0x1fda870/d;
L_0x1fdaad0/d .functor AND 1, L_0x1fd9020, L_0x1fd8d20, L_0x1fd9f80, L_0x1fd8e60;
L_0x1fdaad0 .delay 1 (80,80,80) L_0x1fdaad0/d;
L_0x1fda800/d .functor AND 1, L_0x1fd92d0, L_0x1fd9e20, L_0x1fd8dc0, L_0x1fd8e60;
L_0x1fda800 .delay 1 (80,80,80) L_0x1fda800/d;
L_0x1fdae30/d .functor AND 1, L_0x1fd90e0, L_0x1fd8d20, L_0x1fd8dc0, L_0x1fd8e60;
L_0x1fdae30 .delay 1 (80,80,80) L_0x1fdae30/d;
L_0x1fdafd0/0/0 .functor OR 1, L_0x1fda1f0, L_0x1fda3a0, L_0x1fda550, L_0x1fda870;
L_0x1fdafd0/0/4 .functor OR 1, L_0x1fdaad0, L_0x1fda800, L_0x1fdae30, L_0x1fda740;
L_0x1fdafd0/d .functor OR 1, L_0x1fdafd0/0/0, L_0x1fdafd0/0/4, C4<0>, C4<0>;
L_0x1fdafd0 .delay 1 (160,160,160) L_0x1fdafd0/d;
v0x1ed67b0_0 .net "a", 0 0, L_0x1fdb3c0;  1 drivers
v0x1ed6870_0 .net "addSub", 0 0, L_0x1fd9760;  1 drivers
v0x1ed6940_0 .net "andRes", 0 0, L_0x1fd8a10;  1 drivers
v0x1ed6a10_0 .net "b", 0 0, L_0x1fdb520;  1 drivers
v0x1ed6ae0_0 .net "carryIn", 0 0, L_0x1fd8c80;  1 drivers
v0x1ed6b80_0 .net "carryOut", 0 0, L_0x1fd9c20;  1 drivers
v0x1ed6c50_0 .net "initialResult", 0 0, L_0x1fdafd0;  1 drivers
v0x1ed6cf0_0 .net "isAdd", 0 0, L_0x1fda1f0;  1 drivers
v0x1ed6d90_0 .net "isAnd", 0 0, L_0x1fda870;  1 drivers
v0x1ed6ec0_0 .net "isNand", 0 0, L_0x1fdaad0;  1 drivers
v0x1ed6f60_0 .net "isNor", 0 0, L_0x1fda800;  1 drivers
v0x1ed7000_0 .net "isOr", 0 0, L_0x1fdae30;  1 drivers
v0x1ed70c0_0 .net "isSLT", 0 0, L_0x1fda740;  1 drivers
v0x1ed7180_0 .net "isSub", 0 0, L_0x1fda3a0;  1 drivers
v0x1ed7240_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ed72e0_0 .net "isXor", 0 0, L_0x1fda550;  1 drivers
v0x1ed73a0_0 .net "nandRes", 0 0, L_0x1fd9020;  1 drivers
v0x1ed7550_0 .net "norRes", 0 0, L_0x1fd92d0;  1 drivers
v0x1ed75f0_0 .net "orRes", 0 0, L_0x1fd90e0;  1 drivers
v0x1ed7690_0 .net "s0", 0 0, L_0x1fd8d20;  1 drivers
v0x1ed7730_0 .net "s0inv", 0 0, L_0x1fd9e20;  1 drivers
v0x1ed77f0_0 .net "s1", 0 0, L_0x1fd8dc0;  1 drivers
v0x1ed78b0_0 .net "s1inv", 0 0, L_0x1fd9f80;  1 drivers
v0x1ed7970_0 .net "s2", 0 0, L_0x1fd8e60;  1 drivers
v0x1ed7a30_0 .net "s2inv", 0 0, L_0x1fda040;  1 drivers
v0x1ed7af0_0 .net "xorRes", 0 0, L_0x1fd9390;  1 drivers
S_0x1ed5bb0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ed58b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fd94f0/d .functor XOR 1, L_0x1fdb520, L_0x1fff150, C4<0>, C4<0>;
L_0x1fd94f0 .delay 1 (40,40,40) L_0x1fd94f0/d;
L_0x1fd95b0/d .functor XOR 1, L_0x1fdb3c0, L_0x1fd94f0, C4<0>, C4<0>;
L_0x1fd95b0 .delay 1 (40,40,40) L_0x1fd95b0/d;
L_0x1fd9760/d .functor XOR 1, L_0x1fd95b0, L_0x1fd8c80, C4<0>, C4<0>;
L_0x1fd9760 .delay 1 (40,40,40) L_0x1fd9760/d;
L_0x1fd9960/d .functor AND 1, L_0x1fdb3c0, L_0x1fd94f0, C4<1>, C4<1>;
L_0x1fd9960 .delay 1 (40,40,40) L_0x1fd9960/d;
L_0x1fd9150/d .functor AND 1, L_0x1fd95b0, L_0x1fd8c80, C4<1>, C4<1>;
L_0x1fd9150 .delay 1 (40,40,40) L_0x1fd9150/d;
L_0x1fd9c20/d .functor OR 1, L_0x1fd9960, L_0x1fd9150, C4<0>, C4<0>;
L_0x1fd9c20 .delay 1 (40,40,40) L_0x1fd9c20/d;
v0x1ed5e40_0 .net "AandB", 0 0, L_0x1fd9960;  1 drivers
v0x1ed5f20_0 .net "BxorSub", 0 0, L_0x1fd94f0;  1 drivers
v0x1ed5fe0_0 .net "a", 0 0, L_0x1fdb3c0;  alias, 1 drivers
v0x1ed60b0_0 .net "b", 0 0, L_0x1fdb520;  alias, 1 drivers
v0x1ed6170_0 .net "carryin", 0 0, L_0x1fd8c80;  alias, 1 drivers
v0x1ed6280_0 .net "carryout", 0 0, L_0x1fd9c20;  alias, 1 drivers
v0x1ed6340_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ed63e0_0 .net "res", 0 0, L_0x1fd9760;  alias, 1 drivers
v0x1ed64a0_0 .net "xAorB", 0 0, L_0x1fd95b0;  1 drivers
v0x1ed65f0_0 .net "xAorBandCin", 0 0, L_0x1fd9150;  1 drivers
S_0x1ed7cd0 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ed7e90 .param/l "i" 0 3 165, +C4<010100>;
S_0x1ed7f50 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ed7cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fdb460/d .functor AND 1, L_0x1fdde50, L_0x1fddfb0, C4<1>, C4<1>;
L_0x1fdb460 .delay 1 (40,40,40) L_0x1fdb460/d;
L_0x1fdbaa0/d .functor NAND 1, L_0x1fdde50, L_0x1fddfb0, C4<1>, C4<1>;
L_0x1fdbaa0 .delay 1 (20,20,20) L_0x1fdbaa0/d;
L_0x1fdbb60/d .functor OR 1, L_0x1fdde50, L_0x1fddfb0, C4<0>, C4<0>;
L_0x1fdbb60 .delay 1 (40,40,40) L_0x1fdbb60/d;
L_0x1fdbd50/d .functor NOR 1, L_0x1fdde50, L_0x1fddfb0, C4<0>, C4<0>;
L_0x1fdbd50 .delay 1 (20,20,20) L_0x1fdbd50/d;
L_0x1fdbe10/d .functor XOR 1, L_0x1fdde50, L_0x1fddfb0, C4<0>, C4<0>;
L_0x1fdbe10 .delay 1 (40,40,40) L_0x1fdbe10/d;
L_0x1fdc850/d .functor NOT 1, L_0x1fdb770, C4<0>, C4<0>, C4<0>;
L_0x1fdc850 .delay 1 (10,10,10) L_0x1fdc850/d;
L_0x1fdc9b0/d .functor NOT 1, L_0x1fdb810, C4<0>, C4<0>, C4<0>;
L_0x1fdc9b0 .delay 1 (10,10,10) L_0x1fdc9b0/d;
L_0x1fdca70/d .functor NOT 1, L_0x1fdb8b0, C4<0>, C4<0>, C4<0>;
L_0x1fdca70 .delay 1 (10,10,10) L_0x1fdca70/d;
L_0x1fdcc20/d .functor AND 1, L_0x1fdc190, L_0x1fdc850, L_0x1fdc9b0, L_0x1fdca70;
L_0x1fdcc20 .delay 1 (80,80,80) L_0x1fdcc20/d;
L_0x1fdcdd0/d .functor AND 1, L_0x1fdc190, L_0x1fdb770, L_0x1fdc9b0, L_0x1fdca70;
L_0x1fdcdd0 .delay 1 (80,80,80) L_0x1fdcdd0/d;
L_0x1fdcf80/d .functor AND 1, L_0x1fdbe10, L_0x1fdc850, L_0x1fdb810, L_0x1fdca70;
L_0x1fdcf80 .delay 1 (80,80,80) L_0x1fdcf80/d;
L_0x1fdd170/d .functor AND 1, L_0x1fdc190, L_0x1fdb770, L_0x1fdb810, L_0x1fdca70;
L_0x1fdd170 .delay 1 (80,80,80) L_0x1fdd170/d;
L_0x1fdd2a0/d .functor AND 1, L_0x1fdb460, L_0x1fdc850, L_0x1fdc9b0, L_0x1fdb8b0;
L_0x1fdd2a0 .delay 1 (80,80,80) L_0x1fdd2a0/d;
L_0x1fdd500/d .functor AND 1, L_0x1fdbaa0, L_0x1fdb770, L_0x1fdc9b0, L_0x1fdb8b0;
L_0x1fdd500 .delay 1 (80,80,80) L_0x1fdd500/d;
L_0x1fdd230/d .functor AND 1, L_0x1fdbd50, L_0x1fdc850, L_0x1fdb810, L_0x1fdb8b0;
L_0x1fdd230 .delay 1 (80,80,80) L_0x1fdd230/d;
L_0x1fdd890/d .functor AND 1, L_0x1fdbb60, L_0x1fdb770, L_0x1fdb810, L_0x1fdb8b0;
L_0x1fdd890 .delay 1 (80,80,80) L_0x1fdd890/d;
L_0x1fdda60/0/0 .functor OR 1, L_0x1fdcc20, L_0x1fdcdd0, L_0x1fdcf80, L_0x1fdd2a0;
L_0x1fdda60/0/4 .functor OR 1, L_0x1fdd500, L_0x1fdd230, L_0x1fdd890, L_0x1fdd170;
L_0x1fdda60/d .functor OR 1, L_0x1fdda60/0/0, L_0x1fdda60/0/4, C4<0>, C4<0>;
L_0x1fdda60 .delay 1 (160,160,160) L_0x1fdda60/d;
v0x1ed8e50_0 .net "a", 0 0, L_0x1fdde50;  1 drivers
v0x1ed8f10_0 .net "addSub", 0 0, L_0x1fdc190;  1 drivers
v0x1ed8fe0_0 .net "andRes", 0 0, L_0x1fdb460;  1 drivers
v0x1ed90b0_0 .net "b", 0 0, L_0x1fddfb0;  1 drivers
v0x1ed9180_0 .net "carryIn", 0 0, L_0x1fdb6d0;  1 drivers
v0x1ed9220_0 .net "carryOut", 0 0, L_0x1fdc650;  1 drivers
v0x1ed92f0_0 .net "initialResult", 0 0, L_0x1fdda60;  1 drivers
v0x1ed9390_0 .net "isAdd", 0 0, L_0x1fdcc20;  1 drivers
v0x1ed9430_0 .net "isAnd", 0 0, L_0x1fdd2a0;  1 drivers
v0x1ed9560_0 .net "isNand", 0 0, L_0x1fdd500;  1 drivers
v0x1ed9600_0 .net "isNor", 0 0, L_0x1fdd230;  1 drivers
v0x1ed96a0_0 .net "isOr", 0 0, L_0x1fdd890;  1 drivers
v0x1ed9760_0 .net "isSLT", 0 0, L_0x1fdd170;  1 drivers
v0x1ed9820_0 .net "isSub", 0 0, L_0x1fdcdd0;  1 drivers
v0x1ed98e0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ed9980_0 .net "isXor", 0 0, L_0x1fdcf80;  1 drivers
v0x1ed9a40_0 .net "nandRes", 0 0, L_0x1fdbaa0;  1 drivers
v0x1ed9bf0_0 .net "norRes", 0 0, L_0x1fdbd50;  1 drivers
v0x1ed9c90_0 .net "orRes", 0 0, L_0x1fdbb60;  1 drivers
v0x1ed9d30_0 .net "s0", 0 0, L_0x1fdb770;  1 drivers
v0x1ed9dd0_0 .net "s0inv", 0 0, L_0x1fdc850;  1 drivers
v0x1ed9e90_0 .net "s1", 0 0, L_0x1fdb810;  1 drivers
v0x1ed9f50_0 .net "s1inv", 0 0, L_0x1fdc9b0;  1 drivers
v0x1eda010_0 .net "s2", 0 0, L_0x1fdb8b0;  1 drivers
v0x1eda0d0_0 .net "s2inv", 0 0, L_0x1fdca70;  1 drivers
v0x1eda190_0 .net "xorRes", 0 0, L_0x1fdbe10;  1 drivers
S_0x1ed8250 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ed7f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fdbf70/d .functor XOR 1, L_0x1fddfb0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fdbf70 .delay 1 (40,40,40) L_0x1fdbf70/d;
L_0x1fdc030/d .functor XOR 1, L_0x1fdde50, L_0x1fdbf70, C4<0>, C4<0>;
L_0x1fdc030 .delay 1 (40,40,40) L_0x1fdc030/d;
L_0x1fdc190/d .functor XOR 1, L_0x1fdc030, L_0x1fdb6d0, C4<0>, C4<0>;
L_0x1fdc190 .delay 1 (40,40,40) L_0x1fdc190/d;
L_0x1fdc390/d .functor AND 1, L_0x1fdde50, L_0x1fdbf70, C4<1>, C4<1>;
L_0x1fdc390 .delay 1 (40,40,40) L_0x1fdc390/d;
L_0x1fdbbd0/d .functor AND 1, L_0x1fdc030, L_0x1fdb6d0, C4<1>, C4<1>;
L_0x1fdbbd0 .delay 1 (40,40,40) L_0x1fdbbd0/d;
L_0x1fdc650/d .functor OR 1, L_0x1fdc390, L_0x1fdbbd0, C4<0>, C4<0>;
L_0x1fdc650 .delay 1 (40,40,40) L_0x1fdc650/d;
v0x1ed84e0_0 .net "AandB", 0 0, L_0x1fdc390;  1 drivers
v0x1ed85c0_0 .net "BxorSub", 0 0, L_0x1fdbf70;  1 drivers
v0x1ed8680_0 .net "a", 0 0, L_0x1fdde50;  alias, 1 drivers
v0x1ed8750_0 .net "b", 0 0, L_0x1fddfb0;  alias, 1 drivers
v0x1ed8810_0 .net "carryin", 0 0, L_0x1fdb6d0;  alias, 1 drivers
v0x1ed8920_0 .net "carryout", 0 0, L_0x1fdc650;  alias, 1 drivers
v0x1ed89e0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ed8a80_0 .net "res", 0 0, L_0x1fdc190;  alias, 1 drivers
v0x1ed8b40_0 .net "xAorB", 0 0, L_0x1fdc030;  1 drivers
v0x1ed8c90_0 .net "xAorBandCin", 0 0, L_0x1fdbbd0;  1 drivers
S_0x1eda370 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1eda530 .param/l "i" 0 3 165, +C4<010101>;
S_0x1eda5f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eda370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fddef0/d .functor AND 1, L_0x1fe08c0, L_0x1fe0a20, C4<1>, C4<1>;
L_0x1fddef0 .delay 1 (40,40,40) L_0x1fddef0/d;
L_0x1fde560/d .functor NAND 1, L_0x1fe08c0, L_0x1fe0a20, C4<1>, C4<1>;
L_0x1fde560 .delay 1 (20,20,20) L_0x1fde560/d;
L_0x1fde5d0/d .functor OR 1, L_0x1fe08c0, L_0x1fe0a20, C4<0>, C4<0>;
L_0x1fde5d0 .delay 1 (40,40,40) L_0x1fde5d0/d;
L_0x1fde7c0/d .functor NOR 1, L_0x1fe08c0, L_0x1fe0a20, C4<0>, C4<0>;
L_0x1fde7c0 .delay 1 (20,20,20) L_0x1fde7c0/d;
L_0x1fde880/d .functor XOR 1, L_0x1fe08c0, L_0x1fe0a20, C4<0>, C4<0>;
L_0x1fde880 .delay 1 (40,40,40) L_0x1fde880/d;
L_0x1fdf2c0/d .functor NOT 1, L_0x1fde200, C4<0>, C4<0>, C4<0>;
L_0x1fdf2c0 .delay 1 (10,10,10) L_0x1fdf2c0/d;
L_0x1fdf420/d .functor NOT 1, L_0x1fde2a0, C4<0>, C4<0>, C4<0>;
L_0x1fdf420 .delay 1 (10,10,10) L_0x1fdf420/d;
L_0x1fdf4e0/d .functor NOT 1, L_0x1fde340, C4<0>, C4<0>, C4<0>;
L_0x1fdf4e0 .delay 1 (10,10,10) L_0x1fdf4e0/d;
L_0x1fdf690/d .functor AND 1, L_0x1fdec00, L_0x1fdf2c0, L_0x1fdf420, L_0x1fdf4e0;
L_0x1fdf690 .delay 1 (80,80,80) L_0x1fdf690/d;
L_0x1fdf840/d .functor AND 1, L_0x1fdec00, L_0x1fde200, L_0x1fdf420, L_0x1fdf4e0;
L_0x1fdf840 .delay 1 (80,80,80) L_0x1fdf840/d;
L_0x1fdf9f0/d .functor AND 1, L_0x1fde880, L_0x1fdf2c0, L_0x1fde2a0, L_0x1fdf4e0;
L_0x1fdf9f0 .delay 1 (80,80,80) L_0x1fdf9f0/d;
L_0x1fdfbe0/d .functor AND 1, L_0x1fdec00, L_0x1fde200, L_0x1fde2a0, L_0x1fdf4e0;
L_0x1fdfbe0 .delay 1 (80,80,80) L_0x1fdfbe0/d;
L_0x1fdfd10/d .functor AND 1, L_0x1fddef0, L_0x1fdf2c0, L_0x1fdf420, L_0x1fde340;
L_0x1fdfd10 .delay 1 (80,80,80) L_0x1fdfd10/d;
L_0x1fdff70/d .functor AND 1, L_0x1fde560, L_0x1fde200, L_0x1fdf420, L_0x1fde340;
L_0x1fdff70 .delay 1 (80,80,80) L_0x1fdff70/d;
L_0x1fdfca0/d .functor AND 1, L_0x1fde7c0, L_0x1fdf2c0, L_0x1fde2a0, L_0x1fde340;
L_0x1fdfca0 .delay 1 (80,80,80) L_0x1fdfca0/d;
L_0x1fe0300/d .functor AND 1, L_0x1fde5d0, L_0x1fde200, L_0x1fde2a0, L_0x1fde340;
L_0x1fe0300 .delay 1 (80,80,80) L_0x1fe0300/d;
L_0x1fe04d0/0/0 .functor OR 1, L_0x1fdf690, L_0x1fdf840, L_0x1fdf9f0, L_0x1fdfd10;
L_0x1fe04d0/0/4 .functor OR 1, L_0x1fdff70, L_0x1fdfca0, L_0x1fe0300, L_0x1fdfbe0;
L_0x1fe04d0/d .functor OR 1, L_0x1fe04d0/0/0, L_0x1fe04d0/0/4, C4<0>, C4<0>;
L_0x1fe04d0 .delay 1 (160,160,160) L_0x1fe04d0/d;
v0x1edb4f0_0 .net "a", 0 0, L_0x1fe08c0;  1 drivers
v0x1edb5b0_0 .net "addSub", 0 0, L_0x1fdec00;  1 drivers
v0x1edb680_0 .net "andRes", 0 0, L_0x1fddef0;  1 drivers
v0x1edb750_0 .net "b", 0 0, L_0x1fe0a20;  1 drivers
v0x1edb820_0 .net "carryIn", 0 0, L_0x1fde160;  1 drivers
v0x1edb8c0_0 .net "carryOut", 0 0, L_0x1fdf0c0;  1 drivers
v0x1edb990_0 .net "initialResult", 0 0, L_0x1fe04d0;  1 drivers
v0x1edba30_0 .net "isAdd", 0 0, L_0x1fdf690;  1 drivers
v0x1edbad0_0 .net "isAnd", 0 0, L_0x1fdfd10;  1 drivers
v0x1edbc00_0 .net "isNand", 0 0, L_0x1fdff70;  1 drivers
v0x1edbca0_0 .net "isNor", 0 0, L_0x1fdfca0;  1 drivers
v0x1edbd40_0 .net "isOr", 0 0, L_0x1fe0300;  1 drivers
v0x1edbe00_0 .net "isSLT", 0 0, L_0x1fdfbe0;  1 drivers
v0x1edbec0_0 .net "isSub", 0 0, L_0x1fdf840;  1 drivers
v0x1edbf80_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1edc020_0 .net "isXor", 0 0, L_0x1fdf9f0;  1 drivers
v0x1edc0e0_0 .net "nandRes", 0 0, L_0x1fde560;  1 drivers
v0x1edc290_0 .net "norRes", 0 0, L_0x1fde7c0;  1 drivers
v0x1edc330_0 .net "orRes", 0 0, L_0x1fde5d0;  1 drivers
v0x1edc3d0_0 .net "s0", 0 0, L_0x1fde200;  1 drivers
v0x1edc470_0 .net "s0inv", 0 0, L_0x1fdf2c0;  1 drivers
v0x1edc530_0 .net "s1", 0 0, L_0x1fde2a0;  1 drivers
v0x1edc5f0_0 .net "s1inv", 0 0, L_0x1fdf420;  1 drivers
v0x1edc6b0_0 .net "s2", 0 0, L_0x1fde340;  1 drivers
v0x1edc770_0 .net "s2inv", 0 0, L_0x1fdf4e0;  1 drivers
v0x1edc830_0 .net "xorRes", 0 0, L_0x1fde880;  1 drivers
S_0x1eda8f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eda5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fde9e0/d .functor XOR 1, L_0x1fe0a20, L_0x1fff150, C4<0>, C4<0>;
L_0x1fde9e0 .delay 1 (40,40,40) L_0x1fde9e0/d;
L_0x1fdeaa0/d .functor XOR 1, L_0x1fe08c0, L_0x1fde9e0, C4<0>, C4<0>;
L_0x1fdeaa0 .delay 1 (40,40,40) L_0x1fdeaa0/d;
L_0x1fdec00/d .functor XOR 1, L_0x1fdeaa0, L_0x1fde160, C4<0>, C4<0>;
L_0x1fdec00 .delay 1 (40,40,40) L_0x1fdec00/d;
L_0x1fdee00/d .functor AND 1, L_0x1fe08c0, L_0x1fde9e0, C4<1>, C4<1>;
L_0x1fdee00 .delay 1 (40,40,40) L_0x1fdee00/d;
L_0x1fde640/d .functor AND 1, L_0x1fdeaa0, L_0x1fde160, C4<1>, C4<1>;
L_0x1fde640 .delay 1 (40,40,40) L_0x1fde640/d;
L_0x1fdf0c0/d .functor OR 1, L_0x1fdee00, L_0x1fde640, C4<0>, C4<0>;
L_0x1fdf0c0 .delay 1 (40,40,40) L_0x1fdf0c0/d;
v0x1edab80_0 .net "AandB", 0 0, L_0x1fdee00;  1 drivers
v0x1edac60_0 .net "BxorSub", 0 0, L_0x1fde9e0;  1 drivers
v0x1edad20_0 .net "a", 0 0, L_0x1fe08c0;  alias, 1 drivers
v0x1edadf0_0 .net "b", 0 0, L_0x1fe0a20;  alias, 1 drivers
v0x1edaeb0_0 .net "carryin", 0 0, L_0x1fde160;  alias, 1 drivers
v0x1edafc0_0 .net "carryout", 0 0, L_0x1fdf0c0;  alias, 1 drivers
v0x1edb080_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1edb120_0 .net "res", 0 0, L_0x1fdec00;  alias, 1 drivers
v0x1edb1e0_0 .net "xAorB", 0 0, L_0x1fdeaa0;  1 drivers
v0x1edb330_0 .net "xAorBandCin", 0 0, L_0x1fde640;  1 drivers
S_0x1edca10 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1edcbd0 .param/l "i" 0 3 165, +C4<010110>;
S_0x1edcc90 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1edca10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fe0960/d .functor AND 1, L_0x1fe3710, L_0x1fe3870, C4<1>, C4<1>;
L_0x1fe0960 .delay 1 (40,40,40) L_0x1fe0960/d;
L_0x1fd57c0/d .functor NAND 1, L_0x1fe3710, L_0x1fe3870, C4<1>, C4<1>;
L_0x1fd57c0 .delay 1 (20,20,20) L_0x1fd57c0/d;
L_0x1fde4d0/d .functor OR 1, L_0x1fe3710, L_0x1fe3870, C4<0>, C4<0>;
L_0x1fde4d0 .delay 1 (40,40,40) L_0x1fde4d0/d;
L_0x1fe0c60/d .functor NOR 1, L_0x1fe3710, L_0x1fe3870, C4<0>, C4<0>;
L_0x1fe0c60 .delay 1 (20,20,20) L_0x1fe0c60/d;
L_0x1fe0f70/d .functor XOR 1, L_0x1fe3710, L_0x1fe3870, C4<0>, C4<0>;
L_0x1fe0f70 .delay 1 (40,40,40) L_0x1fe0f70/d;
L_0x1fe2080/d .functor NOT 1, L_0x1fc39a0, C4<0>, C4<0>, C4<0>;
L_0x1fe2080 .delay 1 (10,10,10) L_0x1fe2080/d;
L_0x1fe21e0/d .functor NOT 1, L_0x1fc3a40, C4<0>, C4<0>, C4<0>;
L_0x1fe21e0 .delay 1 (10,10,10) L_0x1fe21e0/d;
L_0x1fe22a0/d .functor NOT 1, L_0x1fc3ae0, C4<0>, C4<0>, C4<0>;
L_0x1fe22a0 .delay 1 (10,10,10) L_0x1fe22a0/d;
L_0x1fe2450/d .functor AND 1, L_0x1fe19a0, L_0x1fe2080, L_0x1fe21e0, L_0x1fe22a0;
L_0x1fe2450 .delay 1 (80,80,80) L_0x1fe2450/d;
L_0x1fe2600/d .functor AND 1, L_0x1fe19a0, L_0x1fc39a0, L_0x1fe21e0, L_0x1fe22a0;
L_0x1fe2600 .delay 1 (80,80,80) L_0x1fe2600/d;
L_0x1fe2810/d .functor AND 1, L_0x1fe0f70, L_0x1fe2080, L_0x1fc3a40, L_0x1fe22a0;
L_0x1fe2810 .delay 1 (80,80,80) L_0x1fe2810/d;
L_0x1fe29f0/d .functor AND 1, L_0x1fe19a0, L_0x1fc39a0, L_0x1fc3a40, L_0x1fe22a0;
L_0x1fe29f0 .delay 1 (80,80,80) L_0x1fe29f0/d;
L_0x1fe2bc0/d .functor AND 1, L_0x1fe0960, L_0x1fe2080, L_0x1fe21e0, L_0x1fc3ae0;
L_0x1fe2bc0 .delay 1 (80,80,80) L_0x1fe2bc0/d;
L_0x1fe2da0/d .functor AND 1, L_0x1fd57c0, L_0x1fc39a0, L_0x1fe21e0, L_0x1fc3ae0;
L_0x1fe2da0 .delay 1 (80,80,80) L_0x1fe2da0/d;
L_0x1fe2b50/d .functor AND 1, L_0x1fe0c60, L_0x1fe2080, L_0x1fc3a40, L_0x1fc3ae0;
L_0x1fe2b50 .delay 1 (80,80,80) L_0x1fe2b50/d;
L_0x1fe3180/d .functor AND 1, L_0x1fde4d0, L_0x1fc39a0, L_0x1fc3a40, L_0x1fc3ae0;
L_0x1fe3180 .delay 1 (80,80,80) L_0x1fe3180/d;
L_0x1fe3320/0/0 .functor OR 1, L_0x1fe2450, L_0x1fe2600, L_0x1fe2810, L_0x1fe2bc0;
L_0x1fe3320/0/4 .functor OR 1, L_0x1fe2da0, L_0x1fe2b50, L_0x1fe3180, L_0x1fe29f0;
L_0x1fe3320/d .functor OR 1, L_0x1fe3320/0/0, L_0x1fe3320/0/4, C4<0>, C4<0>;
L_0x1fe3320 .delay 1 (160,160,160) L_0x1fe3320/d;
v0x1eddb90_0 .net "a", 0 0, L_0x1fe3710;  1 drivers
v0x1eddc50_0 .net "addSub", 0 0, L_0x1fe19a0;  1 drivers
v0x1eddd20_0 .net "andRes", 0 0, L_0x1fe0960;  1 drivers
v0x1edddf0_0 .net "b", 0 0, L_0x1fe3870;  1 drivers
v0x1eddec0_0 .net "carryIn", 0 0, L_0x1fc3900;  1 drivers
v0x1eddf60_0 .net "carryOut", 0 0, L_0x1fe1e80;  1 drivers
v0x1ede000_0 .net "initialResult", 0 0, L_0x1fe3320;  1 drivers
v0x1ede0a0_0 .net "isAdd", 0 0, L_0x1fe2450;  1 drivers
v0x1ede140_0 .net "isAnd", 0 0, L_0x1fe2bc0;  1 drivers
v0x1ede270_0 .net "isNand", 0 0, L_0x1fe2da0;  1 drivers
v0x1ede310_0 .net "isNor", 0 0, L_0x1fe2b50;  1 drivers
v0x1ede3b0_0 .net "isOr", 0 0, L_0x1fe3180;  1 drivers
v0x1ede470_0 .net "isSLT", 0 0, L_0x1fe29f0;  1 drivers
v0x1ede530_0 .net "isSub", 0 0, L_0x1fe2600;  1 drivers
v0x1ede5f0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ede690_0 .net "isXor", 0 0, L_0x1fe2810;  1 drivers
v0x1ede750_0 .net "nandRes", 0 0, L_0x1fd57c0;  1 drivers
v0x1ede900_0 .net "norRes", 0 0, L_0x1fe0c60;  1 drivers
v0x1ede9a0_0 .net "orRes", 0 0, L_0x1fde4d0;  1 drivers
v0x1edea40_0 .net "s0", 0 0, L_0x1fc39a0;  1 drivers
v0x1edeae0_0 .net "s0inv", 0 0, L_0x1fe2080;  1 drivers
v0x1edeba0_0 .net "s1", 0 0, L_0x1fc3a40;  1 drivers
v0x1edec60_0 .net "s1inv", 0 0, L_0x1fe21e0;  1 drivers
v0x1eded20_0 .net "s2", 0 0, L_0x1fc3ae0;  1 drivers
v0x1edede0_0 .net "s2inv", 0 0, L_0x1fe22a0;  1 drivers
v0x1edeea0_0 .net "xorRes", 0 0, L_0x1fe0f70;  1 drivers
S_0x1edcf90 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1edcc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fe0eb0/d .functor XOR 1, L_0x1fe3870, L_0x1fff150, C4<0>, C4<0>;
L_0x1fe0eb0 .delay 1 (40,40,40) L_0x1fe0eb0/d;
L_0x1fe1840/d .functor XOR 1, L_0x1fe3710, L_0x1fe0eb0, C4<0>, C4<0>;
L_0x1fe1840 .delay 1 (40,40,40) L_0x1fe1840/d;
L_0x1fe19a0/d .functor XOR 1, L_0x1fe1840, L_0x1fc3900, C4<0>, C4<0>;
L_0x1fe19a0 .delay 1 (40,40,40) L_0x1fe19a0/d;
L_0x1fe1ba0/d .functor AND 1, L_0x1fe3710, L_0x1fe0eb0, C4<1>, C4<1>;
L_0x1fe1ba0 .delay 1 (40,40,40) L_0x1fe1ba0/d;
L_0x1fe1e10/d .functor AND 1, L_0x1fe1840, L_0x1fc3900, C4<1>, C4<1>;
L_0x1fe1e10 .delay 1 (40,40,40) L_0x1fe1e10/d;
L_0x1fe1e80/d .functor OR 1, L_0x1fe1ba0, L_0x1fe1e10, C4<0>, C4<0>;
L_0x1fe1e80 .delay 1 (40,40,40) L_0x1fe1e80/d;
v0x1edd220_0 .net "AandB", 0 0, L_0x1fe1ba0;  1 drivers
v0x1edd300_0 .net "BxorSub", 0 0, L_0x1fe0eb0;  1 drivers
v0x1edd3c0_0 .net "a", 0 0, L_0x1fe3710;  alias, 1 drivers
v0x1edd490_0 .net "b", 0 0, L_0x1fe3870;  alias, 1 drivers
v0x1edd550_0 .net "carryin", 0 0, L_0x1fc3900;  alias, 1 drivers
v0x1edd660_0 .net "carryout", 0 0, L_0x1fe1e80;  alias, 1 drivers
v0x1edd720_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1edd7c0_0 .net "res", 0 0, L_0x1fe19a0;  alias, 1 drivers
v0x1edd880_0 .net "xAorB", 0 0, L_0x1fe1840;  1 drivers
v0x1edd9d0_0 .net "xAorBandCin", 0 0, L_0x1fe1e10;  1 drivers
S_0x1edf080 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1edf240 .param/l "i" 0 3 165, +C4<010111>;
S_0x1edf300 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1edf080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fe37b0/d .functor AND 1, L_0x1fe6150, L_0x1fe62b0, C4<1>, C4<1>;
L_0x1fe37b0 .delay 1 (40,40,40) L_0x1fe37b0/d;
L_0x1fc3c20/d .functor NAND 1, L_0x1fe6150, L_0x1fe62b0, C4<1>, C4<1>;
L_0x1fc3c20 .delay 1 (20,20,20) L_0x1fc3c20/d;
L_0x1fe2f90/d .functor OR 1, L_0x1fe6150, L_0x1fe62b0, C4<0>, C4<0>;
L_0x1fe2f90 .delay 1 (40,40,40) L_0x1fe2f90/d;
L_0x1fe3fa0/d .functor NOR 1, L_0x1fe6150, L_0x1fe62b0, C4<0>, C4<0>;
L_0x1fe3fa0 .delay 1 (20,20,20) L_0x1fe3fa0/d;
L_0x1fe4060/d .functor XOR 1, L_0x1fe6150, L_0x1fe62b0, C4<0>, C4<0>;
L_0x1fe4060 .delay 1 (40,40,40) L_0x1fe4060/d;
L_0x1fe4b10/d .functor NOT 1, L_0x1fe3ab0, C4<0>, C4<0>, C4<0>;
L_0x1fe4b10 .delay 1 (10,10,10) L_0x1fe4b10/d;
L_0x1fe4c70/d .functor NOT 1, L_0x1fe3b50, C4<0>, C4<0>, C4<0>;
L_0x1fe4c70 .delay 1 (10,10,10) L_0x1fe4c70/d;
L_0x1fe4d30/d .functor NOT 1, L_0x1fe3bf0, C4<0>, C4<0>, C4<0>;
L_0x1fe4d30 .delay 1 (10,10,10) L_0x1fe4d30/d;
L_0x1fe4ee0/d .functor AND 1, L_0x1fe4430, L_0x1fe4b10, L_0x1fe4c70, L_0x1fe4d30;
L_0x1fe4ee0 .delay 1 (80,80,80) L_0x1fe4ee0/d;
L_0x1fe5090/d .functor AND 1, L_0x1fe4430, L_0x1fe3ab0, L_0x1fe4c70, L_0x1fe4d30;
L_0x1fe5090 .delay 1 (80,80,80) L_0x1fe5090/d;
L_0x1fe52a0/d .functor AND 1, L_0x1fe4060, L_0x1fe4b10, L_0x1fe3b50, L_0x1fe4d30;
L_0x1fe52a0 .delay 1 (80,80,80) L_0x1fe52a0/d;
L_0x1fe5480/d .functor AND 1, L_0x1fe4430, L_0x1fe3ab0, L_0x1fe3b50, L_0x1fe4d30;
L_0x1fe5480 .delay 1 (80,80,80) L_0x1fe5480/d;
L_0x1fe5650/d .functor AND 1, L_0x1fe37b0, L_0x1fe4b10, L_0x1fe4c70, L_0x1fe3bf0;
L_0x1fe5650 .delay 1 (80,80,80) L_0x1fe5650/d;
L_0x1fe5830/d .functor AND 1, L_0x1fc3c20, L_0x1fe3ab0, L_0x1fe4c70, L_0x1fe3bf0;
L_0x1fe5830 .delay 1 (80,80,80) L_0x1fe5830/d;
L_0x1fe55e0/d .functor AND 1, L_0x1fe3fa0, L_0x1fe4b10, L_0x1fe3b50, L_0x1fe3bf0;
L_0x1fe55e0 .delay 1 (80,80,80) L_0x1fe55e0/d;
L_0x1fe5bc0/d .functor AND 1, L_0x1fe2f90, L_0x1fe3ab0, L_0x1fe3b50, L_0x1fe3bf0;
L_0x1fe5bc0 .delay 1 (80,80,80) L_0x1fe5bc0/d;
L_0x1fe5d60/0/0 .functor OR 1, L_0x1fe4ee0, L_0x1fe5090, L_0x1fe52a0, L_0x1fe5650;
L_0x1fe5d60/0/4 .functor OR 1, L_0x1fe5830, L_0x1fe55e0, L_0x1fe5bc0, L_0x1fe5480;
L_0x1fe5d60/d .functor OR 1, L_0x1fe5d60/0/0, L_0x1fe5d60/0/4, C4<0>, C4<0>;
L_0x1fe5d60 .delay 1 (160,160,160) L_0x1fe5d60/d;
v0x1ee0240_0 .net "a", 0 0, L_0x1fe6150;  1 drivers
v0x1ee0300_0 .net "addSub", 0 0, L_0x1fe4430;  1 drivers
v0x1ee03d0_0 .net "andRes", 0 0, L_0x1fe37b0;  1 drivers
v0x1ee04a0_0 .net "b", 0 0, L_0x1fe62b0;  1 drivers
v0x1ee0570_0 .net "carryIn", 0 0, L_0x1fe3ed0;  1 drivers
v0x1ee0610_0 .net "carryOut", 0 0, L_0x1fe4910;  1 drivers
v0x1ee06e0_0 .net "initialResult", 0 0, L_0x1fe5d60;  1 drivers
v0x1ee0780_0 .net "isAdd", 0 0, L_0x1fe4ee0;  1 drivers
v0x1ee0820_0 .net "isAnd", 0 0, L_0x1fe5650;  1 drivers
v0x1ee0950_0 .net "isNand", 0 0, L_0x1fe5830;  1 drivers
v0x1ee09f0_0 .net "isNor", 0 0, L_0x1fe55e0;  1 drivers
v0x1ee0a90_0 .net "isOr", 0 0, L_0x1fe5bc0;  1 drivers
v0x1ee0b50_0 .net "isSLT", 0 0, L_0x1fe5480;  1 drivers
v0x1ee0c10_0 .net "isSub", 0 0, L_0x1fe5090;  1 drivers
v0x1ee0cd0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ee0d70_0 .net "isXor", 0 0, L_0x1fe52a0;  1 drivers
v0x1ee0e30_0 .net "nandRes", 0 0, L_0x1fc3c20;  1 drivers
v0x1ee0fe0_0 .net "norRes", 0 0, L_0x1fe3fa0;  1 drivers
v0x1ee1080_0 .net "orRes", 0 0, L_0x1fe2f90;  1 drivers
v0x1ee1120_0 .net "s0", 0 0, L_0x1fe3ab0;  1 drivers
v0x1ee11c0_0 .net "s0inv", 0 0, L_0x1fe4b10;  1 drivers
v0x1ee1280_0 .net "s1", 0 0, L_0x1fe3b50;  1 drivers
v0x1ee1340_0 .net "s1inv", 0 0, L_0x1fe4c70;  1 drivers
v0x1ee1400_0 .net "s2", 0 0, L_0x1fe3bf0;  1 drivers
v0x1ee14c0_0 .net "s2inv", 0 0, L_0x1fe4d30;  1 drivers
v0x1ee1580_0 .net "xorRes", 0 0, L_0x1fe4060;  1 drivers
S_0x1edf600 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1edf300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fe41c0/d .functor XOR 1, L_0x1fe62b0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fe41c0 .delay 1 (40,40,40) L_0x1fe41c0/d;
L_0x1fe4280/d .functor XOR 1, L_0x1fe6150, L_0x1fe41c0, C4<0>, C4<0>;
L_0x1fe4280 .delay 1 (40,40,40) L_0x1fe4280/d;
L_0x1fe4430/d .functor XOR 1, L_0x1fe4280, L_0x1fe3ed0, C4<0>, C4<0>;
L_0x1fe4430 .delay 1 (40,40,40) L_0x1fe4430/d;
L_0x1fe4630/d .functor AND 1, L_0x1fe6150, L_0x1fe41c0, C4<1>, C4<1>;
L_0x1fe4630 .delay 1 (40,40,40) L_0x1fe4630/d;
L_0x1fe48a0/d .functor AND 1, L_0x1fe4280, L_0x1fe3ed0, C4<1>, C4<1>;
L_0x1fe48a0 .delay 1 (40,40,40) L_0x1fe48a0/d;
L_0x1fe4910/d .functor OR 1, L_0x1fe4630, L_0x1fe48a0, C4<0>, C4<0>;
L_0x1fe4910 .delay 1 (40,40,40) L_0x1fe4910/d;
v0x1edf8d0_0 .net "AandB", 0 0, L_0x1fe4630;  1 drivers
v0x1edf9b0_0 .net "BxorSub", 0 0, L_0x1fe41c0;  1 drivers
v0x1edfa70_0 .net "a", 0 0, L_0x1fe6150;  alias, 1 drivers
v0x1edfb40_0 .net "b", 0 0, L_0x1fe62b0;  alias, 1 drivers
v0x1edfc00_0 .net "carryin", 0 0, L_0x1fe3ed0;  alias, 1 drivers
v0x1edfd10_0 .net "carryout", 0 0, L_0x1fe4910;  alias, 1 drivers
v0x1edfdd0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1edfe70_0 .net "res", 0 0, L_0x1fe4430;  alias, 1 drivers
v0x1edff30_0 .net "xAorB", 0 0, L_0x1fe4280;  1 drivers
v0x1ee0080_0 .net "xAorBandCin", 0 0, L_0x1fe48a0;  1 drivers
S_0x1ee1760 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ee1920 .param/l "i" 0 3 165, +C4<011000>;
S_0x1ee19e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ee1760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fe61f0/d .functor AND 1, L_0x1fe8b90, L_0x1fe8cf0, C4<1>, C4<1>;
L_0x1fe61f0 .delay 1 (40,40,40) L_0x1fe61f0/d;
L_0x1fe3d30/d .functor NAND 1, L_0x1fe8b90, L_0x1fe8cf0, C4<1>, C4<1>;
L_0x1fe3d30 .delay 1 (20,20,20) L_0x1fe3d30/d;
L_0x1fe68f0/d .functor OR 1, L_0x1fe8b90, L_0x1fe8cf0, C4<0>, C4<0>;
L_0x1fe68f0 .delay 1 (40,40,40) L_0x1fe68f0/d;
L_0x1fe6a80/d .functor NOR 1, L_0x1fe8b90, L_0x1fe8cf0, C4<0>, C4<0>;
L_0x1fe6a80 .delay 1 (20,20,20) L_0x1fe6a80/d;
L_0x1fe6b40/d .functor XOR 1, L_0x1fe8b90, L_0x1fe8cf0, C4<0>, C4<0>;
L_0x1fe6b40 .delay 1 (40,40,40) L_0x1fe6b40/d;
L_0x1fe7550/d .functor NOT 1, L_0x1fe64f0, C4<0>, C4<0>, C4<0>;
L_0x1fe7550 .delay 1 (10,10,10) L_0x1fe7550/d;
L_0x1fe76b0/d .functor NOT 1, L_0x1fe6590, C4<0>, C4<0>, C4<0>;
L_0x1fe76b0 .delay 1 (10,10,10) L_0x1fe76b0/d;
L_0x1fe7770/d .functor NOT 1, L_0x1fe6630, C4<0>, C4<0>, C4<0>;
L_0x1fe7770 .delay 1 (10,10,10) L_0x1fe7770/d;
L_0x1fe7920/d .functor AND 1, L_0x1fe6e70, L_0x1fe7550, L_0x1fe76b0, L_0x1fe7770;
L_0x1fe7920 .delay 1 (80,80,80) L_0x1fe7920/d;
L_0x1fe7ad0/d .functor AND 1, L_0x1fe6e70, L_0x1fe64f0, L_0x1fe76b0, L_0x1fe7770;
L_0x1fe7ad0 .delay 1 (80,80,80) L_0x1fe7ad0/d;
L_0x1fe7ce0/d .functor AND 1, L_0x1fe6b40, L_0x1fe7550, L_0x1fe6590, L_0x1fe7770;
L_0x1fe7ce0 .delay 1 (80,80,80) L_0x1fe7ce0/d;
L_0x1fe7ec0/d .functor AND 1, L_0x1fe6e70, L_0x1fe64f0, L_0x1fe6590, L_0x1fe7770;
L_0x1fe7ec0 .delay 1 (80,80,80) L_0x1fe7ec0/d;
L_0x1fe8090/d .functor AND 1, L_0x1fe61f0, L_0x1fe7550, L_0x1fe76b0, L_0x1fe6630;
L_0x1fe8090 .delay 1 (80,80,80) L_0x1fe8090/d;
L_0x1fe8270/d .functor AND 1, L_0x1fe3d30, L_0x1fe64f0, L_0x1fe76b0, L_0x1fe6630;
L_0x1fe8270 .delay 1 (80,80,80) L_0x1fe8270/d;
L_0x1fe8020/d .functor AND 1, L_0x1fe6a80, L_0x1fe7550, L_0x1fe6590, L_0x1fe6630;
L_0x1fe8020 .delay 1 (80,80,80) L_0x1fe8020/d;
L_0x1fe8600/d .functor AND 1, L_0x1fe68f0, L_0x1fe64f0, L_0x1fe6590, L_0x1fe6630;
L_0x1fe8600 .delay 1 (80,80,80) L_0x1fe8600/d;
L_0x1fe87a0/0/0 .functor OR 1, L_0x1fe7920, L_0x1fe7ad0, L_0x1fe7ce0, L_0x1fe8090;
L_0x1fe87a0/0/4 .functor OR 1, L_0x1fe8270, L_0x1fe8020, L_0x1fe8600, L_0x1fe7ec0;
L_0x1fe87a0/d .functor OR 1, L_0x1fe87a0/0/0, L_0x1fe87a0/0/4, C4<0>, C4<0>;
L_0x1fe87a0 .delay 1 (160,160,160) L_0x1fe87a0/d;
v0x1ee28e0_0 .net "a", 0 0, L_0x1fe8b90;  1 drivers
v0x1ee29a0_0 .net "addSub", 0 0, L_0x1fe6e70;  1 drivers
v0x1ee2a70_0 .net "andRes", 0 0, L_0x1fe61f0;  1 drivers
v0x1ee2b40_0 .net "b", 0 0, L_0x1fe8cf0;  1 drivers
v0x1ee2c10_0 .net "carryIn", 0 0, L_0x1fe69b0;  1 drivers
v0x1ee2cb0_0 .net "carryOut", 0 0, L_0x1fe7350;  1 drivers
v0x1ee2d80_0 .net "initialResult", 0 0, L_0x1fe87a0;  1 drivers
v0x1ee2e20_0 .net "isAdd", 0 0, L_0x1fe7920;  1 drivers
v0x1ee2ec0_0 .net "isAnd", 0 0, L_0x1fe8090;  1 drivers
v0x1ee2ff0_0 .net "isNand", 0 0, L_0x1fe8270;  1 drivers
v0x1ee3090_0 .net "isNor", 0 0, L_0x1fe8020;  1 drivers
v0x1ee3130_0 .net "isOr", 0 0, L_0x1fe8600;  1 drivers
v0x1ee31f0_0 .net "isSLT", 0 0, L_0x1fe7ec0;  1 drivers
v0x1ee32b0_0 .net "isSub", 0 0, L_0x1fe7ad0;  1 drivers
v0x1ee3370_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ee3410_0 .net "isXor", 0 0, L_0x1fe7ce0;  1 drivers
v0x1ee34d0_0 .net "nandRes", 0 0, L_0x1fe3d30;  1 drivers
v0x1ee3680_0 .net "norRes", 0 0, L_0x1fe6a80;  1 drivers
v0x1ee3720_0 .net "orRes", 0 0, L_0x1fe68f0;  1 drivers
v0x1ee37c0_0 .net "s0", 0 0, L_0x1fe64f0;  1 drivers
v0x1ee3860_0 .net "s0inv", 0 0, L_0x1fe7550;  1 drivers
v0x1ee3920_0 .net "s1", 0 0, L_0x1fe6590;  1 drivers
v0x1ee39e0_0 .net "s1inv", 0 0, L_0x1fe76b0;  1 drivers
v0x1ee3aa0_0 .net "s2", 0 0, L_0x1fe6630;  1 drivers
v0x1ee3b60_0 .net "s2inv", 0 0, L_0x1fe7770;  1 drivers
v0x1ee3c20_0 .net "xorRes", 0 0, L_0x1fe6b40;  1 drivers
S_0x1ee1ce0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ee19e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fe6ca0/d .functor XOR 1, L_0x1fe8cf0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fe6ca0 .delay 1 (40,40,40) L_0x1fe6ca0/d;
L_0x1fe6d10/d .functor XOR 1, L_0x1fe8b90, L_0x1fe6ca0, C4<0>, C4<0>;
L_0x1fe6d10 .delay 1 (40,40,40) L_0x1fe6d10/d;
L_0x1fe6e70/d .functor XOR 1, L_0x1fe6d10, L_0x1fe69b0, C4<0>, C4<0>;
L_0x1fe6e70 .delay 1 (40,40,40) L_0x1fe6e70/d;
L_0x1fe7070/d .functor AND 1, L_0x1fe8b90, L_0x1fe6ca0, C4<1>, C4<1>;
L_0x1fe7070 .delay 1 (40,40,40) L_0x1fe7070/d;
L_0x1fe72e0/d .functor AND 1, L_0x1fe6d10, L_0x1fe69b0, C4<1>, C4<1>;
L_0x1fe72e0 .delay 1 (40,40,40) L_0x1fe72e0/d;
L_0x1fe7350/d .functor OR 1, L_0x1fe7070, L_0x1fe72e0, C4<0>, C4<0>;
L_0x1fe7350 .delay 1 (40,40,40) L_0x1fe7350/d;
v0x1ee1f70_0 .net "AandB", 0 0, L_0x1fe7070;  1 drivers
v0x1ee2050_0 .net "BxorSub", 0 0, L_0x1fe6ca0;  1 drivers
v0x1ee2110_0 .net "a", 0 0, L_0x1fe8b90;  alias, 1 drivers
v0x1ee21e0_0 .net "b", 0 0, L_0x1fe8cf0;  alias, 1 drivers
v0x1ee22a0_0 .net "carryin", 0 0, L_0x1fe69b0;  alias, 1 drivers
v0x1ee23b0_0 .net "carryout", 0 0, L_0x1fe7350;  alias, 1 drivers
v0x1ee2470_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ee2510_0 .net "res", 0 0, L_0x1fe6e70;  alias, 1 drivers
v0x1ee25d0_0 .net "xAorB", 0 0, L_0x1fe6d10;  1 drivers
v0x1ee2720_0 .net "xAorBandCin", 0 0, L_0x1fe72e0;  1 drivers
S_0x1ee3e00 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ee3fc0 .param/l "i" 0 3 165, +C4<011001>;
S_0x1ee4080 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ee3e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fe8c30/d .functor AND 1, L_0x1feb5e0, L_0x1feb740, C4<1>, C4<1>;
L_0x1fe8c30 .delay 1 (40,40,40) L_0x1fe8c30/d;
L_0x1fe8460/d .functor NAND 1, L_0x1feb5e0, L_0x1feb740, C4<1>, C4<1>;
L_0x1fe8460 .delay 1 (20,20,20) L_0x1fe8460/d;
L_0x1fe6810/d .functor OR 1, L_0x1feb5e0, L_0x1feb740, C4<0>, C4<0>;
L_0x1fe6810 .delay 1 (40,40,40) L_0x1fe6810/d;
L_0x1fe9480/d .functor NOR 1, L_0x1feb5e0, L_0x1feb740, C4<0>, C4<0>;
L_0x1fe9480 .delay 1 (20,20,20) L_0x1fe9480/d;
L_0x1fe9540/d .functor XOR 1, L_0x1feb5e0, L_0x1feb740, C4<0>, C4<0>;
L_0x1fe9540 .delay 1 (40,40,40) L_0x1fe9540/d;
L_0x1fe9fa0/d .functor NOT 1, L_0x1fe8f30, C4<0>, C4<0>, C4<0>;
L_0x1fe9fa0 .delay 1 (10,10,10) L_0x1fe9fa0/d;
L_0x1fea100/d .functor NOT 1, L_0x1fe8fd0, C4<0>, C4<0>, C4<0>;
L_0x1fea100 .delay 1 (10,10,10) L_0x1fea100/d;
L_0x1fea1c0/d .functor NOT 1, L_0x1fe9070, C4<0>, C4<0>, C4<0>;
L_0x1fea1c0 .delay 1 (10,10,10) L_0x1fea1c0/d;
L_0x1fea370/d .functor AND 1, L_0x1fe98c0, L_0x1fe9fa0, L_0x1fea100, L_0x1fea1c0;
L_0x1fea370 .delay 1 (80,80,80) L_0x1fea370/d;
L_0x1fea520/d .functor AND 1, L_0x1fe98c0, L_0x1fe8f30, L_0x1fea100, L_0x1fea1c0;
L_0x1fea520 .delay 1 (80,80,80) L_0x1fea520/d;
L_0x1fea730/d .functor AND 1, L_0x1fe9540, L_0x1fe9fa0, L_0x1fe8fd0, L_0x1fea1c0;
L_0x1fea730 .delay 1 (80,80,80) L_0x1fea730/d;
L_0x1fea910/d .functor AND 1, L_0x1fe98c0, L_0x1fe8f30, L_0x1fe8fd0, L_0x1fea1c0;
L_0x1fea910 .delay 1 (80,80,80) L_0x1fea910/d;
L_0x1feaae0/d .functor AND 1, L_0x1fe8c30, L_0x1fe9fa0, L_0x1fea100, L_0x1fe9070;
L_0x1feaae0 .delay 1 (80,80,80) L_0x1feaae0/d;
L_0x1feacc0/d .functor AND 1, L_0x1fe8460, L_0x1fe8f30, L_0x1fea100, L_0x1fe9070;
L_0x1feacc0 .delay 1 (80,80,80) L_0x1feacc0/d;
L_0x1feaa70/d .functor AND 1, L_0x1fe9480, L_0x1fe9fa0, L_0x1fe8fd0, L_0x1fe9070;
L_0x1feaa70 .delay 1 (80,80,80) L_0x1feaa70/d;
L_0x1feb050/d .functor AND 1, L_0x1fe6810, L_0x1fe8f30, L_0x1fe8fd0, L_0x1fe9070;
L_0x1feb050 .delay 1 (80,80,80) L_0x1feb050/d;
L_0x1feb1f0/0/0 .functor OR 1, L_0x1fea370, L_0x1fea520, L_0x1fea730, L_0x1feaae0;
L_0x1feb1f0/0/4 .functor OR 1, L_0x1feacc0, L_0x1feaa70, L_0x1feb050, L_0x1fea910;
L_0x1feb1f0/d .functor OR 1, L_0x1feb1f0/0/0, L_0x1feb1f0/0/4, C4<0>, C4<0>;
L_0x1feb1f0 .delay 1 (160,160,160) L_0x1feb1f0/d;
v0x1ee4f80_0 .net "a", 0 0, L_0x1feb5e0;  1 drivers
v0x1ee5040_0 .net "addSub", 0 0, L_0x1fe98c0;  1 drivers
v0x1ee5110_0 .net "andRes", 0 0, L_0x1fe8c30;  1 drivers
v0x1ee51e0_0 .net "b", 0 0, L_0x1feb740;  1 drivers
v0x1ee52b0_0 .net "carryIn", 0 0, L_0x1fe93b0;  1 drivers
v0x1ee5350_0 .net "carryOut", 0 0, L_0x1fe9da0;  1 drivers
v0x1ee5420_0 .net "initialResult", 0 0, L_0x1feb1f0;  1 drivers
v0x1ee54c0_0 .net "isAdd", 0 0, L_0x1fea370;  1 drivers
v0x1ee5560_0 .net "isAnd", 0 0, L_0x1feaae0;  1 drivers
v0x1ee5690_0 .net "isNand", 0 0, L_0x1feacc0;  1 drivers
v0x1ee5730_0 .net "isNor", 0 0, L_0x1feaa70;  1 drivers
v0x1ee57d0_0 .net "isOr", 0 0, L_0x1feb050;  1 drivers
v0x1ee5890_0 .net "isSLT", 0 0, L_0x1fea910;  1 drivers
v0x1ee5950_0 .net "isSub", 0 0, L_0x1fea520;  1 drivers
v0x1ee5a10_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ee5ab0_0 .net "isXor", 0 0, L_0x1fea730;  1 drivers
v0x1ee5b70_0 .net "nandRes", 0 0, L_0x1fe8460;  1 drivers
v0x1ee5d20_0 .net "norRes", 0 0, L_0x1fe9480;  1 drivers
v0x1ee5dc0_0 .net "orRes", 0 0, L_0x1fe6810;  1 drivers
v0x1ee5e60_0 .net "s0", 0 0, L_0x1fe8f30;  1 drivers
v0x1ee5f00_0 .net "s0inv", 0 0, L_0x1fe9fa0;  1 drivers
v0x1ee5fc0_0 .net "s1", 0 0, L_0x1fe8fd0;  1 drivers
v0x1ee6080_0 .net "s1inv", 0 0, L_0x1fea100;  1 drivers
v0x1ee6140_0 .net "s2", 0 0, L_0x1fe9070;  1 drivers
v0x1ee6200_0 .net "s2inv", 0 0, L_0x1fea1c0;  1 drivers
v0x1ee62c0_0 .net "xorRes", 0 0, L_0x1fe9540;  1 drivers
S_0x1ee4380 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ee4080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fe96a0/d .functor XOR 1, L_0x1feb740, L_0x1fff150, C4<0>, C4<0>;
L_0x1fe96a0 .delay 1 (40,40,40) L_0x1fe96a0/d;
L_0x1fe9710/d .functor XOR 1, L_0x1feb5e0, L_0x1fe96a0, C4<0>, C4<0>;
L_0x1fe9710 .delay 1 (40,40,40) L_0x1fe9710/d;
L_0x1fe98c0/d .functor XOR 1, L_0x1fe9710, L_0x1fe93b0, C4<0>, C4<0>;
L_0x1fe98c0 .delay 1 (40,40,40) L_0x1fe98c0/d;
L_0x1fe9ac0/d .functor AND 1, L_0x1feb5e0, L_0x1fe96a0, C4<1>, C4<1>;
L_0x1fe9ac0 .delay 1 (40,40,40) L_0x1fe9ac0/d;
L_0x1fe9d30/d .functor AND 1, L_0x1fe9710, L_0x1fe93b0, C4<1>, C4<1>;
L_0x1fe9d30 .delay 1 (40,40,40) L_0x1fe9d30/d;
L_0x1fe9da0/d .functor OR 1, L_0x1fe9ac0, L_0x1fe9d30, C4<0>, C4<0>;
L_0x1fe9da0 .delay 1 (40,40,40) L_0x1fe9da0/d;
v0x1ee4610_0 .net "AandB", 0 0, L_0x1fe9ac0;  1 drivers
v0x1ee46f0_0 .net "BxorSub", 0 0, L_0x1fe96a0;  1 drivers
v0x1ee47b0_0 .net "a", 0 0, L_0x1feb5e0;  alias, 1 drivers
v0x1ee4880_0 .net "b", 0 0, L_0x1feb740;  alias, 1 drivers
v0x1ee4940_0 .net "carryin", 0 0, L_0x1fe93b0;  alias, 1 drivers
v0x1ee4a50_0 .net "carryout", 0 0, L_0x1fe9da0;  alias, 1 drivers
v0x1ee4b10_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ee4bb0_0 .net "res", 0 0, L_0x1fe98c0;  alias, 1 drivers
v0x1ee4c70_0 .net "xAorB", 0 0, L_0x1fe9710;  1 drivers
v0x1ee4dc0_0 .net "xAorBandCin", 0 0, L_0x1fe9d30;  1 drivers
S_0x1ee64a0 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ee6660 .param/l "i" 0 3 165, +C4<011010>;
S_0x1ee6720 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ee64a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1feb680/d .functor AND 1, L_0x1fedfe0, L_0x1fc33f0, C4<1>, C4<1>;
L_0x1feb680 .delay 1 (40,40,40) L_0x1feb680/d;
L_0x1feaeb0/d .functor NAND 1, L_0x1fedfe0, L_0x1fc33f0, C4<1>, C4<1>;
L_0x1feaeb0 .delay 1 (20,20,20) L_0x1feaeb0/d;
L_0x1fe91b0/d .functor OR 1, L_0x1fedfe0, L_0x1fc33f0, C4<0>, C4<0>;
L_0x1fe91b0 .delay 1 (40,40,40) L_0x1fe91b0/d;
L_0x1febec0/d .functor NOR 1, L_0x1fedfe0, L_0x1fc33f0, C4<0>, C4<0>;
L_0x1febec0 .delay 1 (20,20,20) L_0x1febec0/d;
L_0x1febf80/d .functor XOR 1, L_0x1fedfe0, L_0x1fc33f0, C4<0>, C4<0>;
L_0x1febf80 .delay 1 (40,40,40) L_0x1febf80/d;
L_0x1feca10/d .functor NOT 1, L_0x1feb990, C4<0>, C4<0>, C4<0>;
L_0x1feca10 .delay 1 (10,10,10) L_0x1feca10/d;
L_0x1ee7cc0/d .functor NOT 1, L_0x1feba30, C4<0>, C4<0>, C4<0>;
L_0x1ee7cc0 .delay 1 (10,10,10) L_0x1ee7cc0/d;
L_0x1fecbc0/d .functor NOT 1, L_0x1febad0, C4<0>, C4<0>, C4<0>;
L_0x1fecbc0 .delay 1 (10,10,10) L_0x1fecbc0/d;
L_0x1fecd70/d .functor AND 1, L_0x1fec350, L_0x1feca10, L_0x1ee7cc0, L_0x1fecbc0;
L_0x1fecd70 .delay 1 (80,80,80) L_0x1fecd70/d;
L_0x1fecf20/d .functor AND 1, L_0x1fec350, L_0x1feb990, L_0x1ee7cc0, L_0x1fecbc0;
L_0x1fecf20 .delay 1 (80,80,80) L_0x1fecf20/d;
L_0x1fed130/d .functor AND 1, L_0x1febf80, L_0x1feca10, L_0x1feba30, L_0x1fecbc0;
L_0x1fed130 .delay 1 (80,80,80) L_0x1fed130/d;
L_0x1fed310/d .functor AND 1, L_0x1fec350, L_0x1feb990, L_0x1feba30, L_0x1fecbc0;
L_0x1fed310 .delay 1 (80,80,80) L_0x1fed310/d;
L_0x1fed4e0/d .functor AND 1, L_0x1feb680, L_0x1feca10, L_0x1ee7cc0, L_0x1febad0;
L_0x1fed4e0 .delay 1 (80,80,80) L_0x1fed4e0/d;
L_0x1fed6c0/d .functor AND 1, L_0x1feaeb0, L_0x1feb990, L_0x1ee7cc0, L_0x1febad0;
L_0x1fed6c0 .delay 1 (80,80,80) L_0x1fed6c0/d;
L_0x1fed470/d .functor AND 1, L_0x1febec0, L_0x1feca10, L_0x1feba30, L_0x1febad0;
L_0x1fed470 .delay 1 (80,80,80) L_0x1fed470/d;
L_0x1feda50/d .functor AND 1, L_0x1fe91b0, L_0x1feb990, L_0x1feba30, L_0x1febad0;
L_0x1feda50 .delay 1 (80,80,80) L_0x1feda50/d;
L_0x1fedbf0/0/0 .functor OR 1, L_0x1fecd70, L_0x1fecf20, L_0x1fed130, L_0x1fed4e0;
L_0x1fedbf0/0/4 .functor OR 1, L_0x1fed6c0, L_0x1fed470, L_0x1feda50, L_0x1fed310;
L_0x1fedbf0/d .functor OR 1, L_0x1fedbf0/0/0, L_0x1fedbf0/0/4, C4<0>, C4<0>;
L_0x1fedbf0 .delay 1 (160,160,160) L_0x1fedbf0/d;
v0x1ee7620_0 .net "a", 0 0, L_0x1fedfe0;  1 drivers
v0x1ee76e0_0 .net "addSub", 0 0, L_0x1fec350;  1 drivers
v0x1ee77b0_0 .net "andRes", 0 0, L_0x1feb680;  1 drivers
v0x1ee7880_0 .net "b", 0 0, L_0x1fc33f0;  1 drivers
v0x1ee7950_0 .net "carryIn", 0 0, L_0x1feb8f0;  1 drivers
v0x1ee79f0_0 .net "carryOut", 0 0, L_0x1fec810;  1 drivers
v0x1ee7ac0_0 .net "initialResult", 0 0, L_0x1fedbf0;  1 drivers
v0x1ee7b60_0 .net "isAdd", 0 0, L_0x1fecd70;  1 drivers
v0x1ee7c00_0 .net "isAnd", 0 0, L_0x1fed4e0;  1 drivers
v0x1ee7d30_0 .net "isNand", 0 0, L_0x1fed6c0;  1 drivers
v0x1ee7dd0_0 .net "isNor", 0 0, L_0x1fed470;  1 drivers
v0x1ee7e70_0 .net "isOr", 0 0, L_0x1feda50;  1 drivers
v0x1ee7f30_0 .net "isSLT", 0 0, L_0x1fed310;  1 drivers
v0x1ee7ff0_0 .net "isSub", 0 0, L_0x1fecf20;  1 drivers
v0x1ee80b0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ee8150_0 .net "isXor", 0 0, L_0x1fed130;  1 drivers
v0x1ee8210_0 .net "nandRes", 0 0, L_0x1feaeb0;  1 drivers
v0x1ee83c0_0 .net "norRes", 0 0, L_0x1febec0;  1 drivers
v0x1ee8460_0 .net "orRes", 0 0, L_0x1fe91b0;  1 drivers
v0x1ee8500_0 .net "s0", 0 0, L_0x1feb990;  1 drivers
v0x1ee85a0_0 .net "s0inv", 0 0, L_0x1feca10;  1 drivers
v0x1ee8660_0 .net "s1", 0 0, L_0x1feba30;  1 drivers
v0x1ee8720_0 .net "s1inv", 0 0, L_0x1ee7cc0;  1 drivers
v0x1ee87e0_0 .net "s2", 0 0, L_0x1febad0;  1 drivers
v0x1ee88a0_0 .net "s2inv", 0 0, L_0x1fecbc0;  1 drivers
v0x1ee8960_0 .net "xorRes", 0 0, L_0x1febf80;  1 drivers
S_0x1ee6a20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ee6720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fec0e0/d .functor XOR 1, L_0x1fc33f0, L_0x1fff150, C4<0>, C4<0>;
L_0x1fec0e0 .delay 1 (40,40,40) L_0x1fec0e0/d;
L_0x1fec1a0/d .functor XOR 1, L_0x1fedfe0, L_0x1fec0e0, C4<0>, C4<0>;
L_0x1fec1a0 .delay 1 (40,40,40) L_0x1fec1a0/d;
L_0x1fec350/d .functor XOR 1, L_0x1fec1a0, L_0x1feb8f0, C4<0>, C4<0>;
L_0x1fec350 .delay 1 (40,40,40) L_0x1fec350/d;
L_0x1fec550/d .functor AND 1, L_0x1fedfe0, L_0x1fec0e0, C4<1>, C4<1>;
L_0x1fec550 .delay 1 (40,40,40) L_0x1fec550/d;
L_0x1fe9220/d .functor AND 1, L_0x1fec1a0, L_0x1feb8f0, C4<1>, C4<1>;
L_0x1fe9220 .delay 1 (40,40,40) L_0x1fe9220/d;
L_0x1fec810/d .functor OR 1, L_0x1fec550, L_0x1fe9220, C4<0>, C4<0>;
L_0x1fec810 .delay 1 (40,40,40) L_0x1fec810/d;
v0x1ee6cb0_0 .net "AandB", 0 0, L_0x1fec550;  1 drivers
v0x1ee6d90_0 .net "BxorSub", 0 0, L_0x1fec0e0;  1 drivers
v0x1ee6e50_0 .net "a", 0 0, L_0x1fedfe0;  alias, 1 drivers
v0x1ee6f20_0 .net "b", 0 0, L_0x1fc33f0;  alias, 1 drivers
v0x1ee6fe0_0 .net "carryin", 0 0, L_0x1feb8f0;  alias, 1 drivers
v0x1ee70f0_0 .net "carryout", 0 0, L_0x1fec810;  alias, 1 drivers
v0x1ee71b0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ee7250_0 .net "res", 0 0, L_0x1fec350;  alias, 1 drivers
v0x1ee7310_0 .net "xAorB", 0 0, L_0x1fec1a0;  1 drivers
v0x1ee7460_0 .net "xAorBandCin", 0 0, L_0x1fe9220;  1 drivers
S_0x1ee8b40 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ee8d00 .param/l "i" 0 3 165, +C4<011011>;
S_0x1ee8dc0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ee8b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fee080/d .functor AND 1, L_0x1ff0c20, L_0x1ff0d80, C4<1>, C4<1>;
L_0x1fee080 .delay 1 (40,40,40) L_0x1fee080/d;
L_0x1febd70/d .functor NAND 1, L_0x1ff0c20, L_0x1ff0d80, C4<1>, C4<1>;
L_0x1febd70 .delay 1 (20,20,20) L_0x1febd70/d;
L_0x1febc10/d .functor OR 1, L_0x1ff0c20, L_0x1ff0d80, C4<0>, C4<0>;
L_0x1febc10 .delay 1 (40,40,40) L_0x1febc10/d;
L_0x1feeb00/d .functor NOR 1, L_0x1ff0c20, L_0x1ff0d80, C4<0>, C4<0>;
L_0x1feeb00 .delay 1 (20,20,20) L_0x1feeb00/d;
L_0x1feebc0/d .functor XOR 1, L_0x1ff0c20, L_0x1ff0d80, C4<0>, C4<0>;
L_0x1feebc0 .delay 1 (40,40,40) L_0x1feebc0/d;
L_0x1fef650/d .functor NOT 1, L_0x1ff1060, C4<0>, C4<0>, C4<0>;
L_0x1fef650 .delay 1 (10,10,10) L_0x1fef650/d;
L_0x1eea360/d .functor NOT 1, L_0x1fee550, C4<0>, C4<0>, C4<0>;
L_0x1eea360 .delay 1 (10,10,10) L_0x1eea360/d;
L_0x1fef800/d .functor NOT 1, L_0x1fee5f0, C4<0>, C4<0>, C4<0>;
L_0x1fef800 .delay 1 (10,10,10) L_0x1fef800/d;
L_0x1fef9b0/d .functor AND 1, L_0x1feef90, L_0x1fef650, L_0x1eea360, L_0x1fef800;
L_0x1fef9b0 .delay 1 (80,80,80) L_0x1fef9b0/d;
L_0x1fefb60/d .functor AND 1, L_0x1feef90, L_0x1ff1060, L_0x1eea360, L_0x1fef800;
L_0x1fefb60 .delay 1 (80,80,80) L_0x1fefb60/d;
L_0x1fefd70/d .functor AND 1, L_0x1feebc0, L_0x1fef650, L_0x1fee550, L_0x1fef800;
L_0x1fefd70 .delay 1 (80,80,80) L_0x1fefd70/d;
L_0x1feff50/d .functor AND 1, L_0x1feef90, L_0x1ff1060, L_0x1fee550, L_0x1fef800;
L_0x1feff50 .delay 1 (80,80,80) L_0x1feff50/d;
L_0x1ff0120/d .functor AND 1, L_0x1fee080, L_0x1fef650, L_0x1eea360, L_0x1fee5f0;
L_0x1ff0120 .delay 1 (80,80,80) L_0x1ff0120/d;
L_0x1ff0300/d .functor AND 1, L_0x1febd70, L_0x1ff1060, L_0x1eea360, L_0x1fee5f0;
L_0x1ff0300 .delay 1 (80,80,80) L_0x1ff0300/d;
L_0x1ff00b0/d .functor AND 1, L_0x1feeb00, L_0x1fef650, L_0x1fee550, L_0x1fee5f0;
L_0x1ff00b0 .delay 1 (80,80,80) L_0x1ff00b0/d;
L_0x1ff0690/d .functor AND 1, L_0x1febc10, L_0x1ff1060, L_0x1fee550, L_0x1fee5f0;
L_0x1ff0690 .delay 1 (80,80,80) L_0x1ff0690/d;
L_0x1ff0830/0/0 .functor OR 1, L_0x1fef9b0, L_0x1fefb60, L_0x1fefd70, L_0x1ff0120;
L_0x1ff0830/0/4 .functor OR 1, L_0x1ff0300, L_0x1ff00b0, L_0x1ff0690, L_0x1feff50;
L_0x1ff0830/d .functor OR 1, L_0x1ff0830/0/0, L_0x1ff0830/0/4, C4<0>, C4<0>;
L_0x1ff0830 .delay 1 (160,160,160) L_0x1ff0830/d;
v0x1ee9cc0_0 .net "a", 0 0, L_0x1ff0c20;  1 drivers
v0x1ee9d80_0 .net "addSub", 0 0, L_0x1feef90;  1 drivers
v0x1ee9e50_0 .net "andRes", 0 0, L_0x1fee080;  1 drivers
v0x1ee9f20_0 .net "b", 0 0, L_0x1ff0d80;  1 drivers
v0x1ee9ff0_0 .net "carryIn", 0 0, L_0x1ff0f30;  1 drivers
v0x1eea090_0 .net "carryOut", 0 0, L_0x1fef450;  1 drivers
v0x1eea160_0 .net "initialResult", 0 0, L_0x1ff0830;  1 drivers
v0x1eea200_0 .net "isAdd", 0 0, L_0x1fef9b0;  1 drivers
v0x1eea2a0_0 .net "isAnd", 0 0, L_0x1ff0120;  1 drivers
v0x1eea3d0_0 .net "isNand", 0 0, L_0x1ff0300;  1 drivers
v0x1eea470_0 .net "isNor", 0 0, L_0x1ff00b0;  1 drivers
v0x1eea510_0 .net "isOr", 0 0, L_0x1ff0690;  1 drivers
v0x1eea5d0_0 .net "isSLT", 0 0, L_0x1feff50;  1 drivers
v0x1eea690_0 .net "isSub", 0 0, L_0x1fefb60;  1 drivers
v0x1eea750_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eea7f0_0 .net "isXor", 0 0, L_0x1fefd70;  1 drivers
v0x1eea8b0_0 .net "nandRes", 0 0, L_0x1febd70;  1 drivers
v0x1eeaa60_0 .net "norRes", 0 0, L_0x1feeb00;  1 drivers
v0x1eeab00_0 .net "orRes", 0 0, L_0x1febc10;  1 drivers
v0x1eeaba0_0 .net "s0", 0 0, L_0x1ff1060;  1 drivers
v0x1eeac40_0 .net "s0inv", 0 0, L_0x1fef650;  1 drivers
v0x1eead00_0 .net "s1", 0 0, L_0x1fee550;  1 drivers
v0x1eeadc0_0 .net "s1inv", 0 0, L_0x1eea360;  1 drivers
v0x1eeae80_0 .net "s2", 0 0, L_0x1fee5f0;  1 drivers
v0x1eeaf40_0 .net "s2inv", 0 0, L_0x1fef800;  1 drivers
v0x1eeb000_0 .net "xorRes", 0 0, L_0x1feebc0;  1 drivers
S_0x1ee90c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ee8dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1feed20/d .functor XOR 1, L_0x1ff0d80, L_0x1fff150, C4<0>, C4<0>;
L_0x1feed20 .delay 1 (40,40,40) L_0x1feed20/d;
L_0x1feede0/d .functor XOR 1, L_0x1ff0c20, L_0x1feed20, C4<0>, C4<0>;
L_0x1feede0 .delay 1 (40,40,40) L_0x1feede0/d;
L_0x1feef90/d .functor XOR 1, L_0x1feede0, L_0x1ff0f30, C4<0>, C4<0>;
L_0x1feef90 .delay 1 (40,40,40) L_0x1feef90/d;
L_0x1fef190/d .functor AND 1, L_0x1ff0c20, L_0x1feed20, C4<1>, C4<1>;
L_0x1fef190 .delay 1 (40,40,40) L_0x1fef190/d;
L_0x1febc80/d .functor AND 1, L_0x1feede0, L_0x1ff0f30, C4<1>, C4<1>;
L_0x1febc80 .delay 1 (40,40,40) L_0x1febc80/d;
L_0x1fef450/d .functor OR 1, L_0x1fef190, L_0x1febc80, C4<0>, C4<0>;
L_0x1fef450 .delay 1 (40,40,40) L_0x1fef450/d;
v0x1ee9350_0 .net "AandB", 0 0, L_0x1fef190;  1 drivers
v0x1ee9430_0 .net "BxorSub", 0 0, L_0x1feed20;  1 drivers
v0x1ee94f0_0 .net "a", 0 0, L_0x1ff0c20;  alias, 1 drivers
v0x1ee95c0_0 .net "b", 0 0, L_0x1ff0d80;  alias, 1 drivers
v0x1ee9680_0 .net "carryin", 0 0, L_0x1ff0f30;  alias, 1 drivers
v0x1ee9790_0 .net "carryout", 0 0, L_0x1fef450;  alias, 1 drivers
v0x1ee9850_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ee98f0_0 .net "res", 0 0, L_0x1feef90;  alias, 1 drivers
v0x1ee99b0_0 .net "xAorB", 0 0, L_0x1feede0;  1 drivers
v0x1ee9b00_0 .net "xAorBandCin", 0 0, L_0x1febc80;  1 drivers
S_0x1eeb1e0 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1eeb3a0 .param/l "i" 0 3 165, +C4<011100>;
S_0x1eeb460 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eeb1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ff0cc0/d .functor AND 1, L_0x1ff3680, L_0x1ff37e0, C4<1>, C4<1>;
L_0x1ff0cc0 .delay 1 (40,40,40) L_0x1ff0cc0/d;
L_0x1ff04f0/d .functor NAND 1, L_0x1ff3680, L_0x1ff37e0, C4<1>, C4<1>;
L_0x1ff04f0 .delay 1 (20,20,20) L_0x1ff04f0/d;
L_0x1fee780/d .functor OR 1, L_0x1ff3680, L_0x1ff37e0, C4<0>, C4<0>;
L_0x1fee780 .delay 1 (40,40,40) L_0x1fee780/d;
L_0x1feea80/d .functor NOR 1, L_0x1ff3680, L_0x1ff37e0, C4<0>, C4<0>;
L_0x1feea80 .delay 1 (20,20,20) L_0x1feea80/d;
L_0x1ff1650/d .functor XOR 1, L_0x1ff3680, L_0x1ff37e0, C4<0>, C4<0>;
L_0x1ff1650 .delay 1 (40,40,40) L_0x1ff1650/d;
L_0x1ff2060/d .functor NOT 1, L_0x1ff11a0, C4<0>, C4<0>, C4<0>;
L_0x1ff2060 .delay 1 (10,10,10) L_0x1ff2060/d;
L_0x1eeca00/d .functor NOT 1, L_0x1ff1240, C4<0>, C4<0>, C4<0>;
L_0x1eeca00 .delay 1 (10,10,10) L_0x1eeca00/d;
L_0x1ff2210/d .functor NOT 1, L_0x1ff12e0, C4<0>, C4<0>, C4<0>;
L_0x1ff2210 .delay 1 (10,10,10) L_0x1ff2210/d;
L_0x1ff23c0/d .functor AND 1, L_0x1ff1980, L_0x1ff2060, L_0x1eeca00, L_0x1ff2210;
L_0x1ff23c0 .delay 1 (80,80,80) L_0x1ff23c0/d;
L_0x1ff25c0/d .functor AND 1, L_0x1ff1980, L_0x1ff11a0, L_0x1eeca00, L_0x1ff2210;
L_0x1ff25c0 .delay 1 (80,80,80) L_0x1ff25c0/d;
L_0x1ff27d0/d .functor AND 1, L_0x1ff1650, L_0x1ff2060, L_0x1ff1240, L_0x1ff2210;
L_0x1ff27d0 .delay 1 (80,80,80) L_0x1ff27d0/d;
L_0x1ff29b0/d .functor AND 1, L_0x1ff1980, L_0x1ff11a0, L_0x1ff1240, L_0x1ff2210;
L_0x1ff29b0 .delay 1 (80,80,80) L_0x1ff29b0/d;
L_0x1ff2b80/d .functor AND 1, L_0x1ff0cc0, L_0x1ff2060, L_0x1eeca00, L_0x1ff12e0;
L_0x1ff2b80 .delay 1 (80,80,80) L_0x1ff2b80/d;
L_0x1ff2d60/d .functor AND 1, L_0x1ff04f0, L_0x1ff11a0, L_0x1eeca00, L_0x1ff12e0;
L_0x1ff2d60 .delay 1 (80,80,80) L_0x1ff2d60/d;
L_0x1ff2b10/d .functor AND 1, L_0x1feea80, L_0x1ff2060, L_0x1ff1240, L_0x1ff12e0;
L_0x1ff2b10 .delay 1 (80,80,80) L_0x1ff2b10/d;
L_0x1ff30f0/d .functor AND 1, L_0x1fee780, L_0x1ff11a0, L_0x1ff1240, L_0x1ff12e0;
L_0x1ff30f0 .delay 1 (80,80,80) L_0x1ff30f0/d;
L_0x1ff3290/0/0 .functor OR 1, L_0x1ff23c0, L_0x1ff25c0, L_0x1ff27d0, L_0x1ff2b80;
L_0x1ff3290/0/4 .functor OR 1, L_0x1ff2d60, L_0x1ff2b10, L_0x1ff30f0, L_0x1ff29b0;
L_0x1ff3290/d .functor OR 1, L_0x1ff3290/0/0, L_0x1ff3290/0/4, C4<0>, C4<0>;
L_0x1ff3290 .delay 1 (160,160,160) L_0x1ff3290/d;
v0x1eec360_0 .net "a", 0 0, L_0x1ff3680;  1 drivers
v0x1eec420_0 .net "addSub", 0 0, L_0x1ff1980;  1 drivers
v0x1eec4f0_0 .net "andRes", 0 0, L_0x1ff0cc0;  1 drivers
v0x1eec5c0_0 .net "b", 0 0, L_0x1ff37e0;  1 drivers
v0x1eec690_0 .net "carryIn", 0 0, L_0x1ff1100;  1 drivers
v0x1eec730_0 .net "carryOut", 0 0, L_0x1ff1e60;  1 drivers
v0x1eec800_0 .net "initialResult", 0 0, L_0x1ff3290;  1 drivers
v0x1eec8a0_0 .net "isAdd", 0 0, L_0x1ff23c0;  1 drivers
v0x1eec940_0 .net "isAnd", 0 0, L_0x1ff2b80;  1 drivers
v0x1eeca70_0 .net "isNand", 0 0, L_0x1ff2d60;  1 drivers
v0x1eecb10_0 .net "isNor", 0 0, L_0x1ff2b10;  1 drivers
v0x1eecbb0_0 .net "isOr", 0 0, L_0x1ff30f0;  1 drivers
v0x1eecc70_0 .net "isSLT", 0 0, L_0x1ff29b0;  1 drivers
v0x1eecd30_0 .net "isSub", 0 0, L_0x1ff25c0;  1 drivers
v0x1eecdf0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eece90_0 .net "isXor", 0 0, L_0x1ff27d0;  1 drivers
v0x1eecf50_0 .net "nandRes", 0 0, L_0x1ff04f0;  1 drivers
v0x1eed100_0 .net "norRes", 0 0, L_0x1feea80;  1 drivers
v0x1eed1a0_0 .net "orRes", 0 0, L_0x1fee780;  1 drivers
v0x1eed240_0 .net "s0", 0 0, L_0x1ff11a0;  1 drivers
v0x1eed2e0_0 .net "s0inv", 0 0, L_0x1ff2060;  1 drivers
v0x1eed3a0_0 .net "s1", 0 0, L_0x1ff1240;  1 drivers
v0x1eed460_0 .net "s1inv", 0 0, L_0x1eeca00;  1 drivers
v0x1eed520_0 .net "s2", 0 0, L_0x1ff12e0;  1 drivers
v0x1eed5e0_0 .net "s2inv", 0 0, L_0x1ff2210;  1 drivers
v0x1eed6a0_0 .net "xorRes", 0 0, L_0x1ff1650;  1 drivers
S_0x1eeb760 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eeb460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ff1710/d .functor XOR 1, L_0x1ff37e0, L_0x1fff150, C4<0>, C4<0>;
L_0x1ff1710 .delay 1 (40,40,40) L_0x1ff1710/d;
L_0x1ff1870/d .functor XOR 1, L_0x1ff3680, L_0x1ff1710, C4<0>, C4<0>;
L_0x1ff1870 .delay 1 (40,40,40) L_0x1ff1870/d;
L_0x1ff1980/d .functor XOR 1, L_0x1ff1870, L_0x1ff1100, C4<0>, C4<0>;
L_0x1ff1980 .delay 1 (40,40,40) L_0x1ff1980/d;
L_0x1ff1b80/d .functor AND 1, L_0x1ff3680, L_0x1ff1710, C4<1>, C4<1>;
L_0x1ff1b80 .delay 1 (40,40,40) L_0x1ff1b80/d;
L_0x1ff1df0/d .functor AND 1, L_0x1ff1870, L_0x1ff1100, C4<1>, C4<1>;
L_0x1ff1df0 .delay 1 (40,40,40) L_0x1ff1df0/d;
L_0x1ff1e60/d .functor OR 1, L_0x1ff1b80, L_0x1ff1df0, C4<0>, C4<0>;
L_0x1ff1e60 .delay 1 (40,40,40) L_0x1ff1e60/d;
v0x1eeb9f0_0 .net "AandB", 0 0, L_0x1ff1b80;  1 drivers
v0x1eebad0_0 .net "BxorSub", 0 0, L_0x1ff1710;  1 drivers
v0x1eebb90_0 .net "a", 0 0, L_0x1ff3680;  alias, 1 drivers
v0x1eebc60_0 .net "b", 0 0, L_0x1ff37e0;  alias, 1 drivers
v0x1eebd20_0 .net "carryin", 0 0, L_0x1ff1100;  alias, 1 drivers
v0x1eebe30_0 .net "carryout", 0 0, L_0x1ff1e60;  alias, 1 drivers
v0x1eebef0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eebf90_0 .net "res", 0 0, L_0x1ff1980;  alias, 1 drivers
v0x1eec050_0 .net "xAorB", 0 0, L_0x1ff1870;  1 drivers
v0x1eec1a0_0 .net "xAorBandCin", 0 0, L_0x1ff1df0;  1 drivers
S_0x1eed880 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1eeda40 .param/l "i" 0 3 165, +C4<011101>;
S_0x1eedb00 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eed880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ff3720/d .functor AND 1, L_0x1ff60c0, L_0x1ff6220, C4<1>, C4<1>;
L_0x1ff3720 .delay 1 (40,40,40) L_0x1ff3720/d;
L_0x1ff2f50/d .functor NAND 1, L_0x1ff60c0, L_0x1ff6220, C4<1>, C4<1>;
L_0x1ff2f50 .delay 1 (20,20,20) L_0x1ff2f50/d;
L_0x1ff1420/d .functor OR 1, L_0x1ff60c0, L_0x1ff6220, C4<0>, C4<0>;
L_0x1ff1420 .delay 1 (40,40,40) L_0x1ff1420/d;
L_0x1ff3fa0/d .functor NOR 1, L_0x1ff60c0, L_0x1ff6220, C4<0>, C4<0>;
L_0x1ff3fa0 .delay 1 (20,20,20) L_0x1ff3fa0/d;
L_0x1ff4060/d .functor XOR 1, L_0x1ff60c0, L_0x1ff6220, C4<0>, C4<0>;
L_0x1ff4060 .delay 1 (40,40,40) L_0x1ff4060/d;
L_0x1ff4af0/d .functor NOT 1, L_0x1ff6500, C4<0>, C4<0>, C4<0>;
L_0x1ff4af0 .delay 1 (10,10,10) L_0x1ff4af0/d;
L_0x1eef0a0/d .functor NOT 1, L_0x1ff3990, C4<0>, C4<0>, C4<0>;
L_0x1eef0a0 .delay 1 (10,10,10) L_0x1eef0a0/d;
L_0x1ff4ca0/d .functor NOT 1, L_0x1ff3a30, C4<0>, C4<0>, C4<0>;
L_0x1ff4ca0 .delay 1 (10,10,10) L_0x1ff4ca0/d;
L_0x1ff4e50/d .functor AND 1, L_0x1ff4430, L_0x1ff4af0, L_0x1eef0a0, L_0x1ff4ca0;
L_0x1ff4e50 .delay 1 (80,80,80) L_0x1ff4e50/d;
L_0x1ff5000/d .functor AND 1, L_0x1ff4430, L_0x1ff6500, L_0x1eef0a0, L_0x1ff4ca0;
L_0x1ff5000 .delay 1 (80,80,80) L_0x1ff5000/d;
L_0x1ff5210/d .functor AND 1, L_0x1ff4060, L_0x1ff4af0, L_0x1ff3990, L_0x1ff4ca0;
L_0x1ff5210 .delay 1 (80,80,80) L_0x1ff5210/d;
L_0x1ff53f0/d .functor AND 1, L_0x1ff4430, L_0x1ff6500, L_0x1ff3990, L_0x1ff4ca0;
L_0x1ff53f0 .delay 1 (80,80,80) L_0x1ff53f0/d;
L_0x1ff55c0/d .functor AND 1, L_0x1ff3720, L_0x1ff4af0, L_0x1eef0a0, L_0x1ff3a30;
L_0x1ff55c0 .delay 1 (80,80,80) L_0x1ff55c0/d;
L_0x1ff57a0/d .functor AND 1, L_0x1ff2f50, L_0x1ff6500, L_0x1eef0a0, L_0x1ff3a30;
L_0x1ff57a0 .delay 1 (80,80,80) L_0x1ff57a0/d;
L_0x1ff5550/d .functor AND 1, L_0x1ff3fa0, L_0x1ff4af0, L_0x1ff3990, L_0x1ff3a30;
L_0x1ff5550 .delay 1 (80,80,80) L_0x1ff5550/d;
L_0x1ff5b30/d .functor AND 1, L_0x1ff1420, L_0x1ff6500, L_0x1ff3990, L_0x1ff3a30;
L_0x1ff5b30 .delay 1 (80,80,80) L_0x1ff5b30/d;
L_0x1ff5cd0/0/0 .functor OR 1, L_0x1ff4e50, L_0x1ff5000, L_0x1ff5210, L_0x1ff55c0;
L_0x1ff5cd0/0/4 .functor OR 1, L_0x1ff57a0, L_0x1ff5550, L_0x1ff5b30, L_0x1ff53f0;
L_0x1ff5cd0/d .functor OR 1, L_0x1ff5cd0/0/0, L_0x1ff5cd0/0/4, C4<0>, C4<0>;
L_0x1ff5cd0 .delay 1 (160,160,160) L_0x1ff5cd0/d;
v0x1eeea00_0 .net "a", 0 0, L_0x1ff60c0;  1 drivers
v0x1eeeac0_0 .net "addSub", 0 0, L_0x1ff4430;  1 drivers
v0x1eeeb90_0 .net "andRes", 0 0, L_0x1ff3720;  1 drivers
v0x1eeec60_0 .net "b", 0 0, L_0x1ff6220;  1 drivers
v0x1eeed30_0 .net "carryIn", 0 0, L_0x1ff63d0;  1 drivers
v0x1eeedd0_0 .net "carryOut", 0 0, L_0x1ff48f0;  1 drivers
v0x1eeeea0_0 .net "initialResult", 0 0, L_0x1ff5cd0;  1 drivers
v0x1eeef40_0 .net "isAdd", 0 0, L_0x1ff4e50;  1 drivers
v0x1eeefe0_0 .net "isAnd", 0 0, L_0x1ff55c0;  1 drivers
v0x1eef110_0 .net "isNand", 0 0, L_0x1ff57a0;  1 drivers
v0x1eef1b0_0 .net "isNor", 0 0, L_0x1ff5550;  1 drivers
v0x1eef250_0 .net "isOr", 0 0, L_0x1ff5b30;  1 drivers
v0x1eef310_0 .net "isSLT", 0 0, L_0x1ff53f0;  1 drivers
v0x1eef3d0_0 .net "isSub", 0 0, L_0x1ff5000;  1 drivers
v0x1eef490_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eef530_0 .net "isXor", 0 0, L_0x1ff5210;  1 drivers
v0x1eef5f0_0 .net "nandRes", 0 0, L_0x1ff2f50;  1 drivers
v0x1eef7a0_0 .net "norRes", 0 0, L_0x1ff3fa0;  1 drivers
v0x1eef840_0 .net "orRes", 0 0, L_0x1ff1420;  1 drivers
v0x1eef8e0_0 .net "s0", 0 0, L_0x1ff6500;  1 drivers
v0x1eef980_0 .net "s0inv", 0 0, L_0x1ff4af0;  1 drivers
v0x1eefa40_0 .net "s1", 0 0, L_0x1ff3990;  1 drivers
v0x1eefb00_0 .net "s1inv", 0 0, L_0x1eef0a0;  1 drivers
v0x1eefbc0_0 .net "s2", 0 0, L_0x1ff3a30;  1 drivers
v0x1eefc80_0 .net "s2inv", 0 0, L_0x1ff4ca0;  1 drivers
v0x1eefd40_0 .net "xorRes", 0 0, L_0x1ff4060;  1 drivers
S_0x1eede00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eedb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ff41c0/d .functor XOR 1, L_0x1ff6220, L_0x1fff150, C4<0>, C4<0>;
L_0x1ff41c0 .delay 1 (40,40,40) L_0x1ff41c0/d;
L_0x1ff4280/d .functor XOR 1, L_0x1ff60c0, L_0x1ff41c0, C4<0>, C4<0>;
L_0x1ff4280 .delay 1 (40,40,40) L_0x1ff4280/d;
L_0x1ff4430/d .functor XOR 1, L_0x1ff4280, L_0x1ff63d0, C4<0>, C4<0>;
L_0x1ff4430 .delay 1 (40,40,40) L_0x1ff4430/d;
L_0x1ff4630/d .functor AND 1, L_0x1ff60c0, L_0x1ff41c0, C4<1>, C4<1>;
L_0x1ff4630 .delay 1 (40,40,40) L_0x1ff4630/d;
L_0x1ff1490/d .functor AND 1, L_0x1ff4280, L_0x1ff63d0, C4<1>, C4<1>;
L_0x1ff1490 .delay 1 (40,40,40) L_0x1ff1490/d;
L_0x1ff48f0/d .functor OR 1, L_0x1ff4630, L_0x1ff1490, C4<0>, C4<0>;
L_0x1ff48f0 .delay 1 (40,40,40) L_0x1ff48f0/d;
v0x1eee090_0 .net "AandB", 0 0, L_0x1ff4630;  1 drivers
v0x1eee170_0 .net "BxorSub", 0 0, L_0x1ff41c0;  1 drivers
v0x1eee230_0 .net "a", 0 0, L_0x1ff60c0;  alias, 1 drivers
v0x1eee300_0 .net "b", 0 0, L_0x1ff6220;  alias, 1 drivers
v0x1eee3c0_0 .net "carryin", 0 0, L_0x1ff63d0;  alias, 1 drivers
v0x1eee4d0_0 .net "carryout", 0 0, L_0x1ff48f0;  alias, 1 drivers
v0x1eee590_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1eee630_0 .net "res", 0 0, L_0x1ff4430;  alias, 1 drivers
v0x1eee6f0_0 .net "xAorB", 0 0, L_0x1ff4280;  1 drivers
v0x1eee840_0 .net "xAorBandCin", 0 0, L_0x1ff1490;  1 drivers
S_0x1eeff20 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef00e0 .param/l "i" 0 3 165, +C4<011110>;
S_0x1ef01a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eeff20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ff6160/d .functor AND 1, L_0x1ff8c20, L_0x1ff8d80, C4<1>, C4<1>;
L_0x1ff6160 .delay 1 (40,40,40) L_0x1ff6160/d;
L_0x1ff5990/d .functor NAND 1, L_0x1ff8c20, L_0x1ff8d80, C4<1>, C4<1>;
L_0x1ff5990 .delay 1 (20,20,20) L_0x1ff5990/d;
L_0x1ff3bc0/d .functor OR 1, L_0x1ff8c20, L_0x1ff8d80, C4<0>, C4<0>;
L_0x1ff3bc0 .delay 1 (40,40,40) L_0x1ff3bc0/d;
L_0x1ff3d60/d .functor NOR 1, L_0x1ff8c20, L_0x1ff8d80, C4<0>, C4<0>;
L_0x1ff3d60 .delay 1 (20,20,20) L_0x1ff3d60/d;
L_0x1ff3f10/d .functor XOR 1, L_0x1ff8c20, L_0x1ff8d80, C4<0>, C4<0>;
L_0x1ff3f10 .delay 1 (40,40,40) L_0x1ff3f10/d;
L_0x1ff7590/d .functor NOT 1, L_0x1ff6640, C4<0>, C4<0>, C4<0>;
L_0x1ff7590 .delay 1 (10,10,10) L_0x1ff7590/d;
L_0x1ff76f0/d .functor NOT 1, L_0x1ff66e0, C4<0>, C4<0>, C4<0>;
L_0x1ff76f0 .delay 1 (10,10,10) L_0x1ff76f0/d;
L_0x1ff77b0/d .functor NOT 1, L_0x1ff6780, C4<0>, C4<0>, C4<0>;
L_0x1ff77b0 .delay 1 (10,10,10) L_0x1ff77b0/d;
L_0x1ff7960/d .functor AND 1, L_0x1ff6eb0, L_0x1ff7590, L_0x1ff76f0, L_0x1ff77b0;
L_0x1ff7960 .delay 1 (80,80,80) L_0x1ff7960/d;
L_0x1ff7b10/d .functor AND 1, L_0x1ff6eb0, L_0x1ff6640, L_0x1ff76f0, L_0x1ff77b0;
L_0x1ff7b10 .delay 1 (80,80,80) L_0x1ff7b10/d;
L_0x1ff7d20/d .functor AND 1, L_0x1ff3f10, L_0x1ff7590, L_0x1ff66e0, L_0x1ff77b0;
L_0x1ff7d20 .delay 1 (80,80,80) L_0x1ff7d20/d;
L_0x1ff7f00/d .functor AND 1, L_0x1ff6eb0, L_0x1ff6640, L_0x1ff66e0, L_0x1ff77b0;
L_0x1ff7f00 .delay 1 (80,80,80) L_0x1ff7f00/d;
L_0x1ff80d0/d .functor AND 1, L_0x1ff6160, L_0x1ff7590, L_0x1ff76f0, L_0x1ff6780;
L_0x1ff80d0 .delay 1 (80,80,80) L_0x1ff80d0/d;
L_0x1ff82b0/d .functor AND 1, L_0x1ff5990, L_0x1ff6640, L_0x1ff76f0, L_0x1ff6780;
L_0x1ff82b0 .delay 1 (80,80,80) L_0x1ff82b0/d;
L_0x1ff8060/d .functor AND 1, L_0x1ff3d60, L_0x1ff7590, L_0x1ff66e0, L_0x1ff6780;
L_0x1ff8060 .delay 1 (80,80,80) L_0x1ff8060/d;
L_0x1ff8690/d .functor AND 1, L_0x1ff3bc0, L_0x1ff6640, L_0x1ff66e0, L_0x1ff6780;
L_0x1ff8690 .delay 1 (80,80,80) L_0x1ff8690/d;
L_0x1ff8830/0/0 .functor OR 1, L_0x1ff7960, L_0x1ff7b10, L_0x1ff7d20, L_0x1ff80d0;
L_0x1ff8830/0/4 .functor OR 1, L_0x1ff82b0, L_0x1ff8060, L_0x1ff8690, L_0x1ff7f00;
L_0x1ff8830/d .functor OR 1, L_0x1ff8830/0/0, L_0x1ff8830/0/4, C4<0>, C4<0>;
L_0x1ff8830 .delay 1 (160,160,160) L_0x1ff8830/d;
v0x1ef10a0_0 .net "a", 0 0, L_0x1ff8c20;  1 drivers
v0x1ef1160_0 .net "addSub", 0 0, L_0x1ff6eb0;  1 drivers
v0x1ef1230_0 .net "andRes", 0 0, L_0x1ff6160;  1 drivers
v0x1ef1300_0 .net "b", 0 0, L_0x1ff8d80;  1 drivers
v0x1ef13d0_0 .net "carryIn", 0 0, L_0x1ff65a0;  1 drivers
v0x1ef1470_0 .net "carryOut", 0 0, L_0x1ff7390;  1 drivers
v0x1ef1540_0 .net "initialResult", 0 0, L_0x1ff8830;  1 drivers
v0x1ef15e0_0 .net "isAdd", 0 0, L_0x1ff7960;  1 drivers
v0x1ef1680_0 .net "isAnd", 0 0, L_0x1ff80d0;  1 drivers
v0x1ef17b0_0 .net "isNand", 0 0, L_0x1ff82b0;  1 drivers
v0x1ef1850_0 .net "isNor", 0 0, L_0x1ff8060;  1 drivers
v0x1ef18f0_0 .net "isOr", 0 0, L_0x1ff8690;  1 drivers
v0x1ef19b0_0 .net "isSLT", 0 0, L_0x1ff7f00;  1 drivers
v0x1ef1a70_0 .net "isSub", 0 0, L_0x1ff7b10;  1 drivers
v0x1ef1b30_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ef1bd0_0 .net "isXor", 0 0, L_0x1ff7d20;  1 drivers
v0x1ef1c90_0 .net "nandRes", 0 0, L_0x1ff5990;  1 drivers
v0x1ef1e40_0 .net "norRes", 0 0, L_0x1ff3d60;  1 drivers
v0x1ef1ee0_0 .net "orRes", 0 0, L_0x1ff3bc0;  1 drivers
v0x1ef1f80_0 .net "s0", 0 0, L_0x1ff6640;  1 drivers
v0x1ef2020_0 .net "s0inv", 0 0, L_0x1ff7590;  1 drivers
v0x1ef20e0_0 .net "s1", 0 0, L_0x1ff66e0;  1 drivers
v0x1ef21a0_0 .net "s1inv", 0 0, L_0x1ff76f0;  1 drivers
v0x1ef2260_0 .net "s2", 0 0, L_0x1ff6780;  1 drivers
v0x1ef2320_0 .net "s2inv", 0 0, L_0x1ff77b0;  1 drivers
v0x1ef23e0_0 .net "xorRes", 0 0, L_0x1ff3f10;  1 drivers
S_0x1ef04a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ef01a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ff6ba0/d .functor XOR 1, L_0x1ff8d80, L_0x1fff150, C4<0>, C4<0>;
L_0x1ff6ba0 .delay 1 (40,40,40) L_0x1ff6ba0/d;
L_0x1ff6d00/d .functor XOR 1, L_0x1ff8c20, L_0x1ff6ba0, C4<0>, C4<0>;
L_0x1ff6d00 .delay 1 (40,40,40) L_0x1ff6d00/d;
L_0x1ff6eb0/d .functor XOR 1, L_0x1ff6d00, L_0x1ff65a0, C4<0>, C4<0>;
L_0x1ff6eb0 .delay 1 (40,40,40) L_0x1ff6eb0/d;
L_0x1ff70b0/d .functor AND 1, L_0x1ff8c20, L_0x1ff6ba0, C4<1>, C4<1>;
L_0x1ff70b0 .delay 1 (40,40,40) L_0x1ff70b0/d;
L_0x1ff7320/d .functor AND 1, L_0x1ff6d00, L_0x1ff65a0, C4<1>, C4<1>;
L_0x1ff7320 .delay 1 (40,40,40) L_0x1ff7320/d;
L_0x1ff7390/d .functor OR 1, L_0x1ff70b0, L_0x1ff7320, C4<0>, C4<0>;
L_0x1ff7390 .delay 1 (40,40,40) L_0x1ff7390/d;
v0x1ef0730_0 .net "AandB", 0 0, L_0x1ff70b0;  1 drivers
v0x1ef0810_0 .net "BxorSub", 0 0, L_0x1ff6ba0;  1 drivers
v0x1ef08d0_0 .net "a", 0 0, L_0x1ff8c20;  alias, 1 drivers
v0x1ef09a0_0 .net "b", 0 0, L_0x1ff8d80;  alias, 1 drivers
v0x1ef0a60_0 .net "carryin", 0 0, L_0x1ff65a0;  alias, 1 drivers
v0x1ef0b70_0 .net "carryout", 0 0, L_0x1ff7390;  alias, 1 drivers
v0x1ef0c30_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ef0cd0_0 .net "res", 0 0, L_0x1ff6eb0;  alias, 1 drivers
v0x1ef0d90_0 .net "xAorB", 0 0, L_0x1ff6d00;  1 drivers
v0x1ef0ee0_0 .net "xAorBandCin", 0 0, L_0x1ff7320;  1 drivers
S_0x1ef25c0 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef2780 .param/l "i" 0 3 165, +C4<011111>;
S_0x1ef2840 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ef25c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ff8cc0/d .functor AND 1, L_0x1ffc300, L_0x1ff8f30, C4<1>, C4<1>;
L_0x1ff8cc0 .delay 1 (40,40,40) L_0x1ff8cc0/d;
L_0x1ff84a0/d .functor NAND 1, L_0x1ffc300, L_0x1ff8f30, C4<1>, C4<1>;
L_0x1ff84a0 .delay 1 (20,20,20) L_0x1ff84a0/d;
L_0x1ff6a70/d .functor OR 1, L_0x1ffc300, L_0x1ff8f30, C4<0>, C4<0>;
L_0x1ff6a70 .delay 1 (40,40,40) L_0x1ff6a70/d;
L_0x1ff6ae0/d .functor NOR 1, L_0x1ffc300, L_0x1ff8f30, C4<0>, C4<0>;
L_0x1ff6ae0 .delay 1 (20,20,20) L_0x1ff6ae0/d;
L_0x1ff95a0/d .functor XOR 1, L_0x1ffc300, L_0x1ff8f30, C4<0>, C4<0>;
L_0x1ff95a0 .delay 1 (40,40,40) L_0x1ff95a0/d;
L_0x1ffa050/d .functor NOT 1, L_0x1fd0c10, C4<0>, C4<0>, C4<0>;
L_0x1ffa050 .delay 1 (10,10,10) L_0x1ffa050/d;
L_0x1ffa1b0/d .functor NOT 1, L_0x1fd0cb0, C4<0>, C4<0>, C4<0>;
L_0x1ffa1b0 .delay 1 (10,10,10) L_0x1ffa1b0/d;
L_0x1ffa270/d .functor NOT 1, L_0x1fce110, C4<0>, C4<0>, C4<0>;
L_0x1ffa270 .delay 1 (10,10,10) L_0x1ffa270/d;
L_0x1ffa420/d .functor AND 1, L_0x1ff9970, L_0x1ffa050, L_0x1ffa1b0, L_0x1ffa270;
L_0x1ffa420 .delay 1 (80,80,80) L_0x1ffa420/d;
L_0x1ffa5d0/d .functor AND 1, L_0x1ff9970, L_0x1fd0c10, L_0x1ffa1b0, L_0x1ffa270;
L_0x1ffa5d0 .delay 1 (80,80,80) L_0x1ffa5d0/d;
L_0x1ffa7e0/d .functor AND 1, L_0x1ff95a0, L_0x1ffa050, L_0x1fd0cb0, L_0x1ffa270;
L_0x1ffa7e0 .delay 1 (80,80,80) L_0x1ffa7e0/d;
L_0x1ffa9c0/d .functor AND 1, L_0x1ff9970, L_0x1fd0c10, L_0x1fd0cb0, L_0x1ffa270;
L_0x1ffa9c0 .delay 1 (80,80,80) L_0x1ffa9c0/d;
L_0x1ffab90/d .functor AND 1, L_0x1ff8cc0, L_0x1ffa050, L_0x1ffa1b0, L_0x1fce110;
L_0x1ffab90 .delay 1 (80,80,80) L_0x1ffab90/d;
L_0x1ffad70/d .functor AND 1, L_0x1ff84a0, L_0x1fd0c10, L_0x1ffa1b0, L_0x1fce110;
L_0x1ffad70 .delay 1 (80,80,80) L_0x1ffad70/d;
L_0x1ffab20/d .functor AND 1, L_0x1ff6ae0, L_0x1ffa050, L_0x1fd0cb0, L_0x1fce110;
L_0x1ffab20 .delay 1 (80,80,80) L_0x1ffab20/d;
L_0x1ffb150/d .functor AND 1, L_0x1ff6a70, L_0x1fd0c10, L_0x1fd0cb0, L_0x1fce110;
L_0x1ffb150 .delay 1 (80,80,80) L_0x1ffb150/d;
L_0x1ffb2f0/0/0 .functor OR 1, L_0x1ffa420, L_0x1ffa5d0, L_0x1ffa7e0, L_0x1ffab90;
L_0x1ffb2f0/0/4 .functor OR 1, L_0x1ffad70, L_0x1ffab20, L_0x1ffb150, L_0x1ffa9c0;
L_0x1ffb2f0/d .functor OR 1, L_0x1ffb2f0/0/0, L_0x1ffb2f0/0/4, C4<0>, C4<0>;
L_0x1ffb2f0 .delay 1 (160,160,160) L_0x1ffb2f0/d;
v0x1ef3740_0 .net "a", 0 0, L_0x1ffc300;  1 drivers
v0x1ef3800_0 .net "addSub", 0 0, L_0x1ff9970;  1 drivers
v0x1ef38d0_0 .net "andRes", 0 0, L_0x1ff8cc0;  1 drivers
v0x1ef39a0_0 .net "b", 0 0, L_0x1ff8f30;  1 drivers
v0x1ef3a70_0 .net "carryIn", 0 0, L_0x1ff94f0;  1 drivers
v0x1ef3b10_0 .net "carryOut", 0 0, L_0x1ff9e50;  1 drivers
v0x1ef3be0_0 .net "initialResult", 0 0, L_0x1ffb2f0;  1 drivers
v0x1ef3c80_0 .net "isAdd", 0 0, L_0x1ffa420;  1 drivers
v0x1ef3d20_0 .net "isAnd", 0 0, L_0x1ffab90;  1 drivers
v0x1ef3e50_0 .net "isNand", 0 0, L_0x1ffad70;  1 drivers
v0x1ef3ef0_0 .net "isNor", 0 0, L_0x1ffab20;  1 drivers
v0x1ef3f90_0 .net "isOr", 0 0, L_0x1ffb150;  1 drivers
v0x1ef4050_0 .net "isSLT", 0 0, L_0x1ffa9c0;  1 drivers
v0x1ef4110_0 .net "isSub", 0 0, L_0x1ffa5d0;  1 drivers
v0x1ef41d0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ef4270_0 .net "isXor", 0 0, L_0x1ffa7e0;  1 drivers
v0x1ef4330_0 .net "nandRes", 0 0, L_0x1ff84a0;  1 drivers
v0x1ef44e0_0 .net "norRes", 0 0, L_0x1ff6ae0;  1 drivers
v0x1ef4580_0 .net "orRes", 0 0, L_0x1ff6a70;  1 drivers
v0x1ef4620_0 .net "s0", 0 0, L_0x1fd0c10;  1 drivers
v0x1ef46c0_0 .net "s0inv", 0 0, L_0x1ffa050;  1 drivers
v0x1ef4780_0 .net "s1", 0 0, L_0x1fd0cb0;  1 drivers
v0x1ef4840_0 .net "s1inv", 0 0, L_0x1ffa1b0;  1 drivers
v0x1ef4900_0 .net "s2", 0 0, L_0x1fce110;  1 drivers
v0x1ef49c0_0 .net "s2inv", 0 0, L_0x1ffa270;  1 drivers
v0x1ef4a80_0 .net "xorRes", 0 0, L_0x1ff95a0;  1 drivers
S_0x1ef2b40 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ef2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ff9700/d .functor XOR 1, L_0x1ff8f30, L_0x1fff150, C4<0>, C4<0>;
L_0x1ff9700 .delay 1 (40,40,40) L_0x1ff9700/d;
L_0x1ff97c0/d .functor XOR 1, L_0x1ffc300, L_0x1ff9700, C4<0>, C4<0>;
L_0x1ff97c0 .delay 1 (40,40,40) L_0x1ff97c0/d;
L_0x1ff9970/d .functor XOR 1, L_0x1ff97c0, L_0x1ff94f0, C4<0>, C4<0>;
L_0x1ff9970 .delay 1 (40,40,40) L_0x1ff9970/d;
L_0x1ff9b70/d .functor AND 1, L_0x1ffc300, L_0x1ff9700, C4<1>, C4<1>;
L_0x1ff9b70 .delay 1 (40,40,40) L_0x1ff9b70/d;
L_0x1ff9de0/d .functor AND 1, L_0x1ff97c0, L_0x1ff94f0, C4<1>, C4<1>;
L_0x1ff9de0 .delay 1 (40,40,40) L_0x1ff9de0/d;
L_0x1ff9e50/d .functor OR 1, L_0x1ff9b70, L_0x1ff9de0, C4<0>, C4<0>;
L_0x1ff9e50 .delay 1 (40,40,40) L_0x1ff9e50/d;
v0x1ef2dd0_0 .net "AandB", 0 0, L_0x1ff9b70;  1 drivers
v0x1ef2eb0_0 .net "BxorSub", 0 0, L_0x1ff9700;  1 drivers
v0x1ef2f70_0 .net "a", 0 0, L_0x1ffc300;  alias, 1 drivers
v0x1ef3040_0 .net "b", 0 0, L_0x1ff8f30;  alias, 1 drivers
v0x1ef3100_0 .net "carryin", 0 0, L_0x1ff94f0;  alias, 1 drivers
v0x1ef3210_0 .net "carryout", 0 0, L_0x1ff9e50;  alias, 1 drivers
v0x1ef32d0_0 .net "isSubtract", 0 0, L_0x1fff150;  alias, 1 drivers
v0x1ef3370_0 .net "res", 0 0, L_0x1ff9970;  alias, 1 drivers
v0x1ef3430_0 .net "xAorB", 0 0, L_0x1ff97c0;  1 drivers
v0x1ef3580_0 .net "xAorBandCin", 0 0, L_0x1ff9de0;  1 drivers
S_0x1ef4c60 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ece180 .param/l "j" 0 3 207, +C4<00>;
L_0x1fce1b0/d .functor AND 1, L_0x1fce220, L_0x20044e0, C4<1>, C4<1>;
L_0x1fce1b0 .delay 1 (40,40,40) L_0x1fce1b0/d;
v0x1ef5030_0 .net *"_s1", 0 0, L_0x1fce220;  1 drivers
S_0x1ef50d0 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef52e0 .param/l "j" 0 3 207, +C4<01>;
L_0x1ffaf60/d .functor AND 1, L_0x1ffc440, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffaf60 .delay 1 (40,40,40) L_0x1ffaf60/d;
v0x1ef53a0_0 .net *"_s1", 0 0, L_0x1ffc440;  1 drivers
S_0x1ef5480 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef5690 .param/l "j" 0 3 207, +C4<010>;
L_0x1ffc5a0/d .functor AND 1, L_0x1ffc660, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffc5a0 .delay 1 (40,40,40) L_0x1ffc5a0/d;
v0x1ef5750_0 .net *"_s1", 0 0, L_0x1ffc660;  1 drivers
S_0x1ef5830 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef5a40 .param/l "j" 0 3 207, +C4<011>;
L_0x1ffc850/d .functor AND 1, L_0x1ffd3d0, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffc850 .delay 1 (40,40,40) L_0x1ffc850/d;
v0x1ef5b00_0 .net *"_s1", 0 0, L_0x1ffd3d0;  1 drivers
S_0x1ef5be0 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef5df0 .param/l "j" 0 3 207, +C4<0100>;
L_0x1ffd530/d .functor AND 1, L_0x1ffd5f0, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffd530 .delay 1 (40,40,40) L_0x1ffd530/d;
v0x1ef5eb0_0 .net *"_s1", 0 0, L_0x1ffd5f0;  1 drivers
S_0x1ef5f90 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef61a0 .param/l "j" 0 3 207, +C4<0101>;
L_0x1ffcda0/d .functor AND 1, L_0x1ffce60, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffcda0 .delay 1 (40,40,40) L_0x1ffcda0/d;
v0x1ef6260_0 .net *"_s1", 0 0, L_0x1ffce60;  1 drivers
S_0x1ef6340 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef6550 .param/l "j" 0 3 207, +C4<0110>;
L_0x1ffcf00/d .functor AND 1, L_0x1ffd010, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffcf00 .delay 1 (40,40,40) L_0x1ffcf00/d;
v0x1ef6610_0 .net *"_s1", 0 0, L_0x1ffd010;  1 drivers
S_0x1ef66f0 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef6900 .param/l "j" 0 3 207, +C4<0111>;
L_0x1ffc7c0/d .functor AND 1, L_0x1ffdda0, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffc7c0 .delay 1 (40,40,40) L_0x1ffc7c0/d;
v0x1ef69c0_0 .net *"_s1", 0 0, L_0x1ffdda0;  1 drivers
S_0x1ef6aa0 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef6cb0 .param/l "j" 0 3 207, +C4<01000>;
L_0x1ffde90/d .functor AND 1, L_0x1ffdf50, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffde90 .delay 1 (40,40,40) L_0x1ffde90/d;
v0x1ef6d70_0 .net *"_s1", 0 0, L_0x1ffdf50;  1 drivers
S_0x1ef6e50 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef7060 .param/l "j" 0 3 207, +C4<01001>;
L_0x1ffd750/d .functor AND 1, L_0x1ffd810, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffd750 .delay 1 (40,40,40) L_0x1ffd750/d;
v0x1ef7120_0 .net *"_s1", 0 0, L_0x1ffd810;  1 drivers
S_0x1ef7200 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef7410 .param/l "j" 0 3 207, +C4<01010>;
L_0x1ffd970/d .functor AND 1, L_0x1ffda30, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffd970 .delay 1 (40,40,40) L_0x1ffd970/d;
v0x1ef74d0_0 .net *"_s1", 0 0, L_0x1ffda30;  1 drivers
S_0x1ef75b0 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef77c0 .param/l "j" 0 3 207, +C4<01011>;
L_0x1ffdb90/d .functor AND 1, L_0x1ffdc50, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffdb90 .delay 1 (40,40,40) L_0x1ffdb90/d;
v0x1ef7880_0 .net *"_s1", 0 0, L_0x1ffdc50;  1 drivers
S_0x1ef7960 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef7b70 .param/l "j" 0 3 207, +C4<01100>;
L_0x1ffe770/d .functor AND 1, L_0x1ffe7e0, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffe770 .delay 1 (40,40,40) L_0x1ffe770/d;
v0x1ef7c30_0 .net *"_s1", 0 0, L_0x1ffe7e0;  1 drivers
S_0x1ef7d10 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef7f20 .param/l "j" 0 3 207, +C4<01101>;
L_0x1ffe0b0/d .functor AND 1, L_0x1ffe170, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffe0b0 .delay 1 (40,40,40) L_0x1ffe0b0/d;
v0x1ef7fe0_0 .net *"_s1", 0 0, L_0x1ffe170;  1 drivers
S_0x1ef80c0 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef82d0 .param/l "j" 0 3 207, +C4<01110>;
L_0x1ffe2d0/d .functor AND 1, L_0x1ffe390, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffe2d0 .delay 1 (40,40,40) L_0x1ffe2d0/d;
v0x1ef8390_0 .net *"_s1", 0 0, L_0x1ffe390;  1 drivers
S_0x1ef8470 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef8680 .param/l "j" 0 3 207, +C4<01111>;
L_0x1ffd170/d .functor AND 1, L_0x1ffd230, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffd170 .delay 1 (40,40,40) L_0x1ffd170/d;
v0x1ef8740_0 .net *"_s1", 0 0, L_0x1ffd230;  1 drivers
S_0x1ef8820 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef8a30 .param/l "j" 0 3 207, +C4<010000>;
L_0x1fff1e0/d .functor AND 1, L_0x1fff2a0, L_0x20044e0, C4<1>, C4<1>;
L_0x1fff1e0 .delay 1 (40,40,40) L_0x1fff1e0/d;
v0x1ef8af0_0 .net *"_s1", 0 0, L_0x1fff2a0;  1 drivers
S_0x1ef8bd0 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef8de0 .param/l "j" 0 3 207, +C4<010001>;
L_0x1ffe940/d .functor AND 1, L_0x1ffea00, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffe940 .delay 1 (40,40,40) L_0x1ffe940/d;
v0x1ef8ea0_0 .net *"_s1", 0 0, L_0x1ffea00;  1 drivers
S_0x1ef8f80 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef9190 .param/l "j" 0 3 207, +C4<010010>;
L_0x1ffeb60/d .functor AND 1, L_0x1ffec20, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffeb60 .delay 1 (40,40,40) L_0x1ffeb60/d;
v0x1ef9250_0 .net *"_s1", 0 0, L_0x1ffec20;  1 drivers
S_0x1ef9330 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef9540 .param/l "j" 0 3 207, +C4<010011>;
L_0x1ffed80/d .functor AND 1, L_0x1ffee40, L_0x20044e0, C4<1>, C4<1>;
L_0x1ffed80 .delay 1 (40,40,40) L_0x1ffed80/d;
v0x1ef9600_0 .net *"_s1", 0 0, L_0x1ffee40;  1 drivers
S_0x1ef96e0 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef98f0 .param/l "j" 0 3 207, +C4<010100>;
L_0x1fffab0/d .functor AND 1, L_0x1fffb70, L_0x20044e0, C4<1>, C4<1>;
L_0x1fffab0 .delay 1 (40,40,40) L_0x1fffab0/d;
v0x1ef99b0_0 .net *"_s1", 0 0, L_0x1fffb70;  1 drivers
S_0x1ef9a90 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1ef9ca0 .param/l "j" 0 3 207, +C4<010101>;
L_0x1fff400/d .functor AND 1, L_0x1fff4c0, L_0x20044e0, C4<1>, C4<1>;
L_0x1fff400 .delay 1 (40,40,40) L_0x1fff400/d;
v0x1ef9d60_0 .net *"_s1", 0 0, L_0x1fff4c0;  1 drivers
S_0x1ef9e40 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1efa050 .param/l "j" 0 3 207, +C4<010110>;
L_0x1fff620/d .functor AND 1, L_0x1fff6e0, L_0x20044e0, C4<1>, C4<1>;
L_0x1fff620 .delay 1 (40,40,40) L_0x1fff620/d;
v0x1efa110_0 .net *"_s1", 0 0, L_0x1fff6e0;  1 drivers
S_0x1efa1f0 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1efa400 .param/l "j" 0 3 207, +C4<010111>;
L_0x1fff840/d .functor AND 1, L_0x1fff900, L_0x20044e0, C4<1>, C4<1>;
L_0x1fff840 .delay 1 (40,40,40) L_0x1fff840/d;
v0x1efa4c0_0 .net *"_s1", 0 0, L_0x1fff900;  1 drivers
S_0x1efa5a0 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1efa7b0 .param/l "j" 0 3 207, +C4<011000>;
L_0x1fff9a0/d .functor AND 1, L_0x20003f0, L_0x20044e0, C4<1>, C4<1>;
L_0x1fff9a0 .delay 1 (40,40,40) L_0x1fff9a0/d;
v0x1efa870_0 .net *"_s1", 0 0, L_0x20003f0;  1 drivers
S_0x1efa950 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1efab60 .param/l "j" 0 3 207, +C4<011001>;
L_0x1fffcd0/d .functor AND 1, L_0x1fffd90, L_0x20044e0, C4<1>, C4<1>;
L_0x1fffcd0 .delay 1 (40,40,40) L_0x1fffcd0/d;
v0x1efac20_0 .net *"_s1", 0 0, L_0x1fffd90;  1 drivers
S_0x1efad00 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1efaf10 .param/l "j" 0 3 207, +C4<011010>;
L_0x1fffef0/d .functor AND 1, L_0x1ffffb0, L_0x20044e0, C4<1>, C4<1>;
L_0x1fffef0 .delay 1 (40,40,40) L_0x1fffef0/d;
v0x1efafd0_0 .net *"_s1", 0 0, L_0x1ffffb0;  1 drivers
S_0x1efb0b0 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1efb2c0 .param/l "j" 0 3 207, +C4<011011>;
L_0x2000110/d .functor AND 1, L_0x20001d0, L_0x20044e0, C4<1>, C4<1>;
L_0x2000110 .delay 1 (40,40,40) L_0x2000110/d;
v0x1efb380_0 .net *"_s1", 0 0, L_0x20001d0;  1 drivers
S_0x1efb460 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1efb670 .param/l "j" 0 3 207, +C4<011100>;
L_0x2000270/d .functor AND 1, L_0x2000c90, L_0x20044e0, C4<1>, C4<1>;
L_0x2000270 .delay 1 (40,40,40) L_0x2000270/d;
v0x1efb730_0 .net *"_s1", 0 0, L_0x2000c90;  1 drivers
S_0x1efb810 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1efba20 .param/l "j" 0 3 207, +C4<011101>;
L_0x2000550/d .functor AND 1, L_0x2000610, L_0x20044e0, C4<1>, C4<1>;
L_0x2000550 .delay 1 (40,40,40) L_0x2000550/d;
v0x1efbae0_0 .net *"_s1", 0 0, L_0x2000610;  1 drivers
S_0x1efbbc0 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1efbdd0 .param/l "j" 0 3 207, +C4<011110>;
L_0x2000770/d .functor AND 1, L_0x2000830, L_0x20044e0, C4<1>, C4<1>;
L_0x2000770 .delay 1 (40,40,40) L_0x2000770/d;
v0x1efbe90_0 .net *"_s1", 0 0, L_0x2000830;  1 drivers
S_0x1efbf70 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x1ea71c0;
 .timescale 0 0;
P_0x1efc180 .param/l "j" 0 3 207, +C4<011111>;
L_0x2002010/d .functor AND 1, L_0x1ffeff0, L_0x20044e0, C4<1>, C4<1>;
L_0x2002010 .delay 1 (40,40,40) L_0x2002010/d;
v0x1efc240_0 .net *"_s1", 0 0, L_0x1ffeff0;  1 drivers
S_0x1efc320 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x1ea71c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x20025d0/d .functor XOR 1, L_0x2002d70, L_0x1fff150, C4<0>, C4<0>;
L_0x20025d0 .delay 1 (40,40,40) L_0x20025d0/d;
L_0x2002690/d .functor NOT 1, L_0x2003b20, C4<0>, C4<0>, C4<0>;
L_0x2002690 .delay 1 (10,10,10) L_0x2002690/d;
L_0x20027f0/d .functor NOT 1, L_0x20025d0, C4<0>, C4<0>, C4<0>;
L_0x20027f0 .delay 1 (10,10,10) L_0x20027f0/d;
L_0x2002900/d .functor NOT 1, L_0x2002e60, C4<0>, C4<0>, C4<0>;
L_0x2002900 .delay 1 (10,10,10) L_0x2002900/d;
L_0x2002a60/d .functor AND 1, L_0x2003b20, L_0x20025d0, C4<1>, C4<1>;
L_0x2002a60 .delay 1 (40,40,40) L_0x2002a60/d;
L_0x20034b0/d .functor AND 1, L_0x2002690, L_0x20027f0, C4<1>, C4<1>;
L_0x20034b0 .delay 1 (40,40,40) L_0x20034b0/d;
L_0x20035c0/d .functor AND 1, L_0x2002a60, L_0x2002900, C4<1>, C4<1>;
L_0x20035c0 .delay 1 (40,40,40) L_0x20035c0/d;
L_0x2003770/d .functor AND 1, L_0x20034b0, L_0x2002e60, C4<1>, C4<1>;
L_0x2003770 .delay 1 (40,40,40) L_0x2003770/d;
L_0x2003970/d .functor OR 1, L_0x20035c0, L_0x2003770, C4<0>, C4<0>;
L_0x2003970 .delay 1 (40,40,40) L_0x2003970/d;
v0x1ef4ea0_0 .net "BxorSub", 0 0, L_0x20025d0;  1 drivers
v0x1ef4f80_0 .net "a", 0 0, L_0x2003b20;  1 drivers
v0x1efc920_0 .net "aAndB", 0 0, L_0x2002a60;  1 drivers
v0x1efc9f0_0 .net "b", 0 0, L_0x2002d70;  1 drivers
v0x1efcab0_0 .net "negToPos", 0 0, L_0x20035c0;  1 drivers
v0x1efcbc0_0 .net "notA", 0 0, L_0x2002690;  1 drivers
v0x1efcc80_0 .net "notB", 0 0, L_0x20027f0;  1 drivers
v0x1efcd40_0 .net "notS", 0 0, L_0x2002900;  1 drivers
v0x1efce00_0 .net "notaAndNotb", 0 0, L_0x20034b0;  1 drivers
v0x1efcf50_0 .net "overflow", 0 0, L_0x2003970;  alias, 1 drivers
v0x1efd010_0 .net "posToNeg", 0 0, L_0x2003770;  1 drivers
v0x1efd0d0_0 .net "s", 0 0, L_0x2002e60;  1 drivers
v0x1efd190_0 .net "sub", 0 0, L_0x1fff150;  alias, 1 drivers
S_0x1ecee50 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x1ea71c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2003fe0/0/0 .functor OR 1, L_0x2004310, L_0x2004200, L_0x20051a0, L_0x2005290;
L_0x2003fe0/0/4 .functor OR 1, L_0x2005380, L_0x2005470, L_0x2005560, L_0x2005650;
L_0x2003fe0/0/8 .functor OR 1, L_0x2005790, L_0x2005090, L_0x2005af0, L_0x2005b90;
L_0x2003fe0/0/12 .functor OR 1, L_0x2005cf0, L_0x2005de0, L_0x2005f50, L_0x2005ff0;
L_0x2003fe0/0/16 .functor OR 1, L_0x2006120, L_0x2006210, L_0x20063a0, L_0x2006440;
L_0x2003fe0/0/20 .functor OR 1, L_0x2006300, L_0x2006630, L_0x2006530, L_0x2006830;
L_0x2003fe0/0/24 .functor OR 1, L_0x2006720, L_0x2005880, L_0x2006920, L_0x2006e50;
L_0x2003fe0/0/28 .functor OR 1, L_0x2006f40, L_0x2007030, L_0x2005970, L_0x2007220;
L_0x2003fe0/1/0 .functor OR 1, L_0x2003fe0/0/0, L_0x2003fe0/0/4, L_0x2003fe0/0/8, L_0x2003fe0/0/12;
L_0x2003fe0/1/4 .functor OR 1, L_0x2003fe0/0/16, L_0x2003fe0/0/20, L_0x2003fe0/0/24, L_0x2003fe0/0/28;
L_0x2003fe0/d .functor NOR 1, L_0x2003fe0/1/0, L_0x2003fe0/1/4, C4<0>, C4<0>;
L_0x2003fe0 .delay 1 (320,320,320) L_0x2003fe0/d;
v0x1ecf040_0 .net *"_s10", 0 0, L_0x2005380;  1 drivers
v0x1ecf140_0 .net *"_s12", 0 0, L_0x2005470;  1 drivers
v0x1efda60_0 .net *"_s14", 0 0, L_0x2005560;  1 drivers
v0x1efdb50_0 .net *"_s16", 0 0, L_0x2005650;  1 drivers
v0x1efdc30_0 .net *"_s18", 0 0, L_0x2005790;  1 drivers
v0x1efdd60_0 .net *"_s2", 0 0, L_0x2004310;  1 drivers
v0x1efde40_0 .net *"_s20", 0 0, L_0x2005090;  1 drivers
v0x1efdf20_0 .net *"_s22", 0 0, L_0x2005af0;  1 drivers
v0x1efe000_0 .net *"_s24", 0 0, L_0x2005b90;  1 drivers
v0x1efe170_0 .net *"_s26", 0 0, L_0x2005cf0;  1 drivers
v0x1efe250_0 .net *"_s28", 0 0, L_0x2005de0;  1 drivers
v0x1efe330_0 .net *"_s30", 0 0, L_0x2005f50;  1 drivers
v0x1efe410_0 .net *"_s32", 0 0, L_0x2005ff0;  1 drivers
v0x1efe4f0_0 .net *"_s34", 0 0, L_0x2006120;  1 drivers
v0x1efe5d0_0 .net *"_s36", 0 0, L_0x2006210;  1 drivers
v0x1efe6b0_0 .net *"_s38", 0 0, L_0x20063a0;  1 drivers
v0x1efe790_0 .net *"_s4", 0 0, L_0x2004200;  1 drivers
v0x1efe940_0 .net *"_s40", 0 0, L_0x2006440;  1 drivers
v0x1efe9e0_0 .net *"_s42", 0 0, L_0x2006300;  1 drivers
v0x1efeac0_0 .net *"_s44", 0 0, L_0x2006630;  1 drivers
v0x1efeba0_0 .net *"_s46", 0 0, L_0x2006530;  1 drivers
v0x1efec80_0 .net *"_s48", 0 0, L_0x2006830;  1 drivers
v0x1efed60_0 .net *"_s50", 0 0, L_0x2006720;  1 drivers
v0x1efee40_0 .net *"_s52", 0 0, L_0x2005880;  1 drivers
v0x1efef20_0 .net *"_s54", 0 0, L_0x2006920;  1 drivers
v0x1efefe0_0 .net *"_s56", 0 0, L_0x2006e50;  1 drivers
v0x1eff080_0 .net *"_s58", 0 0, L_0x2006f40;  1 drivers
v0x1eff160_0 .net *"_s6", 0 0, L_0x20051a0;  1 drivers
v0x1eff240_0 .net *"_s60", 0 0, L_0x2007030;  1 drivers
v0x1eff320_0 .net *"_s62", 0 0, L_0x2005970;  1 drivers
v0x1eff400_0 .net *"_s64", 0 0, L_0x2007220;  1 drivers
v0x1eff4e0_0 .net *"_s8", 0 0, L_0x2005290;  1 drivers
v0x1eff5c0_0 .net8 "bitt", 31 0, RS_0x7efc92234198;  alias, 2 drivers
v0x1efe880_0 .net "out", 0 0, L_0x2003fe0;  alias, 1 drivers
L_0x2004310 .part RS_0x7efc92234198, 0, 1;
L_0x2004200 .part RS_0x7efc92234198, 1, 1;
L_0x20051a0 .part RS_0x7efc92234198, 2, 1;
L_0x2005290 .part RS_0x7efc92234198, 3, 1;
L_0x2005380 .part RS_0x7efc92234198, 4, 1;
L_0x2005470 .part RS_0x7efc92234198, 5, 1;
L_0x2005560 .part RS_0x7efc92234198, 6, 1;
L_0x2005650 .part RS_0x7efc92234198, 7, 1;
L_0x2005790 .part RS_0x7efc92234198, 8, 1;
L_0x2005090 .part RS_0x7efc92234198, 9, 1;
L_0x2005af0 .part RS_0x7efc92234198, 10, 1;
L_0x2005b90 .part RS_0x7efc92234198, 11, 1;
L_0x2005cf0 .part RS_0x7efc92234198, 12, 1;
L_0x2005de0 .part RS_0x7efc92234198, 13, 1;
L_0x2005f50 .part RS_0x7efc92234198, 14, 1;
L_0x2005ff0 .part RS_0x7efc92234198, 15, 1;
L_0x2006120 .part RS_0x7efc92234198, 16, 1;
L_0x2006210 .part RS_0x7efc92234198, 17, 1;
L_0x20063a0 .part RS_0x7efc92234198, 18, 1;
L_0x2006440 .part RS_0x7efc92234198, 19, 1;
L_0x2006300 .part RS_0x7efc92234198, 20, 1;
L_0x2006630 .part RS_0x7efc92234198, 21, 1;
L_0x2006530 .part RS_0x7efc92234198, 22, 1;
L_0x2006830 .part RS_0x7efc92234198, 23, 1;
L_0x2006720 .part RS_0x7efc92234198, 24, 1;
L_0x2005880 .part RS_0x7efc92234198, 25, 1;
L_0x2006920 .part RS_0x7efc92234198, 26, 1;
L_0x2006e50 .part RS_0x7efc92234198, 27, 1;
L_0x2006f40 .part RS_0x7efc92234198, 28, 1;
L_0x2007030 .part RS_0x7efc92234198, 29, 1;
L_0x2005970 .part RS_0x7efc92234198, 30, 1;
L_0x2007220 .part RS_0x7efc92234198, 31, 1;
S_0x1f02d40 .scope module, "alumain" "alu" 2 136, 3 145 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x20d7110/d .functor OR 1, L_0x20d9910, L_0x20d9a70, C4<0>, C4<0>;
L_0x20d7110 .delay 1 (40,40,40) L_0x20d7110/d;
L_0x20d9d20/d .functor OR 1, L_0x20d7110, L_0x20d7110, C4<0>, C4<0>;
L_0x20d9d20 .delay 1 (40,40,40) L_0x20d9d20/d;
L_0x20d9e30/d .functor OR 1, L_0x20dabd0, L_0x20da4a0, C4<0>, C4<0>;
L_0x20d9e30 .delay 1 (40,40,40) L_0x20d9e30/d;
L_0x20dbbc0/d .functor NOT 1, L_0x20daf10, C4<0>, C4<0>, C4<0>;
L_0x20dbbc0 .delay 1 (10,10,10) L_0x20dbbc0/d;
L_0x20db070/d .functor NOT 1, L_0x20db930, C4<0>, C4<0>, C4<0>;
L_0x20db070 .delay 1 (10,10,10) L_0x20db070/d;
L_0x20db130/d .functor AND 1, L_0x20dbbc0, L_0x20db290, L_0x20dc3f0, C4<1>;
L_0x20db130 .delay 1 (60,60,60) L_0x20db130/d;
L_0x20dc490/d .functor NOT 1, L_0x20db130, C4<0>, C4<0>, C4<0>;
L_0x20dc490 .delay 1 (10,10,10) L_0x20dc490/d;
L_0x20dc5a0/d .functor AND 1, L_0x20dc750, L_0x20db070, L_0x20db130, C4<1>;
L_0x20dc5a0 .delay 1 (60,60,60) L_0x20dc5a0/d;
L_0x20dbd20/d .functor OR 1, L_0x20dbe80, L_0x20dc5a0, C4<0>, C4<0>;
L_0x20dbd20 .delay 1 (40,40,40) L_0x20dbd20/d;
v0x1f7b6a0_0 .net "SLTval", 0 0, L_0x20dc5a0;  1 drivers
v0x1f7b760_0 .net *"_s321", 0 0, L_0x20d31e0;  1 drivers
v0x1f7b840_0 .net *"_s324", 0 0, L_0x20d1520;  1 drivers
v0x1f7b900_0 .net *"_s327", 0 0, L_0x20d4620;  1 drivers
v0x1f7b9e0_0 .net *"_s330", 0 0, L_0x20d4780;  1 drivers
v0x1f7bac0_0 .net *"_s333", 0 0, L_0x20d4a50;  1 drivers
v0x1f7bba0_0 .net *"_s336", 0 0, L_0x20d4fd0;  1 drivers
v0x1f7bc80_0 .net *"_s339", 0 0, L_0x20d51f0;  1 drivers
v0x1f7bd60_0 .net *"_s342", 0 0, L_0x20d4840;  1 drivers
v0x1f7bed0_0 .net *"_s345", 0 0, L_0x20d5e50;  1 drivers
v0x1f7bfb0_0 .net *"_s348", 0 0, L_0x20d56a0;  1 drivers
v0x1f7c090_0 .net *"_s351", 0 0, L_0x20d58c0;  1 drivers
v0x1f7c170_0 .net *"_s354", 0 0, L_0x20d5ae0;  1 drivers
v0x1f7c250_0 .net *"_s357", 0 0, L_0x20d6730;  1 drivers
v0x1f7c330_0 .net *"_s360", 0 0, L_0x20d6070;  1 drivers
v0x1f7c410_0 .net *"_s363", 0 0, L_0x20d6290;  1 drivers
v0x1f7c4f0_0 .net *"_s366", 0 0, L_0x20d5410;  1 drivers
v0x1f7c6a0_0 .net *"_s369", 0 0, L_0x20d71a0;  1 drivers
v0x1f7c740_0 .net *"_s372", 0 0, L_0x20d6900;  1 drivers
v0x1f7c820_0 .net *"_s375", 0 0, L_0x20d6b20;  1 drivers
v0x1f7c900_0 .net *"_s378", 0 0, L_0x20d6d40;  1 drivers
v0x1f7c9e0_0 .net *"_s381", 0 0, L_0x20d7a70;  1 drivers
v0x1f7cac0_0 .net *"_s384", 0 0, L_0x20d73c0;  1 drivers
v0x1f7cba0_0 .net *"_s387", 0 0, L_0x20d75e0;  1 drivers
v0x1f7cc80_0 .net *"_s390", 0 0, L_0x20d7800;  1 drivers
v0x1f7cd60_0 .net *"_s393", 0 0, L_0x20d7960;  1 drivers
v0x1f7ce40_0 .net *"_s396", 0 0, L_0x20d7c90;  1 drivers
v0x1f7cf20_0 .net *"_s399", 0 0, L_0x20d7eb0;  1 drivers
v0x1f7d000_0 .net *"_s402", 0 0, L_0x20d80d0;  1 drivers
v0x1f7d0e0_0 .net *"_s405", 0 0, L_0x20d8230;  1 drivers
v0x1f7d1c0_0 .net *"_s408", 0 0, L_0x20d8510;  1 drivers
v0x1f7d2a0_0 .net *"_s411", 0 0, L_0x20d8730;  1 drivers
v0x1f7d380_0 .net *"_s414", 0 0, L_0x20d9fd0;  1 drivers
v0x1f7c5d0_0 .net *"_s420", 0 0, L_0x20d9910;  1 drivers
v0x1f7d650_0 .net *"_s422", 0 0, L_0x20d9a70;  1 drivers
v0x1f7d730_0 .net *"_s424", 0 0, L_0x20d9d20;  1 drivers
v0x1f7d810_0 .net *"_s429", 0 0, L_0x20dabd0;  1 drivers
v0x1f7d8f0_0 .net *"_s431", 0 0, L_0x20da4a0;  1 drivers
v0x1f7d9d0_0 .net *"_s440", 0 0, L_0x20daf10;  1 drivers
v0x1f7dab0_0 .net *"_s444", 0 0, L_0x20db290;  1 drivers
v0x1f7db90_0 .net *"_s446", 0 0, L_0x20dc3f0;  1 drivers
v0x1f7dc70_0 .net *"_s450", 0 0, L_0x20dc750;  1 drivers
v0x1f7dd50_0 .net *"_s452", 0 0, L_0x20dbd20;  1 drivers
v0x1f7de30_0 .net *"_s455", 0 0, L_0x20dbe80;  1 drivers
v0x1f7df10_0 .net "carryOut", 32 0, L_0x20d9b60;  1 drivers
v0x1f7dff0_0 .net "carryout", 0 0, L_0x20d9e30;  alias, 1 drivers
v0x1f7e0b0_0 .net "command", 2 0, v0x1f815e0_0;  alias, 1 drivers
v0x1f7e190_0 .net "initialResult", 31 0, L_0x20d3910;  1 drivers
v0x1f7e270_0 .net "isSLT", 0 0, L_0x20db130;  1 drivers
v0x1f7e330_0 .net "isSLTinv", 0 0, L_0x20dc490;  1 drivers
v0x1f7e3f0_0 .net "isSubtract", 0 0, L_0x20d7110;  1 drivers
v0x1f7e490_0 .net "operandA", 31 0, L_0x207d470;  alias, 1 drivers
v0x1f7e570_0 .net "operandB", 31 0, L_0x20df8f0;  alias, 1 drivers
v0x1f7e650_0 .net "overflow", 0 0, L_0x20db930;  alias, 1 drivers
v0x1f7e6f0_0 .net "overflowInv", 0 0, L_0x20db070;  1 drivers
v0x1f7e790_0 .net8 "result", 31 0, RS_0x7efc921f6e68;  alias, 2 drivers
v0x1f7e880_0 .net "s2inv", 0 0, L_0x20dbbc0;  1 drivers
v0x1f7e920_0 .net "zero", 0 0, L_0x20dbfe0;  alias, 1 drivers
L_0x2080350 .part L_0x207d470, 0, 1;
L_0x20804b0 .part L_0x20df8f0, 0, 1;
L_0x207e9f0 .part L_0x20d9b60, 0, 1;
L_0x20806f0 .part v0x1f815e0_0, 0, 1;
L_0x2080790 .part v0x1f815e0_0, 1, 1;
L_0x20808c0 .part v0x1f815e0_0, 2, 1;
L_0x2082e40 .part L_0x207d470, 1, 1;
L_0x20830b0 .part L_0x20df8f0, 1, 1;
L_0x2083260 .part L_0x20d9b60, 1, 1;
L_0x2083300 .part v0x1f815e0_0, 0, 1;
L_0x20833a0 .part v0x1f815e0_0, 1, 1;
L_0x2083440 .part v0x1f815e0_0, 2, 1;
L_0x2085a70 .part L_0x207d470, 2, 1;
L_0x2085bd0 .part L_0x20df8f0, 2, 1;
L_0x2085d80 .part L_0x20d9b60, 2, 1;
L_0x2085e20 .part v0x1f815e0_0, 0, 1;
L_0x2085f50 .part v0x1f815e0_0, 1, 1;
L_0x2085ff0 .part v0x1f815e0_0, 2, 1;
L_0x2088440 .part L_0x207d470, 3, 1;
L_0x20885a0 .part L_0x20df8f0, 3, 1;
L_0x2086090 .part L_0x20d9b60, 3, 1;
L_0x2088890 .part v0x1f815e0_0, 0, 1;
L_0x2088750 .part v0x1f815e0_0, 1, 1;
L_0x20889f0 .part v0x1f815e0_0, 2, 1;
L_0x208aec0 .part L_0x207d470, 4, 1;
L_0x208b020 .part L_0x20df8f0, 4, 1;
L_0x2088a90 .part L_0x20d9b60, 4, 1;
L_0x208b2b0 .part v0x1f815e0_0, 0, 1;
L_0x208b1d0 .part v0x1f815e0_0, 1, 1;
L_0x20834e0 .part v0x1f815e0_0, 2, 1;
L_0x208da60 .part L_0x207d470, 5, 1;
L_0x208dbc0 .part L_0x20df8f0, 5, 1;
L_0x208b650 .part L_0x20d9b60, 5, 1;
L_0x208df90 .part v0x1f815e0_0, 0, 1;
L_0x208de80 .part v0x1f815e0_0, 1, 1;
L_0x208e150 .part v0x1f815e0_0, 2, 1;
L_0x2090640 .part L_0x207d470, 6, 1;
L_0x20907a0 .part L_0x20df8f0, 6, 1;
L_0x208e370 .part L_0x20d9b60, 6, 1;
L_0x208e280 .part v0x1f815e0_0, 0, 1;
L_0x2090aa0 .part v0x1f815e0_0, 1, 1;
L_0x2090b40 .part v0x1f815e0_0, 2, 1;
L_0x2093050 .part L_0x207d470, 7, 1;
L_0x20931b0 .part L_0x20df8f0, 7, 1;
L_0x2090be0 .part L_0x20d9b60, 7, 1;
L_0x2090c80 .part v0x1f815e0_0, 0, 1;
L_0x2093360 .part v0x1f815e0_0, 1, 1;
L_0x2093400 .part v0x1f815e0_0, 2, 1;
L_0x2095ba0 .part L_0x207d470, 8, 1;
L_0x2095d00 .part L_0x20df8f0, 8, 1;
L_0x2093970 .part L_0x20d9b60, 8, 1;
L_0x2093670 .part v0x1f815e0_0, 0, 1;
L_0x2096060 .part v0x1f815e0_0, 1, 1;
L_0x2096100 .part v0x1f815e0_0, 2, 1;
L_0x20985e0 .part L_0x207d470, 9, 1;
L_0x2082fa0 .part L_0x20df8f0, 9, 1;
L_0x20963b0 .part L_0x20d9b60, 9, 1;
L_0x2096230 .part v0x1f815e0_0, 0, 1;
L_0x2098c40 .part v0x1f815e0_0, 1, 1;
L_0x2098ce0 .part v0x1f815e0_0, 2, 1;
L_0x209b400 .part L_0x207d470, 10, 1;
L_0x209b560 .part L_0x20df8f0, 10, 1;
L_0x209b710 .part L_0x20d9b60, 10, 1;
L_0x209b7b0 .part v0x1f815e0_0, 0, 1;
L_0x209b850 .part v0x1f815e0_0, 1, 1;
L_0x209b8f0 .part v0x1f815e0_0, 2, 1;
L_0x209de50 .part L_0x207d470, 11, 1;
L_0x209dfb0 .part L_0x20df8f0, 11, 1;
L_0x209bc70 .part L_0x20d9b60, 11, 1;
L_0x209ba20 .part v0x1f815e0_0, 0, 1;
L_0x209bac0 .part v0x1f815e0_0, 1, 1;
L_0x209e3a0 .part v0x1f815e0_0, 2, 1;
L_0x20a08c0 .part L_0x207d470, 12, 1;
L_0x20a0a20 .part L_0x20df8f0, 12, 1;
L_0x209e6e0 .part L_0x20d9b60, 12, 1;
L_0x209e4d0 .part v0x1f815e0_0, 0, 1;
L_0x209e570 .part v0x1f815e0_0, 1, 1;
L_0x20a0e40 .part v0x1f815e0_0, 2, 1;
L_0x20a32e0 .part L_0x207d470, 13, 1;
L_0x20a3440 .part L_0x20df8f0, 13, 1;
L_0x208dd70 .part L_0x20d9b60, 13, 1;
L_0x20a0ee0 .part v0x1f815e0_0, 0, 1;
L_0x20a0f80 .part v0x1f815e0_0, 1, 1;
L_0x20a1020 .part v0x1f815e0_0, 2, 1;
L_0x20a5e50 .part L_0x207d470, 14, 1;
L_0x20a5fb0 .part L_0x20df8f0, 14, 1;
L_0x20a3800 .part L_0x20d9b60, 14, 1;
L_0x20a38a0 .part v0x1f815e0_0, 0, 1;
L_0x20a3940 .part v0x1f815e0_0, 1, 1;
L_0x20a39e0 .part v0x1f815e0_0, 2, 1;
L_0x20a88c0 .part L_0x207d470, 15, 1;
L_0x20a8a20 .part L_0x20df8f0, 15, 1;
L_0x20a6160 .part L_0x20d9b60, 15, 1;
L_0x20934d0 .part v0x1f815e0_0, 0, 1;
L_0x20a8ed0 .part v0x1f815e0_0, 1, 1;
L_0x20a8f70 .part v0x1f815e0_0, 2, 1;
L_0x20ab3e0 .part L_0x207d470, 16, 1;
L_0x20ab540 .part L_0x20df8f0, 16, 1;
L_0x20ab6f0 .part L_0x20d9b60, 16, 1;
L_0x20ab820 .part v0x1f815e0_0, 0, 1;
L_0x20a9010 .part v0x1f815e0_0, 1, 1;
L_0x20a90b0 .part v0x1f815e0_0, 2, 1;
L_0x20ade20 .part L_0x207d470, 17, 1;
L_0x20adf80 .part L_0x20df8f0, 17, 1;
L_0x20ab8c0 .part L_0x20d9b60, 17, 1;
L_0x20ab960 .part v0x1f815e0_0, 0, 1;
L_0x20aba00 .part v0x1f815e0_0, 1, 1;
L_0x20abaa0 .part v0x1f815e0_0, 2, 1;
L_0x20b0880 .part L_0x207d470, 18, 1;
L_0x20b09e0 .part L_0x20df8f0, 18, 1;
L_0x20ae650 .part L_0x20d9b60, 18, 1;
L_0x20ae1c0 .part v0x1f815e0_0, 0, 1;
L_0x20ae260 .part v0x1f815e0_0, 1, 1;
L_0x20ae300 .part v0x1f815e0_0, 2, 1;
L_0x20b3290 .part L_0x207d470, 19, 1;
L_0x20b33f0 .part L_0x20df8f0, 19, 1;
L_0x20b0b90 .part L_0x20d9b60, 19, 1;
L_0x20b0c30 .part v0x1f815e0_0, 0, 1;
L_0x20b0cd0 .part v0x1f815e0_0, 1, 1;
L_0x20b0d70 .part v0x1f815e0_0, 2, 1;
L_0x20b5cd0 .part L_0x207d470, 20, 1;
L_0x20b5e30 .part L_0x20df8f0, 20, 1;
L_0x20b35a0 .part L_0x20d9b60, 20, 1;
L_0x20b3640 .part v0x1f815e0_0, 0, 1;
L_0x20b36e0 .part v0x1f815e0_0, 1, 1;
L_0x20b3780 .part v0x1f815e0_0, 2, 1;
L_0x20b8bf0 .part L_0x207d470, 21, 1;
L_0x20b8d50 .part L_0x20df8f0, 21, 1;
L_0x20b8f00 .part L_0x20d9b60, 21, 1;
L_0x20b8fa0 .part v0x1f815e0_0, 0, 1;
L_0x2098d80 .part v0x1f815e0_0, 1, 1;
L_0x2098e20 .part v0x1f815e0_0, 2, 1;
L_0x20bb690 .part L_0x207d470, 22, 1;
L_0x20bb7f0 .part L_0x20df8f0, 22, 1;
L_0x20bb9a0 .part L_0x20d9b60, 22, 1;
L_0x20bbad0 .part v0x1f815e0_0, 0, 1;
L_0x20b9040 .part v0x1f815e0_0, 1, 1;
L_0x20b90e0 .part v0x1f815e0_0, 2, 1;
L_0x20be140 .part L_0x207d470, 23, 1;
L_0x20be2a0 .part L_0x20df8f0, 23, 1;
L_0x20bbb70 .part L_0x20d9b60, 23, 1;
L_0x20bbc10 .part v0x1f815e0_0, 0, 1;
L_0x20bbcb0 .part v0x1f815e0_0, 1, 1;
L_0x20bbd50 .part v0x1f815e0_0, 2, 1;
L_0x20c0bb0 .part L_0x207d470, 24, 1;
L_0x20c0d10 .part L_0x20df8f0, 24, 1;
L_0x20be930 .part L_0x20d9b60, 24, 1;
L_0x20be4e0 .part v0x1f815e0_0, 0, 1;
L_0x20be580 .part v0x1f815e0_0, 1, 1;
L_0x20be620 .part v0x1f815e0_0, 2, 1;
L_0x20c3610 .part L_0x207d470, 25, 1;
L_0x2098740 .part L_0x20df8f0, 25, 1;
L_0x20c0ec0 .part L_0x20d9b60, 25, 1;
L_0x20c0f60 .part v0x1f815e0_0, 0, 1;
L_0x20c1000 .part v0x1f815e0_0, 1, 1;
L_0x20c10a0 .part v0x1f815e0_0, 2, 1;
L_0x20c6330 .part L_0x207d470, 26, 1;
L_0x20c6490 .part L_0x20df8f0, 26, 1;
L_0x20c6640 .part L_0x20d9b60, 26, 1;
L_0x20c6770 .part v0x1f815e0_0, 0, 1;
L_0x20c3b80 .part v0x1f815e0_0, 1, 1;
L_0x20c3c20 .part v0x1f815e0_0, 2, 1;
L_0x20c8db0 .part L_0x207d470, 27, 1;
L_0x20c8f10 .part L_0x20df8f0, 27, 1;
L_0x20c6810 .part L_0x20d9b60, 27, 1;
L_0x20c68b0 .part v0x1f815e0_0, 0, 1;
L_0x20c6950 .part v0x1f815e0_0, 1, 1;
L_0x20c69f0 .part v0x1f815e0_0, 2, 1;
L_0x20cb7c0 .part L_0x207d470, 28, 1;
L_0x20cb920 .part L_0x20df8f0, 28, 1;
L_0x20cbad0 .part L_0x20d9b60, 28, 1;
L_0x20cbc00 .part v0x1f815e0_0, 0, 1;
L_0x20c90c0 .part v0x1f815e0_0, 1, 1;
L_0x20c9160 .part v0x1f815e0_0, 2, 1;
L_0x20ce250 .part L_0x207d470, 29, 1;
L_0x20ce3b0 .part L_0x20df8f0, 29, 1;
L_0x20a35f0 .part L_0x20d9b60, 29, 1;
L_0x20a3690 .part v0x1f815e0_0, 0, 1;
L_0x20a3730 .part v0x1f815e0_0, 1, 1;
L_0x20cbca0 .part v0x1f815e0_0, 2, 1;
L_0x20d0e90 .part L_0x207d470, 30, 1;
L_0x20d0ff0 .part L_0x20df8f0, 30, 1;
L_0x20ce970 .part L_0x20d9b60, 30, 1;
L_0x20cea10 .part v0x1f815e0_0, 0, 1;
L_0x20ceab0 .part v0x1f815e0_0, 1, 1;
L_0x20ceb50 .part v0x1f815e0_0, 2, 1;
LS_0x20d3910_0_0 .concat8 [ 1 1 1 1], L_0x207ff60, L_0x2082a50, L_0x2085680, L_0x2088050;
LS_0x20d3910_0_4 .concat8 [ 1 1 1 1], L_0x208aad0, L_0x208d670, L_0x2090250, L_0x2092c60;
LS_0x20d3910_0_8 .concat8 [ 1 1 1 1], L_0x20957b0, L_0x20981f0, L_0x209b010, L_0x209da60;
LS_0x20d3910_0_12 .concat8 [ 1 1 1 1], L_0x20a04d0, L_0x20a2ef0, L_0x20a5a60, L_0x20a84d0;
LS_0x20d3910_0_16 .concat8 [ 1 1 1 1], L_0x20aaff0, L_0x20ada30, L_0x20b0490, L_0x20b2ea0;
LS_0x20d3910_0_20 .concat8 [ 1 1 1 1], L_0x20b58e0, L_0x20b8800, L_0x20bb2a0, L_0x20bdd50;
LS_0x20d3910_0_24 .concat8 [ 1 1 1 1], L_0x20c07c0, L_0x20c3220, L_0x20c5f40, L_0x20c89c0;
LS_0x20d3910_0_28 .concat8 [ 1 1 1 1], L_0x20cb3d0, L_0x20cde60, L_0x20d0aa0, L_0x20d3520;
LS_0x20d3910_1_0 .concat8 [ 4 4 4 4], LS_0x20d3910_0_0, LS_0x20d3910_0_4, LS_0x20d3910_0_8, LS_0x20d3910_0_12;
LS_0x20d3910_1_4 .concat8 [ 4 4 4 4], LS_0x20d3910_0_16, LS_0x20d3910_0_20, LS_0x20d3910_0_24, LS_0x20d3910_0_28;
L_0x20d3910 .concat8 [ 16 16 0 0], LS_0x20d3910_1_0, LS_0x20d3910_1_4;
L_0x20d4530 .part L_0x207d470, 31, 1;
L_0x20d11a0 .part L_0x20df8f0, 31, 1;
L_0x20cee40 .part L_0x20d9b60, 31, 1;
L_0x20a6200 .part v0x1f815e0_0, 0, 1;
L_0x20a62a0 .part v0x1f815e0_0, 1, 1;
L_0x20a6340 .part v0x1f815e0_0, 2, 1;
L_0x20d13e0 .part L_0x20d3910, 0, 1;
L_0x20d1630 .part L_0x20d3910, 1, 1;
L_0x20d46e0 .part L_0x20d3910, 2, 1;
L_0x20d4960 .part L_0x20d3910, 3, 1;
L_0x20d5600 .part L_0x20d3910, 4, 1;
L_0x20d5090 .part L_0x20d3910, 5, 1;
L_0x20d52b0 .part L_0x20d3910, 6, 1;
L_0x20d5520 .part L_0x20d3910, 7, 1;
L_0x20d5f10 .part L_0x20d3910, 8, 1;
L_0x20d5760 .part L_0x20d3910, 9, 1;
L_0x20d5980 .part L_0x20d3910, 10, 1;
L_0x20d5ba0 .part L_0x20d3910, 11, 1;
L_0x20d67a0 .part L_0x20d3910, 12, 1;
L_0x20d6130 .part L_0x20d3910, 13, 1;
L_0x20d6350 .part L_0x20d3910, 14, 1;
L_0x20d5cf0 .part L_0x20d3910, 15, 1;
L_0x20d7260 .part L_0x20d3910, 16, 1;
L_0x20d69c0 .part L_0x20d3910, 17, 1;
L_0x20d6be0 .part L_0x20d3910, 18, 1;
L_0x20d6e00 .part L_0x20d3910, 19, 1;
L_0x20d7b30 .part L_0x20d3910, 20, 1;
L_0x20d7480 .part L_0x20d3910, 21, 1;
L_0x20d76a0 .part L_0x20d3910, 22, 1;
L_0x20d78c0 .part L_0x20d3910, 23, 1;
L_0x20d83b0 .part L_0x20d3910, 24, 1;
L_0x20d7d50 .part L_0x20d3910, 25, 1;
L_0x20d7f70 .part L_0x20d3910, 26, 1;
L_0x20d8190 .part L_0x20d3910, 27, 1;
L_0x20d8c50 .part L_0x20d3910, 28, 1;
L_0x20d85d0 .part L_0x20d3910, 29, 1;
L_0x20d87f0 .part L_0x20d3910, 30, 1;
LS_0x20d64b0_0_0 .concat8 [ 1 1 1 1], L_0x20d31e0, L_0x20d1520, L_0x20d4620, L_0x20d4780;
LS_0x20d64b0_0_4 .concat8 [ 1 1 1 1], L_0x20d4a50, L_0x20d4fd0, L_0x20d51f0, L_0x20d4840;
LS_0x20d64b0_0_8 .concat8 [ 1 1 1 1], L_0x20d5e50, L_0x20d56a0, L_0x20d58c0, L_0x20d5ae0;
LS_0x20d64b0_0_12 .concat8 [ 1 1 1 1], L_0x20d6730, L_0x20d6070, L_0x20d6290, L_0x20d5410;
LS_0x20d64b0_0_16 .concat8 [ 1 1 1 1], L_0x20d71a0, L_0x20d6900, L_0x20d6b20, L_0x20d6d40;
LS_0x20d64b0_0_20 .concat8 [ 1 1 1 1], L_0x20d7a70, L_0x20d73c0, L_0x20d75e0, L_0x20d7800;
LS_0x20d64b0_0_24 .concat8 [ 1 1 1 1], L_0x20d7960, L_0x20d7c90, L_0x20d7eb0, L_0x20d80d0;
LS_0x20d64b0_0_28 .concat8 [ 1 1 1 1], L_0x20d8230, L_0x20d8510, L_0x20d8730, L_0x20d9fd0;
LS_0x20d64b0_1_0 .concat8 [ 4 4 4 4], LS_0x20d64b0_0_0, LS_0x20d64b0_0_4, LS_0x20d64b0_0_8, LS_0x20d64b0_0_12;
LS_0x20d64b0_1_4 .concat8 [ 4 4 4 4], LS_0x20d64b0_0_16, LS_0x20d64b0_0_20, LS_0x20d64b0_0_24, LS_0x20d64b0_0_28;
L_0x20d64b0 .concat8 [ 16 16 0 0], LS_0x20d64b0_1_0, LS_0x20d64b0_1_4;
L_0x20d6fb0 .part L_0x20d3910, 31, 1;
L_0x20d9910 .part v0x1f815e0_0, 0, 1;
L_0x20d9a70 .part v0x1f815e0_0, 0, 1;
LS_0x20d9b60_0_0 .concat8 [ 1 1 1 1], L_0x20d9d20, L_0x207ee50, L_0x2081610, L_0x20842a0;
LS_0x20d9b60_0_4 .concat8 [ 1 1 1 1], L_0x2086d40, L_0x20896f0, L_0x208c290, L_0x208ee00;
LS_0x20d9b60_0_8 .concat8 [ 1 1 1 1], L_0x2091880, L_0x2094360, L_0x2096da0, L_0x2099b70;
LS_0x20d9b60_0_12 .concat8 [ 1 1 1 1], L_0x209c6b0, L_0x209f120, L_0x20a1b40, L_0x20a46b0;
LS_0x20d9b60_0_16 .concat8 [ 1 1 1 1], L_0x20a70f0, L_0x20a9c10, L_0x20ac5e0, L_0x20af040;
LS_0x20d9b60_0_20 .concat8 [ 1 1 1 1], L_0x20b1ac0, L_0x20b4500, L_0x20b7360, L_0x20b9e00;
LS_0x20d9b60_0_24 .concat8 [ 1 1 1 1], L_0x20bc8b0, L_0x20bf320, L_0x20c1d80, L_0x20c4aa0;
LS_0x20d9b60_0_28 .concat8 [ 1 1 1 1], L_0x20c7570, L_0x20c9ff0, L_0x20cca80, L_0x20cf6c0;
LS_0x20d9b60_0_32 .concat8 [ 1 0 0 0], L_0x20d20f0;
LS_0x20d9b60_1_0 .concat8 [ 4 4 4 4], LS_0x20d9b60_0_0, LS_0x20d9b60_0_4, LS_0x20d9b60_0_8, LS_0x20d9b60_0_12;
LS_0x20d9b60_1_4 .concat8 [ 4 4 4 4], LS_0x20d9b60_0_16, LS_0x20d9b60_0_20, LS_0x20d9b60_0_24, LS_0x20d9b60_0_28;
LS_0x20d9b60_1_8 .concat8 [ 1 0 0 0], LS_0x20d9b60_0_32;
L_0x20d9b60 .concat8 [ 16 16 1 0], LS_0x20d9b60_1_0, LS_0x20d9b60_1_4, LS_0x20d9b60_1_8;
L_0x20dabd0 .part L_0x20d9b60, 32, 1;
L_0x20da4a0 .part L_0x20d9b60, 32, 1;
L_0x20dbb20 .part L_0x207d470, 31, 1;
L_0x20dad30 .part L_0x20df8f0, 31, 1;
L_0x20dae20 .part L_0x20d3910, 31, 1;
L_0x20daf10 .part v0x1f815e0_0, 2, 1;
L_0x20db290 .part v0x1f815e0_0, 0, 1;
L_0x20dc3f0 .part v0x1f815e0_0, 1, 1;
L_0x20dc750 .part L_0x20d3910, 31, 1;
L_0x20dbc80 .part/pv L_0x20dbd20, 0, 1, 32;
L_0x20dbe80 .part L_0x20d3910, 0, 1;
S_0x1f02ff0 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f031e0 .param/l "i" 0 3 165, +C4<00>;
S_0x1f032c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f02ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x207e830/d .functor AND 1, L_0x2080350, L_0x20804b0, C4<1>, C4<1>;
L_0x207e830 .delay 1 (40,40,40) L_0x207e830/d;
L_0x207e8a0/d .functor NAND 1, L_0x2080350, L_0x20804b0, C4<1>, C4<1>;
L_0x207e8a0 .delay 1 (20,20,20) L_0x207e8a0/d;
L_0x207e910/d .functor OR 1, L_0x2080350, L_0x20804b0, C4<0>, C4<0>;
L_0x207e910 .delay 1 (40,40,40) L_0x207e910/d;
L_0x207eaa0/d .functor NOR 1, L_0x2080350, L_0x20804b0, C4<0>, C4<0>;
L_0x207eaa0 .delay 1 (20,20,20) L_0x207eaa0/d;
L_0x207eb10/d .functor XOR 1, L_0x2080350, L_0x20804b0, C4<0>, C4<0>;
L_0x207eb10 .delay 1 (40,40,40) L_0x207eb10/d;
L_0x207eec0/d .functor NOT 1, L_0x20806f0, C4<0>, C4<0>, C4<0>;
L_0x207eec0 .delay 1 (10,10,10) L_0x207eec0/d;
L_0x207ef30/d .functor NOT 1, L_0x2080790, C4<0>, C4<0>, C4<0>;
L_0x207ef30 .delay 1 (10,10,10) L_0x207ef30/d;
L_0x207efa0/d .functor NOT 1, L_0x20808c0, C4<0>, C4<0>, C4<0>;
L_0x207efa0 .delay 1 (10,10,10) L_0x207efa0/d;
L_0x207f010/d .functor AND 1, L_0x207ec60, L_0x207eec0, L_0x207ef30, L_0x207efa0;
L_0x207f010 .delay 1 (80,80,80) L_0x207f010/d;
L_0x207f1c0/d .functor AND 1, L_0x207ec60, L_0x20806f0, L_0x207ef30, L_0x207efa0;
L_0x207f1c0 .delay 1 (80,80,80) L_0x207f1c0/d;
L_0x207f370/d .functor AND 1, L_0x207eb10, L_0x207eec0, L_0x2080790, L_0x207efa0;
L_0x207f370 .delay 1 (80,80,80) L_0x207f370/d;
L_0x207f5b0/d .functor AND 1, L_0x207ec60, L_0x20806f0, L_0x2080790, L_0x207efa0;
L_0x207f5b0 .delay 1 (80,80,80) L_0x207f5b0/d;
L_0x207f780/d .functor AND 1, L_0x207e830, L_0x207eec0, L_0x207ef30, L_0x20808c0;
L_0x207f780 .delay 1 (80,80,80) L_0x207f780/d;
L_0x207f9e0/d .functor AND 1, L_0x207e8a0, L_0x20806f0, L_0x207ef30, L_0x20808c0;
L_0x207f9e0 .delay 1 (80,80,80) L_0x207f9e0/d;
L_0x207f710/d .functor AND 1, L_0x207eaa0, L_0x207eec0, L_0x2080790, L_0x20808c0;
L_0x207f710 .delay 1 (80,80,80) L_0x207f710/d;
L_0x207fdc0/d .functor AND 1, L_0x207e910, L_0x20806f0, L_0x2080790, L_0x20808c0;
L_0x207fdc0 .delay 1 (80,80,80) L_0x207fdc0/d;
L_0x207ff60/0/0 .functor OR 1, L_0x207f010, L_0x207f1c0, L_0x207f370, L_0x207f780;
L_0x207ff60/0/4 .functor OR 1, L_0x207f9e0, L_0x207f710, L_0x207fdc0, L_0x207f5b0;
L_0x207ff60/d .functor OR 1, L_0x207ff60/0/0, L_0x207ff60/0/4, C4<0>, C4<0>;
L_0x207ff60 .delay 1 (160,160,160) L_0x207ff60/d;
v0x1f04220_0 .net "a", 0 0, L_0x2080350;  1 drivers
v0x1f042e0_0 .net "addSub", 0 0, L_0x207ec60;  1 drivers
v0x1f043b0_0 .net "andRes", 0 0, L_0x207e830;  1 drivers
v0x1f04480_0 .net "b", 0 0, L_0x20804b0;  1 drivers
v0x1f04550_0 .net "carryIn", 0 0, L_0x207e9f0;  1 drivers
v0x1f045f0_0 .net "carryOut", 0 0, L_0x207ee50;  1 drivers
v0x1f046c0_0 .net "initialResult", 0 0, L_0x207ff60;  1 drivers
v0x1f04760_0 .net "isAdd", 0 0, L_0x207f010;  1 drivers
v0x1f04800_0 .net "isAnd", 0 0, L_0x207f780;  1 drivers
v0x1f04930_0 .net "isNand", 0 0, L_0x207f9e0;  1 drivers
v0x1f049d0_0 .net "isNor", 0 0, L_0x207f710;  1 drivers
v0x1f04a70_0 .net "isOr", 0 0, L_0x207fdc0;  1 drivers
v0x1f04b30_0 .net "isSLT", 0 0, L_0x207f5b0;  1 drivers
v0x1f04bf0_0 .net "isSub", 0 0, L_0x207f1c0;  1 drivers
v0x1f04cb0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f04d80_0 .net "isXor", 0 0, L_0x207f370;  1 drivers
v0x1f04e20_0 .net "nandRes", 0 0, L_0x207e8a0;  1 drivers
v0x1f04fd0_0 .net "norRes", 0 0, L_0x207eaa0;  1 drivers
v0x1f05070_0 .net "orRes", 0 0, L_0x207e910;  1 drivers
v0x1f05110_0 .net "s0", 0 0, L_0x20806f0;  1 drivers
v0x1f051b0_0 .net "s0inv", 0 0, L_0x207eec0;  1 drivers
v0x1f05270_0 .net "s1", 0 0, L_0x2080790;  1 drivers
v0x1f05330_0 .net "s1inv", 0 0, L_0x207ef30;  1 drivers
v0x1f053f0_0 .net "s2", 0 0, L_0x20808c0;  1 drivers
v0x1f054b0_0 .net "s2inv", 0 0, L_0x207efa0;  1 drivers
v0x1f05570_0 .net "xorRes", 0 0, L_0x207eb10;  1 drivers
S_0x1f035c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f032c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x207eb80/d .functor XOR 1, L_0x20804b0, L_0x20d7110, C4<0>, C4<0>;
L_0x207eb80 .delay 1 (40,40,40) L_0x207eb80/d;
L_0x207ebf0/d .functor XOR 1, L_0x2080350, L_0x207eb80, C4<0>, C4<0>;
L_0x207ebf0 .delay 1 (40,40,40) L_0x207ebf0/d;
L_0x207ec60/d .functor XOR 1, L_0x207ebf0, L_0x207e9f0, C4<0>, C4<0>;
L_0x207ec60 .delay 1 (40,40,40) L_0x207ec60/d;
L_0x207ecd0/d .functor AND 1, L_0x2080350, L_0x207eb80, C4<1>, C4<1>;
L_0x207ecd0 .delay 1 (40,40,40) L_0x207ecd0/d;
L_0x207e980/d .functor AND 1, L_0x207ebf0, L_0x207e9f0, C4<1>, C4<1>;
L_0x207e980 .delay 1 (40,40,40) L_0x207e980/d;
L_0x207ee50/d .functor OR 1, L_0x207ecd0, L_0x207e980, C4<0>, C4<0>;
L_0x207ee50 .delay 1 (40,40,40) L_0x207ee50/d;
v0x1f03890_0 .net "AandB", 0 0, L_0x207ecd0;  1 drivers
v0x1f03970_0 .net "BxorSub", 0 0, L_0x207eb80;  1 drivers
v0x1f03a30_0 .net "a", 0 0, L_0x2080350;  alias, 1 drivers
v0x1f03b00_0 .net "b", 0 0, L_0x20804b0;  alias, 1 drivers
v0x1f03bc0_0 .net "carryin", 0 0, L_0x207e9f0;  alias, 1 drivers
v0x1f03cd0_0 .net "carryout", 0 0, L_0x207ee50;  alias, 1 drivers
v0x1f03d90_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f03e50_0 .net "res", 0 0, L_0x207ec60;  alias, 1 drivers
v0x1f03f10_0 .net "xAorB", 0 0, L_0x207ebf0;  1 drivers
v0x1f04060_0 .net "xAorBandCin", 0 0, L_0x207e980;  1 drivers
S_0x1f05750 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f05910 .param/l "i" 0 3 165, +C4<01>;
S_0x1f059d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f05750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20803f0/d .functor AND 1, L_0x2082e40, L_0x20830b0, C4<1>, C4<1>;
L_0x20803f0 .delay 1 (40,40,40) L_0x20803f0/d;
L_0x20809b0/d .functor NAND 1, L_0x2082e40, L_0x20830b0, C4<1>, C4<1>;
L_0x20809b0 .delay 1 (20,20,20) L_0x20809b0/d;
L_0x2080b10/d .functor OR 1, L_0x2082e40, L_0x20830b0, C4<0>, C4<0>;
L_0x2080b10 .delay 1 (40,40,40) L_0x2080b10/d;
L_0x2080ca0/d .functor NOR 1, L_0x2082e40, L_0x20830b0, C4<0>, C4<0>;
L_0x2080ca0 .delay 1 (20,20,20) L_0x2080ca0/d;
L_0x2080d60/d .functor XOR 1, L_0x2082e40, L_0x20830b0, C4<0>, C4<0>;
L_0x2080d60 .delay 1 (40,40,40) L_0x2080d60/d;
L_0x2081810/d .functor NOT 1, L_0x2083300, C4<0>, C4<0>, C4<0>;
L_0x2081810 .delay 1 (10,10,10) L_0x2081810/d;
L_0x2081970/d .functor NOT 1, L_0x20833a0, C4<0>, C4<0>, C4<0>;
L_0x2081970 .delay 1 (10,10,10) L_0x2081970/d;
L_0x2081a30/d .functor NOT 1, L_0x2083440, C4<0>, C4<0>, C4<0>;
L_0x2081a30 .delay 1 (10,10,10) L_0x2081a30/d;
L_0x2081be0/d .functor AND 1, L_0x2081130, L_0x2081810, L_0x2081970, L_0x2081a30;
L_0x2081be0 .delay 1 (80,80,80) L_0x2081be0/d;
L_0x2081d90/d .functor AND 1, L_0x2081130, L_0x2083300, L_0x2081970, L_0x2081a30;
L_0x2081d90 .delay 1 (80,80,80) L_0x2081d90/d;
L_0x2081f40/d .functor AND 1, L_0x2080d60, L_0x2081810, L_0x20833a0, L_0x2081a30;
L_0x2081f40 .delay 1 (80,80,80) L_0x2081f40/d;
L_0x2082130/d .functor AND 1, L_0x2081130, L_0x2083300, L_0x20833a0, L_0x2081a30;
L_0x2082130 .delay 1 (80,80,80) L_0x2082130/d;
L_0x2082260/d .functor AND 1, L_0x20803f0, L_0x2081810, L_0x2081970, L_0x2083440;
L_0x2082260 .delay 1 (80,80,80) L_0x2082260/d;
L_0x20824f0/d .functor AND 1, L_0x20809b0, L_0x2083300, L_0x2081970, L_0x2083440;
L_0x20824f0 .delay 1 (80,80,80) L_0x20824f0/d;
L_0x20821f0/d .functor AND 1, L_0x2080ca0, L_0x2081810, L_0x20833a0, L_0x2083440;
L_0x20821f0 .delay 1 (80,80,80) L_0x20821f0/d;
L_0x2082880/d .functor AND 1, L_0x2080b10, L_0x2083300, L_0x20833a0, L_0x2083440;
L_0x2082880 .delay 1 (80,80,80) L_0x2082880/d;
L_0x2082a50/0/0 .functor OR 1, L_0x2081be0, L_0x2081d90, L_0x2081f40, L_0x2082260;
L_0x2082a50/0/4 .functor OR 1, L_0x20824f0, L_0x20821f0, L_0x2082880, L_0x2082130;
L_0x2082a50/d .functor OR 1, L_0x2082a50/0/0, L_0x2082a50/0/4, C4<0>, C4<0>;
L_0x2082a50 .delay 1 (160,160,160) L_0x2082a50/d;
v0x1f06920_0 .net "a", 0 0, L_0x2082e40;  1 drivers
v0x1f069e0_0 .net "addSub", 0 0, L_0x2081130;  1 drivers
v0x1f06a80_0 .net "andRes", 0 0, L_0x20803f0;  1 drivers
v0x1f06b50_0 .net "b", 0 0, L_0x20830b0;  1 drivers
v0x1f06c20_0 .net "carryIn", 0 0, L_0x2083260;  1 drivers
v0x1f06cc0_0 .net "carryOut", 0 0, L_0x2081610;  1 drivers
v0x1f06d90_0 .net "initialResult", 0 0, L_0x2082a50;  1 drivers
v0x1f06e30_0 .net "isAdd", 0 0, L_0x2081be0;  1 drivers
v0x1f06ed0_0 .net "isAnd", 0 0, L_0x2082260;  1 drivers
v0x1f07000_0 .net "isNand", 0 0, L_0x20824f0;  1 drivers
v0x1f070a0_0 .net "isNor", 0 0, L_0x20821f0;  1 drivers
v0x1f07140_0 .net "isOr", 0 0, L_0x2082880;  1 drivers
v0x1f07200_0 .net "isSLT", 0 0, L_0x2082130;  1 drivers
v0x1f072c0_0 .net "isSub", 0 0, L_0x2081d90;  1 drivers
v0x1f07380_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f07420_0 .net "isXor", 0 0, L_0x2081f40;  1 drivers
v0x1f074e0_0 .net "nandRes", 0 0, L_0x20809b0;  1 drivers
v0x1f07690_0 .net "norRes", 0 0, L_0x2080ca0;  1 drivers
v0x1f07730_0 .net "orRes", 0 0, L_0x2080b10;  1 drivers
v0x1f077d0_0 .net "s0", 0 0, L_0x2083300;  1 drivers
v0x1f07870_0 .net "s0inv", 0 0, L_0x2081810;  1 drivers
v0x1f07930_0 .net "s1", 0 0, L_0x20833a0;  1 drivers
v0x1f079f0_0 .net "s1inv", 0 0, L_0x2081970;  1 drivers
v0x1f07ab0_0 .net "s2", 0 0, L_0x2083440;  1 drivers
v0x1f07b70_0 .net "s2inv", 0 0, L_0x2081a30;  1 drivers
v0x1f07c30_0 .net "xorRes", 0 0, L_0x2080d60;  1 drivers
S_0x1f05cd0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f059d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2080ec0/d .functor XOR 1, L_0x20830b0, L_0x20d7110, C4<0>, C4<0>;
L_0x2080ec0 .delay 1 (40,40,40) L_0x2080ec0/d;
L_0x2080f80/d .functor XOR 1, L_0x2082e40, L_0x2080ec0, C4<0>, C4<0>;
L_0x2080f80 .delay 1 (40,40,40) L_0x2080f80/d;
L_0x2081130/d .functor XOR 1, L_0x2080f80, L_0x2083260, C4<0>, C4<0>;
L_0x2081130 .delay 1 (40,40,40) L_0x2081130/d;
L_0x2081330/d .functor AND 1, L_0x2082e40, L_0x2080ec0, C4<1>, C4<1>;
L_0x2081330 .delay 1 (40,40,40) L_0x2081330/d;
L_0x20815a0/d .functor AND 1, L_0x2080f80, L_0x2083260, C4<1>, C4<1>;
L_0x20815a0 .delay 1 (40,40,40) L_0x20815a0/d;
L_0x2081610/d .functor OR 1, L_0x2081330, L_0x20815a0, C4<0>, C4<0>;
L_0x2081610 .delay 1 (40,40,40) L_0x2081610/d;
v0x1f05f60_0 .net "AandB", 0 0, L_0x2081330;  1 drivers
v0x1f06040_0 .net "BxorSub", 0 0, L_0x2080ec0;  1 drivers
v0x1f06100_0 .net "a", 0 0, L_0x2082e40;  alias, 1 drivers
v0x1f061d0_0 .net "b", 0 0, L_0x20830b0;  alias, 1 drivers
v0x1f06290_0 .net "carryin", 0 0, L_0x2083260;  alias, 1 drivers
v0x1f063a0_0 .net "carryout", 0 0, L_0x2081610;  alias, 1 drivers
v0x1f06460_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f06550_0 .net "res", 0 0, L_0x2081130;  alias, 1 drivers
v0x1f06610_0 .net "xAorB", 0 0, L_0x2080f80;  1 drivers
v0x1f06760_0 .net "xAorBandCin", 0 0, L_0x20815a0;  1 drivers
S_0x1f07e10 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f08000 .param/l "i" 0 3 165, +C4<010>;
S_0x1f080a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f07e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2080830/d .functor AND 1, L_0x2085a70, L_0x2085bd0, C4<1>, C4<1>;
L_0x2080830 .delay 1 (40,40,40) L_0x2080830/d;
L_0x2083690/d .functor NAND 1, L_0x2085a70, L_0x2085bd0, C4<1>, C4<1>;
L_0x2083690 .delay 1 (20,20,20) L_0x2083690/d;
L_0x20837f0/d .functor OR 1, L_0x2085a70, L_0x2085bd0, C4<0>, C4<0>;
L_0x20837f0 .delay 1 (40,40,40) L_0x20837f0/d;
L_0x2083980/d .functor NOR 1, L_0x2085a70, L_0x2085bd0, C4<0>, C4<0>;
L_0x2083980 .delay 1 (20,20,20) L_0x2083980/d;
L_0x2083a40/d .functor XOR 1, L_0x2085a70, L_0x2085bd0, C4<0>, C4<0>;
L_0x2083a40 .delay 1 (40,40,40) L_0x2083a40/d;
L_0x20844a0/d .functor NOT 1, L_0x2085e20, C4<0>, C4<0>, C4<0>;
L_0x20844a0 .delay 1 (10,10,10) L_0x20844a0/d;
L_0x2084600/d .functor NOT 1, L_0x2085f50, C4<0>, C4<0>, C4<0>;
L_0x2084600 .delay 1 (10,10,10) L_0x2084600/d;
L_0x20846c0/d .functor NOT 1, L_0x2085ff0, C4<0>, C4<0>, C4<0>;
L_0x20846c0 .delay 1 (10,10,10) L_0x20846c0/d;
L_0x2084870/d .functor AND 1, L_0x2083dc0, L_0x20844a0, L_0x2084600, L_0x20846c0;
L_0x2084870 .delay 1 (80,80,80) L_0x2084870/d;
L_0x2084a20/d .functor AND 1, L_0x2083dc0, L_0x2085e20, L_0x2084600, L_0x20846c0;
L_0x2084a20 .delay 1 (80,80,80) L_0x2084a20/d;
L_0x2084bd0/d .functor AND 1, L_0x2083a40, L_0x20844a0, L_0x2085f50, L_0x20846c0;
L_0x2084bd0 .delay 1 (80,80,80) L_0x2084bd0/d;
L_0x2084dc0/d .functor AND 1, L_0x2083dc0, L_0x2085e20, L_0x2085f50, L_0x20846c0;
L_0x2084dc0 .delay 1 (80,80,80) L_0x2084dc0/d;
L_0x2084ef0/d .functor AND 1, L_0x2080830, L_0x20844a0, L_0x2084600, L_0x2085ff0;
L_0x2084ef0 .delay 1 (80,80,80) L_0x2084ef0/d;
L_0x2085150/d .functor AND 1, L_0x2083690, L_0x2085e20, L_0x2084600, L_0x2085ff0;
L_0x2085150 .delay 1 (80,80,80) L_0x2085150/d;
L_0x2084e80/d .functor AND 1, L_0x2083980, L_0x20844a0, L_0x2085f50, L_0x2085ff0;
L_0x2084e80 .delay 1 (80,80,80) L_0x2084e80/d;
L_0x20854b0/d .functor AND 1, L_0x20837f0, L_0x2085e20, L_0x2085f50, L_0x2085ff0;
L_0x20854b0 .delay 1 (80,80,80) L_0x20854b0/d;
L_0x2085680/0/0 .functor OR 1, L_0x2084870, L_0x2084a20, L_0x2084bd0, L_0x2084ef0;
L_0x2085680/0/4 .functor OR 1, L_0x2085150, L_0x2084e80, L_0x20854b0, L_0x2084dc0;
L_0x2085680/d .functor OR 1, L_0x2085680/0/0, L_0x2085680/0/4, C4<0>, C4<0>;
L_0x2085680 .delay 1 (160,160,160) L_0x2085680/d;
v0x1f09030_0 .net "a", 0 0, L_0x2085a70;  1 drivers
v0x1f090f0_0 .net "addSub", 0 0, L_0x2083dc0;  1 drivers
v0x1f091c0_0 .net "andRes", 0 0, L_0x2080830;  1 drivers
v0x1f09290_0 .net "b", 0 0, L_0x2085bd0;  1 drivers
v0x1f09360_0 .net "carryIn", 0 0, L_0x2085d80;  1 drivers
v0x1f09400_0 .net "carryOut", 0 0, L_0x20842a0;  1 drivers
v0x1f094d0_0 .net "initialResult", 0 0, L_0x2085680;  1 drivers
v0x1f09570_0 .net "isAdd", 0 0, L_0x2084870;  1 drivers
v0x1f09610_0 .net "isAnd", 0 0, L_0x2084ef0;  1 drivers
v0x1f09740_0 .net "isNand", 0 0, L_0x2085150;  1 drivers
v0x1f097e0_0 .net "isNor", 0 0, L_0x2084e80;  1 drivers
v0x1f09880_0 .net "isOr", 0 0, L_0x20854b0;  1 drivers
v0x1f09940_0 .net "isSLT", 0 0, L_0x2084dc0;  1 drivers
v0x1f09a00_0 .net "isSub", 0 0, L_0x2084a20;  1 drivers
v0x1f09ac0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f09b60_0 .net "isXor", 0 0, L_0x2084bd0;  1 drivers
v0x1f09c20_0 .net "nandRes", 0 0, L_0x2083690;  1 drivers
v0x1f09dd0_0 .net "norRes", 0 0, L_0x2083980;  1 drivers
v0x1f09e70_0 .net "orRes", 0 0, L_0x20837f0;  1 drivers
v0x1f09f10_0 .net "s0", 0 0, L_0x2085e20;  1 drivers
v0x1f09fb0_0 .net "s0inv", 0 0, L_0x20844a0;  1 drivers
v0x1f0a070_0 .net "s1", 0 0, L_0x2085f50;  1 drivers
v0x1f0a130_0 .net "s1inv", 0 0, L_0x2084600;  1 drivers
v0x1f0a1f0_0 .net "s2", 0 0, L_0x2085ff0;  1 drivers
v0x1f0a2b0_0 .net "s2inv", 0 0, L_0x20846c0;  1 drivers
v0x1f0a370_0 .net "xorRes", 0 0, L_0x2083a40;  1 drivers
S_0x1f083a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f080a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2083ba0/d .functor XOR 1, L_0x2085bd0, L_0x20d7110, C4<0>, C4<0>;
L_0x2083ba0 .delay 1 (40,40,40) L_0x2083ba0/d;
L_0x2083c60/d .functor XOR 1, L_0x2085a70, L_0x2083ba0, C4<0>, C4<0>;
L_0x2083c60 .delay 1 (40,40,40) L_0x2083c60/d;
L_0x2083dc0/d .functor XOR 1, L_0x2083c60, L_0x2085d80, C4<0>, C4<0>;
L_0x2083dc0 .delay 1 (40,40,40) L_0x2083dc0/d;
L_0x2083fc0/d .functor AND 1, L_0x2085a70, L_0x2083ba0, C4<1>, C4<1>;
L_0x2083fc0 .delay 1 (40,40,40) L_0x2083fc0/d;
L_0x2084230/d .functor AND 1, L_0x2083c60, L_0x2085d80, C4<1>, C4<1>;
L_0x2084230 .delay 1 (40,40,40) L_0x2084230/d;
L_0x20842a0/d .functor OR 1, L_0x2083fc0, L_0x2084230, C4<0>, C4<0>;
L_0x20842a0 .delay 1 (40,40,40) L_0x20842a0/d;
v0x1f08630_0 .net "AandB", 0 0, L_0x2083fc0;  1 drivers
v0x1f08710_0 .net "BxorSub", 0 0, L_0x2083ba0;  1 drivers
v0x1f087d0_0 .net "a", 0 0, L_0x2085a70;  alias, 1 drivers
v0x1f088a0_0 .net "b", 0 0, L_0x2085bd0;  alias, 1 drivers
v0x1f08960_0 .net "carryin", 0 0, L_0x2085d80;  alias, 1 drivers
v0x1f08a70_0 .net "carryout", 0 0, L_0x20842a0;  alias, 1 drivers
v0x1f08b30_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f08c60_0 .net "res", 0 0, L_0x2083dc0;  alias, 1 drivers
v0x1f08d20_0 .net "xAorB", 0 0, L_0x2083c60;  1 drivers
v0x1f08e70_0 .net "xAorBandCin", 0 0, L_0x2084230;  1 drivers
S_0x1f0a550 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f06500 .param/l "i" 0 3 165, +C4<011>;
S_0x1f0a780 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f0a550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2082ee0/d .functor AND 1, L_0x2088440, L_0x20885a0, C4<1>, C4<1>;
L_0x2082ee0 .delay 1 (40,40,40) L_0x2082ee0/d;
L_0x2086130/d .functor NAND 1, L_0x2088440, L_0x20885a0, C4<1>, C4<1>;
L_0x2086130 .delay 1 (20,20,20) L_0x2086130/d;
L_0x2086290/d .functor OR 1, L_0x2088440, L_0x20885a0, C4<0>, C4<0>;
L_0x2086290 .delay 1 (40,40,40) L_0x2086290/d;
L_0x2086420/d .functor NOR 1, L_0x2088440, L_0x20885a0, C4<0>, C4<0>;
L_0x2086420 .delay 1 (20,20,20) L_0x2086420/d;
L_0x20864e0/d .functor XOR 1, L_0x2088440, L_0x20885a0, C4<0>, C4<0>;
L_0x20864e0 .delay 1 (40,40,40) L_0x20864e0/d;
L_0x2086f40/d .functor NOT 1, L_0x2088890, C4<0>, C4<0>, C4<0>;
L_0x2086f40 .delay 1 (10,10,10) L_0x2086f40/d;
L_0x20870a0/d .functor NOT 1, L_0x2088750, C4<0>, C4<0>, C4<0>;
L_0x20870a0 .delay 1 (10,10,10) L_0x20870a0/d;
L_0x2087160/d .functor NOT 1, L_0x20889f0, C4<0>, C4<0>, C4<0>;
L_0x2087160 .delay 1 (10,10,10) L_0x2087160/d;
L_0x2087310/d .functor AND 1, L_0x2086860, L_0x2086f40, L_0x20870a0, L_0x2087160;
L_0x2087310 .delay 1 (80,80,80) L_0x2087310/d;
L_0x20874c0/d .functor AND 1, L_0x2086860, L_0x2088890, L_0x20870a0, L_0x2087160;
L_0x20874c0 .delay 1 (80,80,80) L_0x20874c0/d;
L_0x2087670/d .functor AND 1, L_0x20864e0, L_0x2086f40, L_0x2088750, L_0x2087160;
L_0x2087670 .delay 1 (80,80,80) L_0x2087670/d;
L_0x2087860/d .functor AND 1, L_0x2086860, L_0x2088890, L_0x2088750, L_0x2087160;
L_0x2087860 .delay 1 (80,80,80) L_0x2087860/d;
L_0x2087990/d .functor AND 1, L_0x2082ee0, L_0x2086f40, L_0x20870a0, L_0x20889f0;
L_0x2087990 .delay 1 (80,80,80) L_0x2087990/d;
L_0x2087bf0/d .functor AND 1, L_0x2086130, L_0x2088890, L_0x20870a0, L_0x20889f0;
L_0x2087bf0 .delay 1 (80,80,80) L_0x2087bf0/d;
L_0x2087920/d .functor AND 1, L_0x2086420, L_0x2086f40, L_0x2088750, L_0x20889f0;
L_0x2087920 .delay 1 (80,80,80) L_0x2087920/d;
L_0x2087f50/d .functor AND 1, L_0x2086290, L_0x2088890, L_0x2088750, L_0x20889f0;
L_0x2087f50 .delay 1 (80,80,80) L_0x2087f50/d;
L_0x2088050/0/0 .functor OR 1, L_0x2087310, L_0x20874c0, L_0x2087670, L_0x2087990;
L_0x2088050/0/4 .functor OR 1, L_0x2087bf0, L_0x2087920, L_0x2087f50, L_0x2087860;
L_0x2088050/d .functor OR 1, L_0x2088050/0/0, L_0x2088050/0/4, C4<0>, C4<0>;
L_0x2088050 .delay 1 (160,160,160) L_0x2088050/d;
v0x1f0b680_0 .net "a", 0 0, L_0x2088440;  1 drivers
v0x1f0b740_0 .net "addSub", 0 0, L_0x2086860;  1 drivers
v0x1f0b810_0 .net "andRes", 0 0, L_0x2082ee0;  1 drivers
v0x1f0b8e0_0 .net "b", 0 0, L_0x20885a0;  1 drivers
v0x1f0b9b0_0 .net "carryIn", 0 0, L_0x2086090;  1 drivers
v0x1f0ba50_0 .net "carryOut", 0 0, L_0x2086d40;  1 drivers
v0x1f0bb20_0 .net "initialResult", 0 0, L_0x2088050;  1 drivers
v0x1f0bbc0_0 .net "isAdd", 0 0, L_0x2087310;  1 drivers
v0x1f0bc60_0 .net "isAnd", 0 0, L_0x2087990;  1 drivers
v0x1f0bd90_0 .net "isNand", 0 0, L_0x2087bf0;  1 drivers
v0x1f0be30_0 .net "isNor", 0 0, L_0x2087920;  1 drivers
v0x1f0bed0_0 .net "isOr", 0 0, L_0x2087f50;  1 drivers
v0x1f0bf90_0 .net "isSLT", 0 0, L_0x2087860;  1 drivers
v0x1f0c050_0 .net "isSub", 0 0, L_0x20874c0;  1 drivers
v0x1f0c110_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f0c1b0_0 .net "isXor", 0 0, L_0x2087670;  1 drivers
v0x1f0c270_0 .net "nandRes", 0 0, L_0x2086130;  1 drivers
v0x1f0c420_0 .net "norRes", 0 0, L_0x2086420;  1 drivers
v0x1f0c4c0_0 .net "orRes", 0 0, L_0x2086290;  1 drivers
v0x1f0c560_0 .net "s0", 0 0, L_0x2088890;  1 drivers
v0x1f0c600_0 .net "s0inv", 0 0, L_0x2086f40;  1 drivers
v0x1f0c6c0_0 .net "s1", 0 0, L_0x2088750;  1 drivers
v0x1f0c780_0 .net "s1inv", 0 0, L_0x20870a0;  1 drivers
v0x1f0c840_0 .net "s2", 0 0, L_0x20889f0;  1 drivers
v0x1f0c900_0 .net "s2inv", 0 0, L_0x2087160;  1 drivers
v0x1f0c9c0_0 .net "xorRes", 0 0, L_0x20864e0;  1 drivers
S_0x1f0aa80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f0a780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2086640/d .functor XOR 1, L_0x20885a0, L_0x20d7110, C4<0>, C4<0>;
L_0x2086640 .delay 1 (40,40,40) L_0x2086640/d;
L_0x2086700/d .functor XOR 1, L_0x2088440, L_0x2086640, C4<0>, C4<0>;
L_0x2086700 .delay 1 (40,40,40) L_0x2086700/d;
L_0x2086860/d .functor XOR 1, L_0x2086700, L_0x2086090, C4<0>, C4<0>;
L_0x2086860 .delay 1 (40,40,40) L_0x2086860/d;
L_0x2086a60/d .functor AND 1, L_0x2088440, L_0x2086640, C4<1>, C4<1>;
L_0x2086a60 .delay 1 (40,40,40) L_0x2086a60/d;
L_0x2086cd0/d .functor AND 1, L_0x2086700, L_0x2086090, C4<1>, C4<1>;
L_0x2086cd0 .delay 1 (40,40,40) L_0x2086cd0/d;
L_0x2086d40/d .functor OR 1, L_0x2086a60, L_0x2086cd0, C4<0>, C4<0>;
L_0x2086d40 .delay 1 (40,40,40) L_0x2086d40/d;
v0x1f0ad10_0 .net "AandB", 0 0, L_0x2086a60;  1 drivers
v0x1f0adf0_0 .net "BxorSub", 0 0, L_0x2086640;  1 drivers
v0x1f0aeb0_0 .net "a", 0 0, L_0x2088440;  alias, 1 drivers
v0x1f0af80_0 .net "b", 0 0, L_0x20885a0;  alias, 1 drivers
v0x1f0b040_0 .net "carryin", 0 0, L_0x2086090;  alias, 1 drivers
v0x1f0b150_0 .net "carryout", 0 0, L_0x2086d40;  alias, 1 drivers
v0x1f0b210_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f0b2b0_0 .net "res", 0 0, L_0x2086860;  alias, 1 drivers
v0x1f0b370_0 .net "xAorB", 0 0, L_0x2086700;  1 drivers
v0x1f0b4c0_0 .net "xAorBandCin", 0 0, L_0x2086cd0;  1 drivers
S_0x1f0cba0 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f0cdb0 .param/l "i" 0 3 165, +C4<0100>;
S_0x1f0ce70 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f0cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20884e0/d .functor AND 1, L_0x208aec0, L_0x208b020, C4<1>, C4<1>;
L_0x20884e0 .delay 1 (40,40,40) L_0x20884e0/d;
L_0x207bcf0/d .functor NAND 1, L_0x208aec0, L_0x208b020, C4<1>, C4<1>;
L_0x207bcf0 .delay 1 (20,20,20) L_0x207bcf0/d;
L_0x2088bb0/d .functor OR 1, L_0x208aec0, L_0x208b020, C4<0>, C4<0>;
L_0x2088bb0 .delay 1 (40,40,40) L_0x2088bb0/d;
L_0x2088da0/d .functor NOR 1, L_0x208aec0, L_0x208b020, C4<0>, C4<0>;
L_0x2088da0 .delay 1 (20,20,20) L_0x2088da0/d;
L_0x2088e60/d .functor XOR 1, L_0x208aec0, L_0x208b020, C4<0>, C4<0>;
L_0x2088e60 .delay 1 (40,40,40) L_0x2088e60/d;
L_0x20898f0/d .functor NOT 1, L_0x208b2b0, C4<0>, C4<0>, C4<0>;
L_0x20898f0 .delay 1 (10,10,10) L_0x20898f0/d;
L_0x1f0e470/d .functor NOT 1, L_0x208b1d0, C4<0>, C4<0>, C4<0>;
L_0x1f0e470 .delay 1 (10,10,10) L_0x1f0e470/d;
L_0x2089aa0/d .functor NOT 1, L_0x20834e0, C4<0>, C4<0>, C4<0>;
L_0x2089aa0 .delay 1 (10,10,10) L_0x2089aa0/d;
L_0x2089c50/d .functor AND 1, L_0x2089230, L_0x20898f0, L_0x1f0e470, L_0x2089aa0;
L_0x2089c50 .delay 1 (80,80,80) L_0x2089c50/d;
L_0x2089e00/d .functor AND 1, L_0x2089230, L_0x208b2b0, L_0x1f0e470, L_0x2089aa0;
L_0x2089e00 .delay 1 (80,80,80) L_0x2089e00/d;
L_0x208a010/d .functor AND 1, L_0x2088e60, L_0x20898f0, L_0x208b1d0, L_0x2089aa0;
L_0x208a010 .delay 1 (80,80,80) L_0x208a010/d;
L_0x208a1f0/d .functor AND 1, L_0x2089230, L_0x208b2b0, L_0x208b1d0, L_0x2089aa0;
L_0x208a1f0 .delay 1 (80,80,80) L_0x208a1f0/d;
L_0x208a3c0/d .functor AND 1, L_0x20884e0, L_0x20898f0, L_0x1f0e470, L_0x20834e0;
L_0x208a3c0 .delay 1 (80,80,80) L_0x208a3c0/d;
L_0x208a5a0/d .functor AND 1, L_0x207bcf0, L_0x208b2b0, L_0x1f0e470, L_0x20834e0;
L_0x208a5a0 .delay 1 (80,80,80) L_0x208a5a0/d;
L_0x208a350/d .functor AND 1, L_0x2088da0, L_0x20898f0, L_0x208b1d0, L_0x20834e0;
L_0x208a350 .delay 1 (80,80,80) L_0x208a350/d;
L_0x208a930/d .functor AND 1, L_0x2088bb0, L_0x208b2b0, L_0x208b1d0, L_0x20834e0;
L_0x208a930 .delay 1 (80,80,80) L_0x208a930/d;
L_0x208aad0/0/0 .functor OR 1, L_0x2089c50, L_0x2089e00, L_0x208a010, L_0x208a3c0;
L_0x208aad0/0/4 .functor OR 1, L_0x208a5a0, L_0x208a350, L_0x208a930, L_0x208a1f0;
L_0x208aad0/d .functor OR 1, L_0x208aad0/0/0, L_0x208aad0/0/4, C4<0>, C4<0>;
L_0x208aad0 .delay 1 (160,160,160) L_0x208aad0/d;
v0x1f0ddd0_0 .net "a", 0 0, L_0x208aec0;  1 drivers
v0x1f0de90_0 .net "addSub", 0 0, L_0x2089230;  1 drivers
v0x1f0df60_0 .net "andRes", 0 0, L_0x20884e0;  1 drivers
v0x1f0e030_0 .net "b", 0 0, L_0x208b020;  1 drivers
v0x1f0e100_0 .net "carryIn", 0 0, L_0x2088a90;  1 drivers
v0x1f0e1a0_0 .net "carryOut", 0 0, L_0x20896f0;  1 drivers
v0x1f0e270_0 .net "initialResult", 0 0, L_0x208aad0;  1 drivers
v0x1f0e310_0 .net "isAdd", 0 0, L_0x2089c50;  1 drivers
v0x1f0e3b0_0 .net "isAnd", 0 0, L_0x208a3c0;  1 drivers
v0x1f0e4e0_0 .net "isNand", 0 0, L_0x208a5a0;  1 drivers
v0x1f0e580_0 .net "isNor", 0 0, L_0x208a350;  1 drivers
v0x1f0e620_0 .net "isOr", 0 0, L_0x208a930;  1 drivers
v0x1f0e6e0_0 .net "isSLT", 0 0, L_0x208a1f0;  1 drivers
v0x1f0e7a0_0 .net "isSub", 0 0, L_0x2089e00;  1 drivers
v0x1f0e860_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f0e900_0 .net "isXor", 0 0, L_0x208a010;  1 drivers
v0x1f0e9c0_0 .net "nandRes", 0 0, L_0x207bcf0;  1 drivers
v0x1f0eb70_0 .net "norRes", 0 0, L_0x2088da0;  1 drivers
v0x1f0ec10_0 .net "orRes", 0 0, L_0x2088bb0;  1 drivers
v0x1f0ecb0_0 .net "s0", 0 0, L_0x208b2b0;  1 drivers
v0x1f0ed50_0 .net "s0inv", 0 0, L_0x20898f0;  1 drivers
v0x1f0ee10_0 .net "s1", 0 0, L_0x208b1d0;  1 drivers
v0x1f0eed0_0 .net "s1inv", 0 0, L_0x1f0e470;  1 drivers
v0x1f0ef90_0 .net "s2", 0 0, L_0x20834e0;  1 drivers
v0x1f0f050_0 .net "s2inv", 0 0, L_0x2089aa0;  1 drivers
v0x1f0f110_0 .net "xorRes", 0 0, L_0x2088e60;  1 drivers
S_0x1f0d170 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f0ce70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2088fc0/d .functor XOR 1, L_0x208b020, L_0x20d7110, C4<0>, C4<0>;
L_0x2088fc0 .delay 1 (40,40,40) L_0x2088fc0/d;
L_0x2089080/d .functor XOR 1, L_0x208aec0, L_0x2088fc0, C4<0>, C4<0>;
L_0x2089080 .delay 1 (40,40,40) L_0x2089080/d;
L_0x2089230/d .functor XOR 1, L_0x2089080, L_0x2088a90, C4<0>, C4<0>;
L_0x2089230 .delay 1 (40,40,40) L_0x2089230/d;
L_0x2089430/d .functor AND 1, L_0x208aec0, L_0x2088fc0, C4<1>, C4<1>;
L_0x2089430 .delay 1 (40,40,40) L_0x2089430/d;
L_0x2088c20/d .functor AND 1, L_0x2089080, L_0x2088a90, C4<1>, C4<1>;
L_0x2088c20 .delay 1 (40,40,40) L_0x2088c20/d;
L_0x20896f0/d .functor OR 1, L_0x2089430, L_0x2088c20, C4<0>, C4<0>;
L_0x20896f0 .delay 1 (40,40,40) L_0x20896f0/d;
v0x1f0d400_0 .net "AandB", 0 0, L_0x2089430;  1 drivers
v0x1f0d4e0_0 .net "BxorSub", 0 0, L_0x2088fc0;  1 drivers
v0x1f0d5a0_0 .net "a", 0 0, L_0x208aec0;  alias, 1 drivers
v0x1f0d640_0 .net "b", 0 0, L_0x208b020;  alias, 1 drivers
v0x1f0d700_0 .net "carryin", 0 0, L_0x2088a90;  alias, 1 drivers
v0x1f0d810_0 .net "carryout", 0 0, L_0x20896f0;  alias, 1 drivers
v0x1f0d8d0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f0da80_0 .net "res", 0 0, L_0x2089230;  alias, 1 drivers
v0x1f0db20_0 .net "xAorB", 0 0, L_0x2089080;  1 drivers
v0x1f0dc50_0 .net "xAorBandCin", 0 0, L_0x2088c20;  1 drivers
S_0x1f0f2f0 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f0f4b0 .param/l "i" 0 3 165, +C4<0101>;
S_0x1f0f570 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f0f2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x208af60/d .functor AND 1, L_0x208da60, L_0x208dbc0, C4<1>, C4<1>;
L_0x208af60 .delay 1 (40,40,40) L_0x208af60/d;
L_0x208a790/d .functor NAND 1, L_0x208da60, L_0x208dbc0, C4<1>, C4<1>;
L_0x208a790 .delay 1 (20,20,20) L_0x208a790/d;
L_0x208b750/d .functor OR 1, L_0x208da60, L_0x208dbc0, C4<0>, C4<0>;
L_0x208b750 .delay 1 (40,40,40) L_0x208b750/d;
L_0x208b940/d .functor NOR 1, L_0x208da60, L_0x208dbc0, C4<0>, C4<0>;
L_0x208b940 .delay 1 (20,20,20) L_0x208b940/d;
L_0x208ba00/d .functor XOR 1, L_0x208da60, L_0x208dbc0, C4<0>, C4<0>;
L_0x208ba00 .delay 1 (40,40,40) L_0x208ba00/d;
L_0x208c490/d .functor NOT 1, L_0x208df90, C4<0>, C4<0>, C4<0>;
L_0x208c490 .delay 1 (10,10,10) L_0x208c490/d;
L_0x1f10b10/d .functor NOT 1, L_0x208de80, C4<0>, C4<0>, C4<0>;
L_0x1f10b10 .delay 1 (10,10,10) L_0x1f10b10/d;
L_0x208c640/d .functor NOT 1, L_0x208e150, C4<0>, C4<0>, C4<0>;
L_0x208c640 .delay 1 (10,10,10) L_0x208c640/d;
L_0x208c7f0/d .functor AND 1, L_0x208bdd0, L_0x208c490, L_0x1f10b10, L_0x208c640;
L_0x208c7f0 .delay 1 (80,80,80) L_0x208c7f0/d;
L_0x208c9a0/d .functor AND 1, L_0x208bdd0, L_0x208df90, L_0x1f10b10, L_0x208c640;
L_0x208c9a0 .delay 1 (80,80,80) L_0x208c9a0/d;
L_0x208cbb0/d .functor AND 1, L_0x208ba00, L_0x208c490, L_0x208de80, L_0x208c640;
L_0x208cbb0 .delay 1 (80,80,80) L_0x208cbb0/d;
L_0x208cd90/d .functor AND 1, L_0x208bdd0, L_0x208df90, L_0x208de80, L_0x208c640;
L_0x208cd90 .delay 1 (80,80,80) L_0x208cd90/d;
L_0x208cf60/d .functor AND 1, L_0x208af60, L_0x208c490, L_0x1f10b10, L_0x208e150;
L_0x208cf60 .delay 1 (80,80,80) L_0x208cf60/d;
L_0x208d140/d .functor AND 1, L_0x208a790, L_0x208df90, L_0x1f10b10, L_0x208e150;
L_0x208d140 .delay 1 (80,80,80) L_0x208d140/d;
L_0x208cef0/d .functor AND 1, L_0x208b940, L_0x208c490, L_0x208de80, L_0x208e150;
L_0x208cef0 .delay 1 (80,80,80) L_0x208cef0/d;
L_0x208d4d0/d .functor AND 1, L_0x208b750, L_0x208df90, L_0x208de80, L_0x208e150;
L_0x208d4d0 .delay 1 (80,80,80) L_0x208d4d0/d;
L_0x208d670/0/0 .functor OR 1, L_0x208c7f0, L_0x208c9a0, L_0x208cbb0, L_0x208cf60;
L_0x208d670/0/4 .functor OR 1, L_0x208d140, L_0x208cef0, L_0x208d4d0, L_0x208cd90;
L_0x208d670/d .functor OR 1, L_0x208d670/0/0, L_0x208d670/0/4, C4<0>, C4<0>;
L_0x208d670 .delay 1 (160,160,160) L_0x208d670/d;
v0x1f10470_0 .net "a", 0 0, L_0x208da60;  1 drivers
v0x1f10530_0 .net "addSub", 0 0, L_0x208bdd0;  1 drivers
v0x1f10600_0 .net "andRes", 0 0, L_0x208af60;  1 drivers
v0x1f106d0_0 .net "b", 0 0, L_0x208dbc0;  1 drivers
v0x1f107a0_0 .net "carryIn", 0 0, L_0x208b650;  1 drivers
v0x1f10840_0 .net "carryOut", 0 0, L_0x208c290;  1 drivers
v0x1f10910_0 .net "initialResult", 0 0, L_0x208d670;  1 drivers
v0x1f109b0_0 .net "isAdd", 0 0, L_0x208c7f0;  1 drivers
v0x1f10a50_0 .net "isAnd", 0 0, L_0x208cf60;  1 drivers
v0x1f10b80_0 .net "isNand", 0 0, L_0x208d140;  1 drivers
v0x1f10c20_0 .net "isNor", 0 0, L_0x208cef0;  1 drivers
v0x1f10cc0_0 .net "isOr", 0 0, L_0x208d4d0;  1 drivers
v0x1f10d80_0 .net "isSLT", 0 0, L_0x208cd90;  1 drivers
v0x1f10e40_0 .net "isSub", 0 0, L_0x208c9a0;  1 drivers
v0x1f10f00_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f10fa0_0 .net "isXor", 0 0, L_0x208cbb0;  1 drivers
v0x1f11060_0 .net "nandRes", 0 0, L_0x208a790;  1 drivers
v0x1f11210_0 .net "norRes", 0 0, L_0x208b940;  1 drivers
v0x1f112b0_0 .net "orRes", 0 0, L_0x208b750;  1 drivers
v0x1f11350_0 .net "s0", 0 0, L_0x208df90;  1 drivers
v0x1f113f0_0 .net "s0inv", 0 0, L_0x208c490;  1 drivers
v0x1f114b0_0 .net "s1", 0 0, L_0x208de80;  1 drivers
v0x1f11570_0 .net "s1inv", 0 0, L_0x1f10b10;  1 drivers
v0x1f11630_0 .net "s2", 0 0, L_0x208e150;  1 drivers
v0x1f116f0_0 .net "s2inv", 0 0, L_0x208c640;  1 drivers
v0x1f117b0_0 .net "xorRes", 0 0, L_0x208ba00;  1 drivers
S_0x1f0f870 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f0f570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x208bb60/d .functor XOR 1, L_0x208dbc0, L_0x20d7110, C4<0>, C4<0>;
L_0x208bb60 .delay 1 (40,40,40) L_0x208bb60/d;
L_0x208bc20/d .functor XOR 1, L_0x208da60, L_0x208bb60, C4<0>, C4<0>;
L_0x208bc20 .delay 1 (40,40,40) L_0x208bc20/d;
L_0x208bdd0/d .functor XOR 1, L_0x208bc20, L_0x208b650, C4<0>, C4<0>;
L_0x208bdd0 .delay 1 (40,40,40) L_0x208bdd0/d;
L_0x208bfd0/d .functor AND 1, L_0x208da60, L_0x208bb60, C4<1>, C4<1>;
L_0x208bfd0 .delay 1 (40,40,40) L_0x208bfd0/d;
L_0x208b7c0/d .functor AND 1, L_0x208bc20, L_0x208b650, C4<1>, C4<1>;
L_0x208b7c0 .delay 1 (40,40,40) L_0x208b7c0/d;
L_0x208c290/d .functor OR 1, L_0x208bfd0, L_0x208b7c0, C4<0>, C4<0>;
L_0x208c290 .delay 1 (40,40,40) L_0x208c290/d;
v0x1f0fb00_0 .net "AandB", 0 0, L_0x208bfd0;  1 drivers
v0x1f0fbe0_0 .net "BxorSub", 0 0, L_0x208bb60;  1 drivers
v0x1f0fca0_0 .net "a", 0 0, L_0x208da60;  alias, 1 drivers
v0x1f0fd70_0 .net "b", 0 0, L_0x208dbc0;  alias, 1 drivers
v0x1f0fe30_0 .net "carryin", 0 0, L_0x208b650;  alias, 1 drivers
v0x1f0ff40_0 .net "carryout", 0 0, L_0x208c290;  alias, 1 drivers
v0x1f10000_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f100a0_0 .net "res", 0 0, L_0x208bdd0;  alias, 1 drivers
v0x1f10160_0 .net "xAorB", 0 0, L_0x208bc20;  1 drivers
v0x1f102b0_0 .net "xAorBandCin", 0 0, L_0x208b7c0;  1 drivers
S_0x1f11990 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f11b50 .param/l "i" 0 3 165, +C4<0110>;
S_0x1f11c10 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f11990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x208db00/d .functor AND 1, L_0x2090640, L_0x20907a0, C4<1>, C4<1>;
L_0x208db00 .delay 1 (40,40,40) L_0x208db00/d;
L_0x208e030/d .functor NAND 1, L_0x2090640, L_0x20907a0, C4<1>, C4<1>;
L_0x208e030 .delay 1 (20,20,20) L_0x208e030/d;
L_0x208d330/d .functor OR 1, L_0x2090640, L_0x20907a0, C4<0>, C4<0>;
L_0x208d330 .delay 1 (40,40,40) L_0x208d330/d;
L_0x208e440/d .functor NOR 1, L_0x2090640, L_0x20907a0, C4<0>, C4<0>;
L_0x208e440 .delay 1 (20,20,20) L_0x208e440/d;
L_0x208e5a0/d .functor XOR 1, L_0x2090640, L_0x20907a0, C4<0>, C4<0>;
L_0x208e5a0 .delay 1 (40,40,40) L_0x208e5a0/d;
L_0x208f000/d .functor NOT 1, L_0x208e280, C4<0>, C4<0>, C4<0>;
L_0x208f000 .delay 1 (10,10,10) L_0x208f000/d;
L_0x208f160/d .functor NOT 1, L_0x2090aa0, C4<0>, C4<0>, C4<0>;
L_0x208f160 .delay 1 (10,10,10) L_0x208f160/d;
L_0x208f220/d .functor NOT 1, L_0x2090b40, C4<0>, C4<0>, C4<0>;
L_0x208f220 .delay 1 (10,10,10) L_0x208f220/d;
L_0x208f3d0/d .functor AND 1, L_0x208e920, L_0x208f000, L_0x208f160, L_0x208f220;
L_0x208f3d0 .delay 1 (80,80,80) L_0x208f3d0/d;
L_0x208f580/d .functor AND 1, L_0x208e920, L_0x208e280, L_0x208f160, L_0x208f220;
L_0x208f580 .delay 1 (80,80,80) L_0x208f580/d;
L_0x208f790/d .functor AND 1, L_0x208e5a0, L_0x208f000, L_0x2090aa0, L_0x208f220;
L_0x208f790 .delay 1 (80,80,80) L_0x208f790/d;
L_0x208f970/d .functor AND 1, L_0x208e920, L_0x208e280, L_0x2090aa0, L_0x208f220;
L_0x208f970 .delay 1 (80,80,80) L_0x208f970/d;
L_0x208fb40/d .functor AND 1, L_0x208db00, L_0x208f000, L_0x208f160, L_0x2090b40;
L_0x208fb40 .delay 1 (80,80,80) L_0x208fb40/d;
L_0x208fd20/d .functor AND 1, L_0x208e030, L_0x208e280, L_0x208f160, L_0x2090b40;
L_0x208fd20 .delay 1 (80,80,80) L_0x208fd20/d;
L_0x208fad0/d .functor AND 1, L_0x208e440, L_0x208f000, L_0x2090aa0, L_0x2090b40;
L_0x208fad0 .delay 1 (80,80,80) L_0x208fad0/d;
L_0x20900b0/d .functor AND 1, L_0x208d330, L_0x208e280, L_0x2090aa0, L_0x2090b40;
L_0x20900b0 .delay 1 (80,80,80) L_0x20900b0/d;
L_0x2090250/0/0 .functor OR 1, L_0x208f3d0, L_0x208f580, L_0x208f790, L_0x208fb40;
L_0x2090250/0/4 .functor OR 1, L_0x208fd20, L_0x208fad0, L_0x20900b0, L_0x208f970;
L_0x2090250/d .functor OR 1, L_0x2090250/0/0, L_0x2090250/0/4, C4<0>, C4<0>;
L_0x2090250 .delay 1 (160,160,160) L_0x2090250/d;
v0x1f12b10_0 .net "a", 0 0, L_0x2090640;  1 drivers
v0x1f12bd0_0 .net "addSub", 0 0, L_0x208e920;  1 drivers
v0x1f12ca0_0 .net "andRes", 0 0, L_0x208db00;  1 drivers
v0x1f12d70_0 .net "b", 0 0, L_0x20907a0;  1 drivers
v0x1f12e40_0 .net "carryIn", 0 0, L_0x208e370;  1 drivers
v0x1f12ee0_0 .net "carryOut", 0 0, L_0x208ee00;  1 drivers
v0x1f12fb0_0 .net "initialResult", 0 0, L_0x2090250;  1 drivers
v0x1f13050_0 .net "isAdd", 0 0, L_0x208f3d0;  1 drivers
v0x1f130f0_0 .net "isAnd", 0 0, L_0x208fb40;  1 drivers
v0x1f13220_0 .net "isNand", 0 0, L_0x208fd20;  1 drivers
v0x1f132c0_0 .net "isNor", 0 0, L_0x208fad0;  1 drivers
v0x1f13360_0 .net "isOr", 0 0, L_0x20900b0;  1 drivers
v0x1f13420_0 .net "isSLT", 0 0, L_0x208f970;  1 drivers
v0x1f134e0_0 .net "isSub", 0 0, L_0x208f580;  1 drivers
v0x1f135a0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f13640_0 .net "isXor", 0 0, L_0x208f790;  1 drivers
v0x1f13700_0 .net "nandRes", 0 0, L_0x208e030;  1 drivers
v0x1f138b0_0 .net "norRes", 0 0, L_0x208e440;  1 drivers
v0x1f13950_0 .net "orRes", 0 0, L_0x208d330;  1 drivers
v0x1f139f0_0 .net "s0", 0 0, L_0x208e280;  1 drivers
v0x1f13a90_0 .net "s0inv", 0 0, L_0x208f000;  1 drivers
v0x1f13b50_0 .net "s1", 0 0, L_0x2090aa0;  1 drivers
v0x1f13c10_0 .net "s1inv", 0 0, L_0x208f160;  1 drivers
v0x1f13cd0_0 .net "s2", 0 0, L_0x2090b40;  1 drivers
v0x1f13d90_0 .net "s2inv", 0 0, L_0x208f220;  1 drivers
v0x1f13e50_0 .net "xorRes", 0 0, L_0x208e5a0;  1 drivers
S_0x1f11f10 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f11c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x208e610/d .functor XOR 1, L_0x20907a0, L_0x20d7110, C4<0>, C4<0>;
L_0x208e610 .delay 1 (40,40,40) L_0x208e610/d;
L_0x208e770/d .functor XOR 1, L_0x2090640, L_0x208e610, C4<0>, C4<0>;
L_0x208e770 .delay 1 (40,40,40) L_0x208e770/d;
L_0x208e920/d .functor XOR 1, L_0x208e770, L_0x208e370, C4<0>, C4<0>;
L_0x208e920 .delay 1 (40,40,40) L_0x208e920/d;
L_0x208eb20/d .functor AND 1, L_0x2090640, L_0x208e610, C4<1>, C4<1>;
L_0x208eb20 .delay 1 (40,40,40) L_0x208eb20/d;
L_0x208ed90/d .functor AND 1, L_0x208e770, L_0x208e370, C4<1>, C4<1>;
L_0x208ed90 .delay 1 (40,40,40) L_0x208ed90/d;
L_0x208ee00/d .functor OR 1, L_0x208eb20, L_0x208ed90, C4<0>, C4<0>;
L_0x208ee00 .delay 1 (40,40,40) L_0x208ee00/d;
v0x1f121a0_0 .net "AandB", 0 0, L_0x208eb20;  1 drivers
v0x1f12280_0 .net "BxorSub", 0 0, L_0x208e610;  1 drivers
v0x1f12340_0 .net "a", 0 0, L_0x2090640;  alias, 1 drivers
v0x1f12410_0 .net "b", 0 0, L_0x20907a0;  alias, 1 drivers
v0x1f124d0_0 .net "carryin", 0 0, L_0x208e370;  alias, 1 drivers
v0x1f125e0_0 .net "carryout", 0 0, L_0x208ee00;  alias, 1 drivers
v0x1f126a0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f12740_0 .net "res", 0 0, L_0x208e920;  alias, 1 drivers
v0x1f12800_0 .net "xAorB", 0 0, L_0x208e770;  1 drivers
v0x1f12950_0 .net "xAorBandCin", 0 0, L_0x208ed90;  1 drivers
S_0x1f14030 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f141f0 .param/l "i" 0 3 165, +C4<0111>;
S_0x1f142b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f14030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20906e0/d .functor AND 1, L_0x2093050, L_0x20931b0, C4<1>, C4<1>;
L_0x20906e0 .delay 1 (40,40,40) L_0x20906e0/d;
L_0x208ff10/d .functor NAND 1, L_0x2093050, L_0x20931b0, C4<1>, C4<1>;
L_0x208ff10 .delay 1 (20,20,20) L_0x208ff10/d;
L_0x2090d40/d .functor OR 1, L_0x2093050, L_0x20931b0, C4<0>, C4<0>;
L_0x2090d40 .delay 1 (40,40,40) L_0x2090d40/d;
L_0x2090f30/d .functor NOR 1, L_0x2093050, L_0x20931b0, C4<0>, C4<0>;
L_0x2090f30 .delay 1 (20,20,20) L_0x2090f30/d;
L_0x2090ff0/d .functor XOR 1, L_0x2093050, L_0x20931b0, C4<0>, C4<0>;
L_0x2090ff0 .delay 1 (40,40,40) L_0x2090ff0/d;
L_0x2091a80/d .functor NOT 1, L_0x2090c80, C4<0>, C4<0>, C4<0>;
L_0x2091a80 .delay 1 (10,10,10) L_0x2091a80/d;
L_0x1f15850/d .functor NOT 1, L_0x2093360, C4<0>, C4<0>, C4<0>;
L_0x1f15850 .delay 1 (10,10,10) L_0x1f15850/d;
L_0x2091c30/d .functor NOT 1, L_0x2093400, C4<0>, C4<0>, C4<0>;
L_0x2091c30 .delay 1 (10,10,10) L_0x2091c30/d;
L_0x2091de0/d .functor AND 1, L_0x20913c0, L_0x2091a80, L_0x1f15850, L_0x2091c30;
L_0x2091de0 .delay 1 (80,80,80) L_0x2091de0/d;
L_0x2091f90/d .functor AND 1, L_0x20913c0, L_0x2090c80, L_0x1f15850, L_0x2091c30;
L_0x2091f90 .delay 1 (80,80,80) L_0x2091f90/d;
L_0x20921a0/d .functor AND 1, L_0x2090ff0, L_0x2091a80, L_0x2093360, L_0x2091c30;
L_0x20921a0 .delay 1 (80,80,80) L_0x20921a0/d;
L_0x2092380/d .functor AND 1, L_0x20913c0, L_0x2090c80, L_0x2093360, L_0x2091c30;
L_0x2092380 .delay 1 (80,80,80) L_0x2092380/d;
L_0x2092550/d .functor AND 1, L_0x20906e0, L_0x2091a80, L_0x1f15850, L_0x2093400;
L_0x2092550 .delay 1 (80,80,80) L_0x2092550/d;
L_0x2092730/d .functor AND 1, L_0x208ff10, L_0x2090c80, L_0x1f15850, L_0x2093400;
L_0x2092730 .delay 1 (80,80,80) L_0x2092730/d;
L_0x20924e0/d .functor AND 1, L_0x2090f30, L_0x2091a80, L_0x2093360, L_0x2093400;
L_0x20924e0 .delay 1 (80,80,80) L_0x20924e0/d;
L_0x2092ac0/d .functor AND 1, L_0x2090d40, L_0x2090c80, L_0x2093360, L_0x2093400;
L_0x2092ac0 .delay 1 (80,80,80) L_0x2092ac0/d;
L_0x2092c60/0/0 .functor OR 1, L_0x2091de0, L_0x2091f90, L_0x20921a0, L_0x2092550;
L_0x2092c60/0/4 .functor OR 1, L_0x2092730, L_0x20924e0, L_0x2092ac0, L_0x2092380;
L_0x2092c60/d .functor OR 1, L_0x2092c60/0/0, L_0x2092c60/0/4, C4<0>, C4<0>;
L_0x2092c60 .delay 1 (160,160,160) L_0x2092c60/d;
v0x1f151b0_0 .net "a", 0 0, L_0x2093050;  1 drivers
v0x1f15270_0 .net "addSub", 0 0, L_0x20913c0;  1 drivers
v0x1f15340_0 .net "andRes", 0 0, L_0x20906e0;  1 drivers
v0x1f15410_0 .net "b", 0 0, L_0x20931b0;  1 drivers
v0x1f154e0_0 .net "carryIn", 0 0, L_0x2090be0;  1 drivers
v0x1f15580_0 .net "carryOut", 0 0, L_0x2091880;  1 drivers
v0x1f15650_0 .net "initialResult", 0 0, L_0x2092c60;  1 drivers
v0x1f156f0_0 .net "isAdd", 0 0, L_0x2091de0;  1 drivers
v0x1f15790_0 .net "isAnd", 0 0, L_0x2092550;  1 drivers
v0x1f158c0_0 .net "isNand", 0 0, L_0x2092730;  1 drivers
v0x1f15960_0 .net "isNor", 0 0, L_0x20924e0;  1 drivers
v0x1f15a00_0 .net "isOr", 0 0, L_0x2092ac0;  1 drivers
v0x1f15ac0_0 .net "isSLT", 0 0, L_0x2092380;  1 drivers
v0x1f15b80_0 .net "isSub", 0 0, L_0x2091f90;  1 drivers
v0x1f15c40_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f15ce0_0 .net "isXor", 0 0, L_0x20921a0;  1 drivers
v0x1f15da0_0 .net "nandRes", 0 0, L_0x208ff10;  1 drivers
v0x1f15f50_0 .net "norRes", 0 0, L_0x2090f30;  1 drivers
v0x1f15ff0_0 .net "orRes", 0 0, L_0x2090d40;  1 drivers
v0x1f16090_0 .net "s0", 0 0, L_0x2090c80;  1 drivers
v0x1f16130_0 .net "s0inv", 0 0, L_0x2091a80;  1 drivers
v0x1f161f0_0 .net "s1", 0 0, L_0x2093360;  1 drivers
v0x1f162b0_0 .net "s1inv", 0 0, L_0x1f15850;  1 drivers
v0x1f16370_0 .net "s2", 0 0, L_0x2093400;  1 drivers
v0x1f16430_0 .net "s2inv", 0 0, L_0x2091c30;  1 drivers
v0x1f164f0_0 .net "xorRes", 0 0, L_0x2090ff0;  1 drivers
S_0x1f145b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f142b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2091150/d .functor XOR 1, L_0x20931b0, L_0x20d7110, C4<0>, C4<0>;
L_0x2091150 .delay 1 (40,40,40) L_0x2091150/d;
L_0x2091210/d .functor XOR 1, L_0x2093050, L_0x2091150, C4<0>, C4<0>;
L_0x2091210 .delay 1 (40,40,40) L_0x2091210/d;
L_0x20913c0/d .functor XOR 1, L_0x2091210, L_0x2090be0, C4<0>, C4<0>;
L_0x20913c0 .delay 1 (40,40,40) L_0x20913c0/d;
L_0x20915c0/d .functor AND 1, L_0x2093050, L_0x2091150, C4<1>, C4<1>;
L_0x20915c0 .delay 1 (40,40,40) L_0x20915c0/d;
L_0x2090db0/d .functor AND 1, L_0x2091210, L_0x2090be0, C4<1>, C4<1>;
L_0x2090db0 .delay 1 (40,40,40) L_0x2090db0/d;
L_0x2091880/d .functor OR 1, L_0x20915c0, L_0x2090db0, C4<0>, C4<0>;
L_0x2091880 .delay 1 (40,40,40) L_0x2091880/d;
v0x1f14840_0 .net "AandB", 0 0, L_0x20915c0;  1 drivers
v0x1f14920_0 .net "BxorSub", 0 0, L_0x2091150;  1 drivers
v0x1f149e0_0 .net "a", 0 0, L_0x2093050;  alias, 1 drivers
v0x1f14ab0_0 .net "b", 0 0, L_0x20931b0;  alias, 1 drivers
v0x1f14b70_0 .net "carryin", 0 0, L_0x2090be0;  alias, 1 drivers
v0x1f14c80_0 .net "carryout", 0 0, L_0x2091880;  alias, 1 drivers
v0x1f14d40_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f14de0_0 .net "res", 0 0, L_0x20913c0;  alias, 1 drivers
v0x1f14ea0_0 .net "xAorB", 0 0, L_0x2091210;  1 drivers
v0x1f14ff0_0 .net "xAorBandCin", 0 0, L_0x2090db0;  1 drivers
S_0x1f166d0 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f0cd60 .param/l "i" 0 3 165, +C4<01000>;
S_0x1f16990 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f166d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20930f0/d .functor AND 1, L_0x2095ba0, L_0x2095d00, C4<1>, C4<1>;
L_0x20930f0 .delay 1 (40,40,40) L_0x20930f0/d;
L_0x20937c0/d .functor NAND 1, L_0x2095ba0, L_0x2095d00, C4<1>, C4<1>;
L_0x20937c0 .delay 1 (20,20,20) L_0x20937c0/d;
L_0x2092920/d .functor OR 1, L_0x2095ba0, L_0x2095d00, C4<0>, C4<0>;
L_0x2092920 .delay 1 (40,40,40) L_0x2092920/d;
L_0x2093a40/d .functor NOR 1, L_0x2095ba0, L_0x2095d00, C4<0>, C4<0>;
L_0x2093a40 .delay 1 (20,20,20) L_0x2093a40/d;
L_0x2093b00/d .functor XOR 1, L_0x2095ba0, L_0x2095d00, C4<0>, C4<0>;
L_0x2093b00 .delay 1 (40,40,40) L_0x2093b00/d;
L_0x2094560/d .functor NOT 1, L_0x2093670, C4<0>, C4<0>, C4<0>;
L_0x2094560 .delay 1 (10,10,10) L_0x2094560/d;
L_0x20946c0/d .functor NOT 1, L_0x2096060, C4<0>, C4<0>, C4<0>;
L_0x20946c0 .delay 1 (10,10,10) L_0x20946c0/d;
L_0x2094780/d .functor NOT 1, L_0x2096100, C4<0>, C4<0>, C4<0>;
L_0x2094780 .delay 1 (10,10,10) L_0x2094780/d;
L_0x2094930/d .functor AND 1, L_0x2093e80, L_0x2094560, L_0x20946c0, L_0x2094780;
L_0x2094930 .delay 1 (80,80,80) L_0x2094930/d;
L_0x2094ae0/d .functor AND 1, L_0x2093e80, L_0x2093670, L_0x20946c0, L_0x2094780;
L_0x2094ae0 .delay 1 (80,80,80) L_0x2094ae0/d;
L_0x2094cf0/d .functor AND 1, L_0x2093b00, L_0x2094560, L_0x2096060, L_0x2094780;
L_0x2094cf0 .delay 1 (80,80,80) L_0x2094cf0/d;
L_0x2094ed0/d .functor AND 1, L_0x2093e80, L_0x2093670, L_0x2096060, L_0x2094780;
L_0x2094ed0 .delay 1 (80,80,80) L_0x2094ed0/d;
L_0x20950a0/d .functor AND 1, L_0x20930f0, L_0x2094560, L_0x20946c0, L_0x2096100;
L_0x20950a0 .delay 1 (80,80,80) L_0x20950a0/d;
L_0x2095280/d .functor AND 1, L_0x20937c0, L_0x2093670, L_0x20946c0, L_0x2096100;
L_0x2095280 .delay 1 (80,80,80) L_0x2095280/d;
L_0x2095030/d .functor AND 1, L_0x2093a40, L_0x2094560, L_0x2096060, L_0x2096100;
L_0x2095030 .delay 1 (80,80,80) L_0x2095030/d;
L_0x2095610/d .functor AND 1, L_0x2092920, L_0x2093670, L_0x2096060, L_0x2096100;
L_0x2095610 .delay 1 (80,80,80) L_0x2095610/d;
L_0x20957b0/0/0 .functor OR 1, L_0x2094930, L_0x2094ae0, L_0x2094cf0, L_0x20950a0;
L_0x20957b0/0/4 .functor OR 1, L_0x2095280, L_0x2095030, L_0x2095610, L_0x2094ed0;
L_0x20957b0/d .functor OR 1, L_0x20957b0/0/0, L_0x20957b0/0/4, C4<0>, C4<0>;
L_0x20957b0 .delay 1 (160,160,160) L_0x20957b0/d;
v0x1f179a0_0 .net "a", 0 0, L_0x2095ba0;  1 drivers
v0x1f17a60_0 .net "addSub", 0 0, L_0x2093e80;  1 drivers
v0x1f17b30_0 .net "andRes", 0 0, L_0x20930f0;  1 drivers
v0x1f17c00_0 .net "b", 0 0, L_0x2095d00;  1 drivers
v0x1f17cd0_0 .net "carryIn", 0 0, L_0x2093970;  1 drivers
v0x1f17d70_0 .net "carryOut", 0 0, L_0x2094360;  1 drivers
v0x1f17e40_0 .net "initialResult", 0 0, L_0x20957b0;  1 drivers
v0x1f17ee0_0 .net "isAdd", 0 0, L_0x2094930;  1 drivers
v0x1f17f80_0 .net "isAnd", 0 0, L_0x20950a0;  1 drivers
v0x1f180b0_0 .net "isNand", 0 0, L_0x2095280;  1 drivers
v0x1f18150_0 .net "isNor", 0 0, L_0x2095030;  1 drivers
v0x1f181f0_0 .net "isOr", 0 0, L_0x2095610;  1 drivers
v0x1f182b0_0 .net "isSLT", 0 0, L_0x2094ed0;  1 drivers
v0x1f18370_0 .net "isSub", 0 0, L_0x2094ae0;  1 drivers
v0x1f18430_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f184d0_0 .net "isXor", 0 0, L_0x2094cf0;  1 drivers
v0x1f18590_0 .net "nandRes", 0 0, L_0x20937c0;  1 drivers
v0x1f18740_0 .net "norRes", 0 0, L_0x2093a40;  1 drivers
v0x1f187e0_0 .net "orRes", 0 0, L_0x2092920;  1 drivers
v0x1f18880_0 .net "s0", 0 0, L_0x2093670;  1 drivers
v0x1f18920_0 .net "s0inv", 0 0, L_0x2094560;  1 drivers
v0x1f189e0_0 .net "s1", 0 0, L_0x2096060;  1 drivers
v0x1f18aa0_0 .net "s1inv", 0 0, L_0x20946c0;  1 drivers
v0x1f18b60_0 .net "s2", 0 0, L_0x2096100;  1 drivers
v0x1f18c20_0 .net "s2inv", 0 0, L_0x2094780;  1 drivers
v0x1f18ce0_0 .net "xorRes", 0 0, L_0x2093b00;  1 drivers
S_0x1f16c90 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f16990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2093c60/d .functor XOR 1, L_0x2095d00, L_0x20d7110, C4<0>, C4<0>;
L_0x2093c60 .delay 1 (40,40,40) L_0x2093c60/d;
L_0x2093cd0/d .functor XOR 1, L_0x2095ba0, L_0x2093c60, C4<0>, C4<0>;
L_0x2093cd0 .delay 1 (40,40,40) L_0x2093cd0/d;
L_0x2093e80/d .functor XOR 1, L_0x2093cd0, L_0x2093970, C4<0>, C4<0>;
L_0x2093e80 .delay 1 (40,40,40) L_0x2093e80/d;
L_0x2094080/d .functor AND 1, L_0x2095ba0, L_0x2093c60, C4<1>, C4<1>;
L_0x2094080 .delay 1 (40,40,40) L_0x2094080/d;
L_0x20942f0/d .functor AND 1, L_0x2093cd0, L_0x2093970, C4<1>, C4<1>;
L_0x20942f0 .delay 1 (40,40,40) L_0x20942f0/d;
L_0x2094360/d .functor OR 1, L_0x2094080, L_0x20942f0, C4<0>, C4<0>;
L_0x2094360 .delay 1 (40,40,40) L_0x2094360/d;
v0x1f16f20_0 .net "AandB", 0 0, L_0x2094080;  1 drivers
v0x1f17000_0 .net "BxorSub", 0 0, L_0x2093c60;  1 drivers
v0x1f170c0_0 .net "a", 0 0, L_0x2095ba0;  alias, 1 drivers
v0x1f17190_0 .net "b", 0 0, L_0x2095d00;  alias, 1 drivers
v0x1f17250_0 .net "carryin", 0 0, L_0x2093970;  alias, 1 drivers
v0x1f17360_0 .net "carryout", 0 0, L_0x2094360;  alias, 1 drivers
v0x1f17420_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f0d970_0 .net "res", 0 0, L_0x2093e80;  alias, 1 drivers
v0x1f176d0_0 .net "xAorB", 0 0, L_0x2093cd0;  1 drivers
v0x1f17800_0 .net "xAorBandCin", 0 0, L_0x20942f0;  1 drivers
S_0x1f18ec0 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f19080 .param/l "i" 0 3 165, +C4<01001>;
S_0x1f19140 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f18ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2095c40/d .functor AND 1, L_0x20985e0, L_0x2082fa0, C4<1>, C4<1>;
L_0x2095c40 .delay 1 (40,40,40) L_0x2095c40/d;
L_0x2095f00/d .functor NAND 1, L_0x20985e0, L_0x2082fa0, C4<1>, C4<1>;
L_0x2095f00 .delay 1 (20,20,20) L_0x2095f00/d;
L_0x2095470/d .functor OR 1, L_0x20985e0, L_0x2082fa0, C4<0>, C4<0>;
L_0x2095470 .delay 1 (40,40,40) L_0x2095470/d;
L_0x2096480/d .functor NOR 1, L_0x20985e0, L_0x2082fa0, C4<0>, C4<0>;
L_0x2096480 .delay 1 (20,20,20) L_0x2096480/d;
L_0x20965e0/d .functor XOR 1, L_0x20985e0, L_0x2082fa0, C4<0>, C4<0>;
L_0x20965e0 .delay 1 (40,40,40) L_0x20965e0/d;
L_0x2096fa0/d .functor NOT 1, L_0x2096230, C4<0>, C4<0>, C4<0>;
L_0x2096fa0 .delay 1 (10,10,10) L_0x2096fa0/d;
L_0x2097100/d .functor NOT 1, L_0x2098c40, C4<0>, C4<0>, C4<0>;
L_0x2097100 .delay 1 (10,10,10) L_0x2097100/d;
L_0x20971c0/d .functor NOT 1, L_0x2098ce0, C4<0>, C4<0>, C4<0>;
L_0x20971c0 .delay 1 (10,10,10) L_0x20971c0/d;
L_0x2097370/d .functor AND 1, L_0x20968c0, L_0x2096fa0, L_0x2097100, L_0x20971c0;
L_0x2097370 .delay 1 (80,80,80) L_0x2097370/d;
L_0x2097520/d .functor AND 1, L_0x20968c0, L_0x2096230, L_0x2097100, L_0x20971c0;
L_0x2097520 .delay 1 (80,80,80) L_0x2097520/d;
L_0x2097730/d .functor AND 1, L_0x20965e0, L_0x2096fa0, L_0x2098c40, L_0x20971c0;
L_0x2097730 .delay 1 (80,80,80) L_0x2097730/d;
L_0x2097910/d .functor AND 1, L_0x20968c0, L_0x2096230, L_0x2098c40, L_0x20971c0;
L_0x2097910 .delay 1 (80,80,80) L_0x2097910/d;
L_0x2097ae0/d .functor AND 1, L_0x2095c40, L_0x2096fa0, L_0x2097100, L_0x2098ce0;
L_0x2097ae0 .delay 1 (80,80,80) L_0x2097ae0/d;
L_0x2097cc0/d .functor AND 1, L_0x2095f00, L_0x2096230, L_0x2097100, L_0x2098ce0;
L_0x2097cc0 .delay 1 (80,80,80) L_0x2097cc0/d;
L_0x2097a70/d .functor AND 1, L_0x2096480, L_0x2096fa0, L_0x2098c40, L_0x2098ce0;
L_0x2097a70 .delay 1 (80,80,80) L_0x2097a70/d;
L_0x2098050/d .functor AND 1, L_0x2095470, L_0x2096230, L_0x2098c40, L_0x2098ce0;
L_0x2098050 .delay 1 (80,80,80) L_0x2098050/d;
L_0x20981f0/0/0 .functor OR 1, L_0x2097370, L_0x2097520, L_0x2097730, L_0x2097ae0;
L_0x20981f0/0/4 .functor OR 1, L_0x2097cc0, L_0x2097a70, L_0x2098050, L_0x2097910;
L_0x20981f0/d .functor OR 1, L_0x20981f0/0/0, L_0x20981f0/0/4, C4<0>, C4<0>;
L_0x20981f0 .delay 1 (160,160,160) L_0x20981f0/d;
v0x1f1a040_0 .net "a", 0 0, L_0x20985e0;  1 drivers
v0x1f1a100_0 .net "addSub", 0 0, L_0x20968c0;  1 drivers
v0x1f1a1d0_0 .net "andRes", 0 0, L_0x2095c40;  1 drivers
v0x1f1a2a0_0 .net "b", 0 0, L_0x2082fa0;  1 drivers
v0x1f1a370_0 .net "carryIn", 0 0, L_0x20963b0;  1 drivers
v0x1f1a410_0 .net "carryOut", 0 0, L_0x2096da0;  1 drivers
v0x1f1a4e0_0 .net "initialResult", 0 0, L_0x20981f0;  1 drivers
v0x1f1a580_0 .net "isAdd", 0 0, L_0x2097370;  1 drivers
v0x1f1a620_0 .net "isAnd", 0 0, L_0x2097ae0;  1 drivers
v0x1f1a750_0 .net "isNand", 0 0, L_0x2097cc0;  1 drivers
v0x1f1a7f0_0 .net "isNor", 0 0, L_0x2097a70;  1 drivers
v0x1f1a890_0 .net "isOr", 0 0, L_0x2098050;  1 drivers
v0x1f1a950_0 .net "isSLT", 0 0, L_0x2097910;  1 drivers
v0x1f1aa10_0 .net "isSub", 0 0, L_0x2097520;  1 drivers
v0x1f1aad0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f1ab70_0 .net "isXor", 0 0, L_0x2097730;  1 drivers
v0x1f1ac30_0 .net "nandRes", 0 0, L_0x2095f00;  1 drivers
v0x1f1ade0_0 .net "norRes", 0 0, L_0x2096480;  1 drivers
v0x1f1ae80_0 .net "orRes", 0 0, L_0x2095470;  1 drivers
v0x1f1af20_0 .net "s0", 0 0, L_0x2096230;  1 drivers
v0x1f1afc0_0 .net "s0inv", 0 0, L_0x2096fa0;  1 drivers
v0x1f1b080_0 .net "s1", 0 0, L_0x2098c40;  1 drivers
v0x1f1b140_0 .net "s1inv", 0 0, L_0x2097100;  1 drivers
v0x1f1b200_0 .net "s2", 0 0, L_0x2098ce0;  1 drivers
v0x1f1b2c0_0 .net "s2inv", 0 0, L_0x20971c0;  1 drivers
v0x1f1b380_0 .net "xorRes", 0 0, L_0x20965e0;  1 drivers
S_0x1f19440 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f19140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2096650/d .functor XOR 1, L_0x2082fa0, L_0x20d7110, C4<0>, C4<0>;
L_0x2096650 .delay 1 (40,40,40) L_0x2096650/d;
L_0x20967b0/d .functor XOR 1, L_0x20985e0, L_0x2096650, C4<0>, C4<0>;
L_0x20967b0 .delay 1 (40,40,40) L_0x20967b0/d;
L_0x20968c0/d .functor XOR 1, L_0x20967b0, L_0x20963b0, C4<0>, C4<0>;
L_0x20968c0 .delay 1 (40,40,40) L_0x20968c0/d;
L_0x2096ac0/d .functor AND 1, L_0x20985e0, L_0x2096650, C4<1>, C4<1>;
L_0x2096ac0 .delay 1 (40,40,40) L_0x2096ac0/d;
L_0x2096d30/d .functor AND 1, L_0x20967b0, L_0x20963b0, C4<1>, C4<1>;
L_0x2096d30 .delay 1 (40,40,40) L_0x2096d30/d;
L_0x2096da0/d .functor OR 1, L_0x2096ac0, L_0x2096d30, C4<0>, C4<0>;
L_0x2096da0 .delay 1 (40,40,40) L_0x2096da0/d;
v0x1f196d0_0 .net "AandB", 0 0, L_0x2096ac0;  1 drivers
v0x1f197b0_0 .net "BxorSub", 0 0, L_0x2096650;  1 drivers
v0x1f19870_0 .net "a", 0 0, L_0x20985e0;  alias, 1 drivers
v0x1f19940_0 .net "b", 0 0, L_0x2082fa0;  alias, 1 drivers
v0x1f19a00_0 .net "carryin", 0 0, L_0x20963b0;  alias, 1 drivers
v0x1f19b10_0 .net "carryout", 0 0, L_0x2096da0;  alias, 1 drivers
v0x1f19bd0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f19c70_0 .net "res", 0 0, L_0x20968c0;  alias, 1 drivers
v0x1f19d30_0 .net "xAorB", 0 0, L_0x20967b0;  1 drivers
v0x1f19e80_0 .net "xAorBandCin", 0 0, L_0x2096d30;  1 drivers
S_0x1f1b560 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f1b720 .param/l "i" 0 3 165, +C4<01010>;
S_0x1f1b7e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f1b560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2098680/d .functor AND 1, L_0x209b400, L_0x209b560, C4<1>, C4<1>;
L_0x2098680 .delay 1 (40,40,40) L_0x2098680/d;
L_0x2098bc0/d .functor NAND 1, L_0x209b400, L_0x209b560, C4<1>, C4<1>;
L_0x2098bc0 .delay 1 (20,20,20) L_0x2098bc0/d;
L_0x2098a60/d .functor OR 1, L_0x209b400, L_0x209b560, C4<0>, C4<0>;
L_0x2098a60 .delay 1 (40,40,40) L_0x2098a60/d;
L_0x2099270/d .functor NOR 1, L_0x209b400, L_0x209b560, C4<0>, C4<0>;
L_0x2099270 .delay 1 (20,20,20) L_0x2099270/d;
L_0x2099330/d .functor XOR 1, L_0x209b400, L_0x209b560, C4<0>, C4<0>;
L_0x2099330 .delay 1 (40,40,40) L_0x2099330/d;
L_0x2099d70/d .functor NOT 1, L_0x209b7b0, C4<0>, C4<0>, C4<0>;
L_0x2099d70 .delay 1 (10,10,10) L_0x2099d70/d;
L_0x2099ed0/d .functor NOT 1, L_0x209b850, C4<0>, C4<0>, C4<0>;
L_0x2099ed0 .delay 1 (10,10,10) L_0x2099ed0/d;
L_0x2099f90/d .functor NOT 1, L_0x209b8f0, C4<0>, C4<0>, C4<0>;
L_0x2099f90 .delay 1 (10,10,10) L_0x2099f90/d;
L_0x209a140/d .functor AND 1, L_0x20996b0, L_0x2099d70, L_0x2099ed0, L_0x2099f90;
L_0x209a140 .delay 1 (80,80,80) L_0x209a140/d;
L_0x209a2f0/d .functor AND 1, L_0x20996b0, L_0x209b7b0, L_0x2099ed0, L_0x2099f90;
L_0x209a2f0 .delay 1 (80,80,80) L_0x209a2f0/d;
L_0x209a500/d .functor AND 1, L_0x2099330, L_0x2099d70, L_0x209b850, L_0x2099f90;
L_0x209a500 .delay 1 (80,80,80) L_0x209a500/d;
L_0x209a6e0/d .functor AND 1, L_0x20996b0, L_0x209b7b0, L_0x209b850, L_0x2099f90;
L_0x209a6e0 .delay 1 (80,80,80) L_0x209a6e0/d;
L_0x209a8b0/d .functor AND 1, L_0x2098680, L_0x2099d70, L_0x2099ed0, L_0x209b8f0;
L_0x209a8b0 .delay 1 (80,80,80) L_0x209a8b0/d;
L_0x209aa90/d .functor AND 1, L_0x2098bc0, L_0x209b7b0, L_0x2099ed0, L_0x209b8f0;
L_0x209aa90 .delay 1 (80,80,80) L_0x209aa90/d;
L_0x209a840/d .functor AND 1, L_0x2099270, L_0x2099d70, L_0x209b850, L_0x209b8f0;
L_0x209a840 .delay 1 (80,80,80) L_0x209a840/d;
L_0x209ae70/d .functor AND 1, L_0x2098a60, L_0x209b7b0, L_0x209b850, L_0x209b8f0;
L_0x209ae70 .delay 1 (80,80,80) L_0x209ae70/d;
L_0x209b010/0/0 .functor OR 1, L_0x209a140, L_0x209a2f0, L_0x209a500, L_0x209a8b0;
L_0x209b010/0/4 .functor OR 1, L_0x209aa90, L_0x209a840, L_0x209ae70, L_0x209a6e0;
L_0x209b010/d .functor OR 1, L_0x209b010/0/0, L_0x209b010/0/4, C4<0>, C4<0>;
L_0x209b010 .delay 1 (160,160,160) L_0x209b010/d;
v0x1f1c6e0_0 .net "a", 0 0, L_0x209b400;  1 drivers
v0x1f1c7a0_0 .net "addSub", 0 0, L_0x20996b0;  1 drivers
v0x1f1c870_0 .net "andRes", 0 0, L_0x2098680;  1 drivers
v0x1f1c940_0 .net "b", 0 0, L_0x209b560;  1 drivers
v0x1f1ca10_0 .net "carryIn", 0 0, L_0x209b710;  1 drivers
v0x1f1cab0_0 .net "carryOut", 0 0, L_0x2099b70;  1 drivers
v0x1f1cb80_0 .net "initialResult", 0 0, L_0x209b010;  1 drivers
v0x1f1cc20_0 .net "isAdd", 0 0, L_0x209a140;  1 drivers
v0x1f1ccc0_0 .net "isAnd", 0 0, L_0x209a8b0;  1 drivers
v0x1f1cdf0_0 .net "isNand", 0 0, L_0x209aa90;  1 drivers
v0x1f1ce90_0 .net "isNor", 0 0, L_0x209a840;  1 drivers
v0x1f1cf30_0 .net "isOr", 0 0, L_0x209ae70;  1 drivers
v0x1f1cff0_0 .net "isSLT", 0 0, L_0x209a6e0;  1 drivers
v0x1f1d0b0_0 .net "isSub", 0 0, L_0x209a2f0;  1 drivers
v0x1f1d170_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f1d210_0 .net "isXor", 0 0, L_0x209a500;  1 drivers
v0x1f1d2d0_0 .net "nandRes", 0 0, L_0x2098bc0;  1 drivers
v0x1f1d480_0 .net "norRes", 0 0, L_0x2099270;  1 drivers
v0x1f1d520_0 .net "orRes", 0 0, L_0x2098a60;  1 drivers
v0x1f1d5c0_0 .net "s0", 0 0, L_0x209b7b0;  1 drivers
v0x1f1d660_0 .net "s0inv", 0 0, L_0x2099d70;  1 drivers
v0x1f1d720_0 .net "s1", 0 0, L_0x209b850;  1 drivers
v0x1f1d7e0_0 .net "s1inv", 0 0, L_0x2099ed0;  1 drivers
v0x1f1d8a0_0 .net "s2", 0 0, L_0x209b8f0;  1 drivers
v0x1f1d960_0 .net "s2inv", 0 0, L_0x2099f90;  1 drivers
v0x1f1da20_0 .net "xorRes", 0 0, L_0x2099330;  1 drivers
S_0x1f1bae0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f1b7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2099490/d .functor XOR 1, L_0x209b560, L_0x20d7110, C4<0>, C4<0>;
L_0x2099490 .delay 1 (40,40,40) L_0x2099490/d;
L_0x2099550/d .functor XOR 1, L_0x209b400, L_0x2099490, C4<0>, C4<0>;
L_0x2099550 .delay 1 (40,40,40) L_0x2099550/d;
L_0x20996b0/d .functor XOR 1, L_0x2099550, L_0x209b710, C4<0>, C4<0>;
L_0x20996b0 .delay 1 (40,40,40) L_0x20996b0/d;
L_0x20998b0/d .functor AND 1, L_0x209b400, L_0x2099490, C4<1>, C4<1>;
L_0x20998b0 .delay 1 (40,40,40) L_0x20998b0/d;
L_0x2098ad0/d .functor AND 1, L_0x2099550, L_0x209b710, C4<1>, C4<1>;
L_0x2098ad0 .delay 1 (40,40,40) L_0x2098ad0/d;
L_0x2099b70/d .functor OR 1, L_0x20998b0, L_0x2098ad0, C4<0>, C4<0>;
L_0x2099b70 .delay 1 (40,40,40) L_0x2099b70/d;
v0x1f1bd70_0 .net "AandB", 0 0, L_0x20998b0;  1 drivers
v0x1f1be50_0 .net "BxorSub", 0 0, L_0x2099490;  1 drivers
v0x1f1bf10_0 .net "a", 0 0, L_0x209b400;  alias, 1 drivers
v0x1f1bfe0_0 .net "b", 0 0, L_0x209b560;  alias, 1 drivers
v0x1f1c0a0_0 .net "carryin", 0 0, L_0x209b710;  alias, 1 drivers
v0x1f1c1b0_0 .net "carryout", 0 0, L_0x2099b70;  alias, 1 drivers
v0x1f1c270_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f1c310_0 .net "res", 0 0, L_0x20996b0;  alias, 1 drivers
v0x1f1c3d0_0 .net "xAorB", 0 0, L_0x2099550;  1 drivers
v0x1f1c520_0 .net "xAorBandCin", 0 0, L_0x2098ad0;  1 drivers
S_0x1f1dc00 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f1ddc0 .param/l "i" 0 3 165, +C4<01011>;
S_0x1f1de80 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f1dc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x209b4a0/d .functor AND 1, L_0x209de50, L_0x209dfb0, C4<1>, C4<1>;
L_0x209b4a0 .delay 1 (40,40,40) L_0x209b4a0/d;
L_0x208b4e0/d .functor NAND 1, L_0x209de50, L_0x209dfb0, C4<1>, C4<1>;
L_0x208b4e0 .delay 1 (20,20,20) L_0x208b4e0/d;
L_0x209bbb0/d .functor OR 1, L_0x209de50, L_0x209dfb0, C4<0>, C4<0>;
L_0x209bbb0 .delay 1 (40,40,40) L_0x209bbb0/d;
L_0x209bd40/d .functor NOR 1, L_0x209de50, L_0x209dfb0, C4<0>, C4<0>;
L_0x209bd40 .delay 1 (20,20,20) L_0x209bd40/d;
L_0x209be00/d .functor XOR 1, L_0x209de50, L_0x209dfb0, C4<0>, C4<0>;
L_0x209be00 .delay 1 (40,40,40) L_0x209be00/d;
L_0x209c8b0/d .functor NOT 1, L_0x209ba20, C4<0>, C4<0>, C4<0>;
L_0x209c8b0 .delay 1 (10,10,10) L_0x209c8b0/d;
L_0x209ca10/d .functor NOT 1, L_0x209bac0, C4<0>, C4<0>, C4<0>;
L_0x209ca10 .delay 1 (10,10,10) L_0x209ca10/d;
L_0x209cad0/d .functor NOT 1, L_0x209e3a0, C4<0>, C4<0>, C4<0>;
L_0x209cad0 .delay 1 (10,10,10) L_0x209cad0/d;
L_0x209cc80/d .functor AND 1, L_0x209c1d0, L_0x209c8b0, L_0x209ca10, L_0x209cad0;
L_0x209cc80 .delay 1 (80,80,80) L_0x209cc80/d;
L_0x209ce30/d .functor AND 1, L_0x209c1d0, L_0x209ba20, L_0x209ca10, L_0x209cad0;
L_0x209ce30 .delay 1 (80,80,80) L_0x209ce30/d;
L_0x209cfe0/d .functor AND 1, L_0x209be00, L_0x209c8b0, L_0x209bac0, L_0x209cad0;
L_0x209cfe0 .delay 1 (80,80,80) L_0x209cfe0/d;
L_0x209d1d0/d .functor AND 1, L_0x209c1d0, L_0x209ba20, L_0x209bac0, L_0x209cad0;
L_0x209d1d0 .delay 1 (80,80,80) L_0x209d1d0/d;
L_0x209d300/d .functor AND 1, L_0x209b4a0, L_0x209c8b0, L_0x209ca10, L_0x209e3a0;
L_0x209d300 .delay 1 (80,80,80) L_0x209d300/d;
L_0x209d560/d .functor AND 1, L_0x208b4e0, L_0x209ba20, L_0x209ca10, L_0x209e3a0;
L_0x209d560 .delay 1 (80,80,80) L_0x209d560/d;
L_0x209d290/d .functor AND 1, L_0x209bd40, L_0x209c8b0, L_0x209bac0, L_0x209e3a0;
L_0x209d290 .delay 1 (80,80,80) L_0x209d290/d;
L_0x209d8c0/d .functor AND 1, L_0x209bbb0, L_0x209ba20, L_0x209bac0, L_0x209e3a0;
L_0x209d8c0 .delay 1 (80,80,80) L_0x209d8c0/d;
L_0x209da60/0/0 .functor OR 1, L_0x209cc80, L_0x209ce30, L_0x209cfe0, L_0x209d300;
L_0x209da60/0/4 .functor OR 1, L_0x209d560, L_0x209d290, L_0x209d8c0, L_0x209d1d0;
L_0x209da60/d .functor OR 1, L_0x209da60/0/0, L_0x209da60/0/4, C4<0>, C4<0>;
L_0x209da60 .delay 1 (160,160,160) L_0x209da60/d;
v0x1f1ed80_0 .net "a", 0 0, L_0x209de50;  1 drivers
v0x1f1ee40_0 .net "addSub", 0 0, L_0x209c1d0;  1 drivers
v0x1f1ef10_0 .net "andRes", 0 0, L_0x209b4a0;  1 drivers
v0x1f1efe0_0 .net "b", 0 0, L_0x209dfb0;  1 drivers
v0x1f1f0b0_0 .net "carryIn", 0 0, L_0x209bc70;  1 drivers
v0x1f1f150_0 .net "carryOut", 0 0, L_0x209c6b0;  1 drivers
v0x1f1f220_0 .net "initialResult", 0 0, L_0x209da60;  1 drivers
v0x1f1f2c0_0 .net "isAdd", 0 0, L_0x209cc80;  1 drivers
v0x1f1f360_0 .net "isAnd", 0 0, L_0x209d300;  1 drivers
v0x1f1f490_0 .net "isNand", 0 0, L_0x209d560;  1 drivers
v0x1f1f530_0 .net "isNor", 0 0, L_0x209d290;  1 drivers
v0x1f1f5d0_0 .net "isOr", 0 0, L_0x209d8c0;  1 drivers
v0x1f1f690_0 .net "isSLT", 0 0, L_0x209d1d0;  1 drivers
v0x1f1f750_0 .net "isSub", 0 0, L_0x209ce30;  1 drivers
v0x1f1f810_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f1f8b0_0 .net "isXor", 0 0, L_0x209cfe0;  1 drivers
v0x1f1f970_0 .net "nandRes", 0 0, L_0x208b4e0;  1 drivers
v0x1f1fb20_0 .net "norRes", 0 0, L_0x209bd40;  1 drivers
v0x1f1fbc0_0 .net "orRes", 0 0, L_0x209bbb0;  1 drivers
v0x1f1fc60_0 .net "s0", 0 0, L_0x209ba20;  1 drivers
v0x1f1fd00_0 .net "s0inv", 0 0, L_0x209c8b0;  1 drivers
v0x1f1fdc0_0 .net "s1", 0 0, L_0x209bac0;  1 drivers
v0x1f1fe80_0 .net "s1inv", 0 0, L_0x209ca10;  1 drivers
v0x1f1ff40_0 .net "s2", 0 0, L_0x209e3a0;  1 drivers
v0x1f1ffe0_0 .net "s2inv", 0 0, L_0x209cad0;  1 drivers
v0x1f20080_0 .net "xorRes", 0 0, L_0x209be00;  1 drivers
S_0x1f1e180 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f1de80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x209bf60/d .functor XOR 1, L_0x209dfb0, L_0x20d7110, C4<0>, C4<0>;
L_0x209bf60 .delay 1 (40,40,40) L_0x209bf60/d;
L_0x209c020/d .functor XOR 1, L_0x209de50, L_0x209bf60, C4<0>, C4<0>;
L_0x209c020 .delay 1 (40,40,40) L_0x209c020/d;
L_0x209c1d0/d .functor XOR 1, L_0x209c020, L_0x209bc70, C4<0>, C4<0>;
L_0x209c1d0 .delay 1 (40,40,40) L_0x209c1d0/d;
L_0x209c3d0/d .functor AND 1, L_0x209de50, L_0x209bf60, C4<1>, C4<1>;
L_0x209c3d0 .delay 1 (40,40,40) L_0x209c3d0/d;
L_0x209c640/d .functor AND 1, L_0x209c020, L_0x209bc70, C4<1>, C4<1>;
L_0x209c640 .delay 1 (40,40,40) L_0x209c640/d;
L_0x209c6b0/d .functor OR 1, L_0x209c3d0, L_0x209c640, C4<0>, C4<0>;
L_0x209c6b0 .delay 1 (40,40,40) L_0x209c6b0/d;
v0x1f1e410_0 .net "AandB", 0 0, L_0x209c3d0;  1 drivers
v0x1f1e4f0_0 .net "BxorSub", 0 0, L_0x209bf60;  1 drivers
v0x1f1e5b0_0 .net "a", 0 0, L_0x209de50;  alias, 1 drivers
v0x1f1e680_0 .net "b", 0 0, L_0x209dfb0;  alias, 1 drivers
v0x1f1e740_0 .net "carryin", 0 0, L_0x209bc70;  alias, 1 drivers
v0x1f1e850_0 .net "carryout", 0 0, L_0x209c6b0;  alias, 1 drivers
v0x1f1e910_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f1e9b0_0 .net "res", 0 0, L_0x209c1d0;  alias, 1 drivers
v0x1f1ea70_0 .net "xAorB", 0 0, L_0x209c020;  1 drivers
v0x1f1ebc0_0 .net "xAorBandCin", 0 0, L_0x209c640;  1 drivers
S_0x1f20270 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f20430 .param/l "i" 0 3 165, +C4<01100>;
S_0x1f204f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f20270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x209def0/d .functor AND 1, L_0x20a08c0, L_0x20a0a20, C4<1>, C4<1>;
L_0x209def0 .delay 1 (40,40,40) L_0x209def0/d;
L_0x209e310/d .functor NAND 1, L_0x20a08c0, L_0x20a0a20, C4<1>, C4<1>;
L_0x209e310 .delay 1 (20,20,20) L_0x209e310/d;
L_0x209e250/d .functor OR 1, L_0x20a08c0, L_0x20a0a20, C4<0>, C4<0>;
L_0x209e250 .delay 1 (40,40,40) L_0x209e250/d;
L_0x209e7b0/d .functor NOR 1, L_0x20a08c0, L_0x20a0a20, C4<0>, C4<0>;
L_0x209e7b0 .delay 1 (20,20,20) L_0x209e7b0/d;
L_0x209e870/d .functor XOR 1, L_0x20a08c0, L_0x20a0a20, C4<0>, C4<0>;
L_0x209e870 .delay 1 (40,40,40) L_0x209e870/d;
L_0x209f320/d .functor NOT 1, L_0x209e4d0, C4<0>, C4<0>, C4<0>;
L_0x209f320 .delay 1 (10,10,10) L_0x209f320/d;
L_0x209f480/d .functor NOT 1, L_0x209e570, C4<0>, C4<0>, C4<0>;
L_0x209f480 .delay 1 (10,10,10) L_0x209f480/d;
L_0x209f540/d .functor NOT 1, L_0x20a0e40, C4<0>, C4<0>, C4<0>;
L_0x209f540 .delay 1 (10,10,10) L_0x209f540/d;
L_0x209f6f0/d .functor AND 1, L_0x209ec40, L_0x209f320, L_0x209f480, L_0x209f540;
L_0x209f6f0 .delay 1 (80,80,80) L_0x209f6f0/d;
L_0x209f8a0/d .functor AND 1, L_0x209ec40, L_0x209e4d0, L_0x209f480, L_0x209f540;
L_0x209f8a0 .delay 1 (80,80,80) L_0x209f8a0/d;
L_0x209fa50/d .functor AND 1, L_0x209e870, L_0x209f320, L_0x209e570, L_0x209f540;
L_0x209fa50 .delay 1 (80,80,80) L_0x209fa50/d;
L_0x209fc40/d .functor AND 1, L_0x209ec40, L_0x209e4d0, L_0x209e570, L_0x209f540;
L_0x209fc40 .delay 1 (80,80,80) L_0x209fc40/d;
L_0x209fd70/d .functor AND 1, L_0x209def0, L_0x209f320, L_0x209f480, L_0x20a0e40;
L_0x209fd70 .delay 1 (80,80,80) L_0x209fd70/d;
L_0x209ffd0/d .functor AND 1, L_0x209e310, L_0x209e4d0, L_0x209f480, L_0x20a0e40;
L_0x209ffd0 .delay 1 (80,80,80) L_0x209ffd0/d;
L_0x209fd00/d .functor AND 1, L_0x209e7b0, L_0x209f320, L_0x209e570, L_0x20a0e40;
L_0x209fd00 .delay 1 (80,80,80) L_0x209fd00/d;
L_0x20a0330/d .functor AND 1, L_0x209e250, L_0x209e4d0, L_0x209e570, L_0x20a0e40;
L_0x20a0330 .delay 1 (80,80,80) L_0x20a0330/d;
L_0x20a04d0/0/0 .functor OR 1, L_0x209f6f0, L_0x209f8a0, L_0x209fa50, L_0x209fd70;
L_0x20a04d0/0/4 .functor OR 1, L_0x209ffd0, L_0x209fd00, L_0x20a0330, L_0x209fc40;
L_0x20a04d0/d .functor OR 1, L_0x20a04d0/0/0, L_0x20a04d0/0/4, C4<0>, C4<0>;
L_0x20a04d0 .delay 1 (160,160,160) L_0x20a04d0/d;
v0x1f21430_0 .net "a", 0 0, L_0x20a08c0;  1 drivers
v0x1f214f0_0 .net "addSub", 0 0, L_0x209ec40;  1 drivers
v0x1f215c0_0 .net "andRes", 0 0, L_0x209def0;  1 drivers
v0x1f21690_0 .net "b", 0 0, L_0x20a0a20;  1 drivers
v0x1f21760_0 .net "carryIn", 0 0, L_0x209e6e0;  1 drivers
v0x1f21800_0 .net "carryOut", 0 0, L_0x209f120;  1 drivers
v0x1f218d0_0 .net "initialResult", 0 0, L_0x20a04d0;  1 drivers
v0x1f21970_0 .net "isAdd", 0 0, L_0x209f6f0;  1 drivers
v0x1f21a10_0 .net "isAnd", 0 0, L_0x209fd70;  1 drivers
v0x1f21b40_0 .net "isNand", 0 0, L_0x209ffd0;  1 drivers
v0x1f21be0_0 .net "isNor", 0 0, L_0x209fd00;  1 drivers
v0x1f21c80_0 .net "isOr", 0 0, L_0x20a0330;  1 drivers
v0x1f21d40_0 .net "isSLT", 0 0, L_0x209fc40;  1 drivers
v0x1f21e00_0 .net "isSub", 0 0, L_0x209f8a0;  1 drivers
v0x1f21ec0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f21f60_0 .net "isXor", 0 0, L_0x209fa50;  1 drivers
v0x1f22020_0 .net "nandRes", 0 0, L_0x209e310;  1 drivers
v0x1f221d0_0 .net "norRes", 0 0, L_0x209e7b0;  1 drivers
v0x1f22270_0 .net "orRes", 0 0, L_0x209e250;  1 drivers
v0x1f22310_0 .net "s0", 0 0, L_0x209e4d0;  1 drivers
v0x1f223b0_0 .net "s0inv", 0 0, L_0x209f320;  1 drivers
v0x1f22470_0 .net "s1", 0 0, L_0x209e570;  1 drivers
v0x1f22530_0 .net "s1inv", 0 0, L_0x209f480;  1 drivers
v0x1f225f0_0 .net "s2", 0 0, L_0x20a0e40;  1 drivers
v0x1f226b0_0 .net "s2inv", 0 0, L_0x209f540;  1 drivers
v0x1f22770_0 .net "xorRes", 0 0, L_0x209e870;  1 drivers
S_0x1f207f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f204f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x209e9d0/d .functor XOR 1, L_0x20a0a20, L_0x20d7110, C4<0>, C4<0>;
L_0x209e9d0 .delay 1 (40,40,40) L_0x209e9d0/d;
L_0x209ea90/d .functor XOR 1, L_0x20a08c0, L_0x209e9d0, C4<0>, C4<0>;
L_0x209ea90 .delay 1 (40,40,40) L_0x209ea90/d;
L_0x209ec40/d .functor XOR 1, L_0x209ea90, L_0x209e6e0, C4<0>, C4<0>;
L_0x209ec40 .delay 1 (40,40,40) L_0x209ec40/d;
L_0x209ee40/d .functor AND 1, L_0x20a08c0, L_0x209e9d0, C4<1>, C4<1>;
L_0x209ee40 .delay 1 (40,40,40) L_0x209ee40/d;
L_0x209f0b0/d .functor AND 1, L_0x209ea90, L_0x209e6e0, C4<1>, C4<1>;
L_0x209f0b0 .delay 1 (40,40,40) L_0x209f0b0/d;
L_0x209f120/d .functor OR 1, L_0x209ee40, L_0x209f0b0, C4<0>, C4<0>;
L_0x209f120 .delay 1 (40,40,40) L_0x209f120/d;
v0x1f20ac0_0 .net "AandB", 0 0, L_0x209ee40;  1 drivers
v0x1f20ba0_0 .net "BxorSub", 0 0, L_0x209e9d0;  1 drivers
v0x1f20c60_0 .net "a", 0 0, L_0x20a08c0;  alias, 1 drivers
v0x1f20d30_0 .net "b", 0 0, L_0x20a0a20;  alias, 1 drivers
v0x1f20df0_0 .net "carryin", 0 0, L_0x209e6e0;  alias, 1 drivers
v0x1f20f00_0 .net "carryout", 0 0, L_0x209f120;  alias, 1 drivers
v0x1f20fc0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f21060_0 .net "res", 0 0, L_0x209ec40;  alias, 1 drivers
v0x1f21120_0 .net "xAorB", 0 0, L_0x209ea90;  1 drivers
v0x1f21270_0 .net "xAorBandCin", 0 0, L_0x209f0b0;  1 drivers
S_0x1f22950 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f22b10 .param/l "i" 0 3 165, +C4<01101>;
S_0x1f22bd0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f22950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20a0960/d .functor AND 1, L_0x20a32e0, L_0x20a3440, C4<1>, C4<1>;
L_0x20a0960 .delay 1 (40,40,40) L_0x20a0960/d;
L_0x20a0d80/d .functor NAND 1, L_0x20a32e0, L_0x20a3440, C4<1>, C4<1>;
L_0x20a0d80 .delay 1 (20,20,20) L_0x20a0d80/d;
L_0x20a0c20/d .functor OR 1, L_0x20a32e0, L_0x20a3440, C4<0>, C4<0>;
L_0x20a0c20 .delay 1 (40,40,40) L_0x20a0c20/d;
L_0x20a1240/d .functor NOR 1, L_0x20a32e0, L_0x20a3440, C4<0>, C4<0>;
L_0x20a1240 .delay 1 (20,20,20) L_0x20a1240/d;
L_0x20a1300/d .functor XOR 1, L_0x20a32e0, L_0x20a3440, C4<0>, C4<0>;
L_0x20a1300 .delay 1 (40,40,40) L_0x20a1300/d;
L_0x20a1d40/d .functor NOT 1, L_0x20a0ee0, C4<0>, C4<0>, C4<0>;
L_0x20a1d40 .delay 1 (10,10,10) L_0x20a1d40/d;
L_0x20a1ea0/d .functor NOT 1, L_0x20a0f80, C4<0>, C4<0>, C4<0>;
L_0x20a1ea0 .delay 1 (10,10,10) L_0x20a1ea0/d;
L_0x20a1f60/d .functor NOT 1, L_0x20a1020, C4<0>, C4<0>, C4<0>;
L_0x20a1f60 .delay 1 (10,10,10) L_0x20a1f60/d;
L_0x20a2110/d .functor AND 1, L_0x20a1680, L_0x20a1d40, L_0x20a1ea0, L_0x20a1f60;
L_0x20a2110 .delay 1 (80,80,80) L_0x20a2110/d;
L_0x20a22c0/d .functor AND 1, L_0x20a1680, L_0x20a0ee0, L_0x20a1ea0, L_0x20a1f60;
L_0x20a22c0 .delay 1 (80,80,80) L_0x20a22c0/d;
L_0x20a2470/d .functor AND 1, L_0x20a1300, L_0x20a1d40, L_0x20a0f80, L_0x20a1f60;
L_0x20a2470 .delay 1 (80,80,80) L_0x20a2470/d;
L_0x20a2660/d .functor AND 1, L_0x20a1680, L_0x20a0ee0, L_0x20a0f80, L_0x20a1f60;
L_0x20a2660 .delay 1 (80,80,80) L_0x20a2660/d;
L_0x20a2790/d .functor AND 1, L_0x20a0960, L_0x20a1d40, L_0x20a1ea0, L_0x20a1020;
L_0x20a2790 .delay 1 (80,80,80) L_0x20a2790/d;
L_0x20a29f0/d .functor AND 1, L_0x20a0d80, L_0x20a0ee0, L_0x20a1ea0, L_0x20a1020;
L_0x20a29f0 .delay 1 (80,80,80) L_0x20a29f0/d;
L_0x20a2720/d .functor AND 1, L_0x20a1240, L_0x20a1d40, L_0x20a0f80, L_0x20a1020;
L_0x20a2720 .delay 1 (80,80,80) L_0x20a2720/d;
L_0x20a2d50/d .functor AND 1, L_0x20a0c20, L_0x20a0ee0, L_0x20a0f80, L_0x20a1020;
L_0x20a2d50 .delay 1 (80,80,80) L_0x20a2d50/d;
L_0x20a2ef0/0/0 .functor OR 1, L_0x20a2110, L_0x20a22c0, L_0x20a2470, L_0x20a2790;
L_0x20a2ef0/0/4 .functor OR 1, L_0x20a29f0, L_0x20a2720, L_0x20a2d50, L_0x20a2660;
L_0x20a2ef0/d .functor OR 1, L_0x20a2ef0/0/0, L_0x20a2ef0/0/4, C4<0>, C4<0>;
L_0x20a2ef0 .delay 1 (160,160,160) L_0x20a2ef0/d;
v0x1f23ad0_0 .net "a", 0 0, L_0x20a32e0;  1 drivers
v0x1f23b90_0 .net "addSub", 0 0, L_0x20a1680;  1 drivers
v0x1f23c60_0 .net "andRes", 0 0, L_0x20a0960;  1 drivers
v0x1f23d30_0 .net "b", 0 0, L_0x20a3440;  1 drivers
v0x1f23e00_0 .net "carryIn", 0 0, L_0x208dd70;  1 drivers
v0x1f23ea0_0 .net "carryOut", 0 0, L_0x20a1b40;  1 drivers
v0x1f23f70_0 .net "initialResult", 0 0, L_0x20a2ef0;  1 drivers
v0x1f24010_0 .net "isAdd", 0 0, L_0x20a2110;  1 drivers
v0x1f240b0_0 .net "isAnd", 0 0, L_0x20a2790;  1 drivers
v0x1f241e0_0 .net "isNand", 0 0, L_0x20a29f0;  1 drivers
v0x1f24280_0 .net "isNor", 0 0, L_0x20a2720;  1 drivers
v0x1f24320_0 .net "isOr", 0 0, L_0x20a2d50;  1 drivers
v0x1f243e0_0 .net "isSLT", 0 0, L_0x20a2660;  1 drivers
v0x1f244a0_0 .net "isSub", 0 0, L_0x20a22c0;  1 drivers
v0x1f24560_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f24600_0 .net "isXor", 0 0, L_0x20a2470;  1 drivers
v0x1f246c0_0 .net "nandRes", 0 0, L_0x20a0d80;  1 drivers
v0x1f24870_0 .net "norRes", 0 0, L_0x20a1240;  1 drivers
v0x1f24910_0 .net "orRes", 0 0, L_0x20a0c20;  1 drivers
v0x1f249b0_0 .net "s0", 0 0, L_0x20a0ee0;  1 drivers
v0x1f24a50_0 .net "s0inv", 0 0, L_0x20a1d40;  1 drivers
v0x1f24b10_0 .net "s1", 0 0, L_0x20a0f80;  1 drivers
v0x1f24bd0_0 .net "s1inv", 0 0, L_0x20a1ea0;  1 drivers
v0x1f24c90_0 .net "s2", 0 0, L_0x20a1020;  1 drivers
v0x1f24d50_0 .net "s2inv", 0 0, L_0x20a1f60;  1 drivers
v0x1f24e10_0 .net "xorRes", 0 0, L_0x20a1300;  1 drivers
S_0x1f22ed0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f22bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20a1460/d .functor XOR 1, L_0x20a3440, L_0x20d7110, C4<0>, C4<0>;
L_0x20a1460 .delay 1 (40,40,40) L_0x20a1460/d;
L_0x20a1520/d .functor XOR 1, L_0x20a32e0, L_0x20a1460, C4<0>, C4<0>;
L_0x20a1520 .delay 1 (40,40,40) L_0x20a1520/d;
L_0x20a1680/d .functor XOR 1, L_0x20a1520, L_0x208dd70, C4<0>, C4<0>;
L_0x20a1680 .delay 1 (40,40,40) L_0x20a1680/d;
L_0x20a1880/d .functor AND 1, L_0x20a32e0, L_0x20a1460, C4<1>, C4<1>;
L_0x20a1880 .delay 1 (40,40,40) L_0x20a1880/d;
L_0x20a0c90/d .functor AND 1, L_0x20a1520, L_0x208dd70, C4<1>, C4<1>;
L_0x20a0c90 .delay 1 (40,40,40) L_0x20a0c90/d;
L_0x20a1b40/d .functor OR 1, L_0x20a1880, L_0x20a0c90, C4<0>, C4<0>;
L_0x20a1b40 .delay 1 (40,40,40) L_0x20a1b40/d;
v0x1f23160_0 .net "AandB", 0 0, L_0x20a1880;  1 drivers
v0x1f23240_0 .net "BxorSub", 0 0, L_0x20a1460;  1 drivers
v0x1f23300_0 .net "a", 0 0, L_0x20a32e0;  alias, 1 drivers
v0x1f233d0_0 .net "b", 0 0, L_0x20a3440;  alias, 1 drivers
v0x1f23490_0 .net "carryin", 0 0, L_0x208dd70;  alias, 1 drivers
v0x1f235a0_0 .net "carryout", 0 0, L_0x20a1b40;  alias, 1 drivers
v0x1f23660_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f23700_0 .net "res", 0 0, L_0x20a1680;  alias, 1 drivers
v0x1f237c0_0 .net "xAorB", 0 0, L_0x20a1520;  1 drivers
v0x1f23910_0 .net "xAorBandCin", 0 0, L_0x20a0c90;  1 drivers
S_0x1f24ff0 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f251b0 .param/l "i" 0 3 165, +C4<01110>;
S_0x1f25270 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f24ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20a3380/d .functor AND 1, L_0x20a5e50, L_0x20a5fb0, C4<1>, C4<1>;
L_0x20a3380 .delay 1 (40,40,40) L_0x20a3380/d;
L_0x20a3ab0/d .functor NAND 1, L_0x20a5e50, L_0x20a5fb0, C4<1>, C4<1>;
L_0x20a3ab0 .delay 1 (20,20,20) L_0x20a3ab0/d;
L_0x20a3b70/d .functor OR 1, L_0x20a5e50, L_0x20a5fb0, C4<0>, C4<0>;
L_0x20a3b70 .delay 1 (40,40,40) L_0x20a3b70/d;
L_0x20a3d60/d .functor NOR 1, L_0x20a5e50, L_0x20a5fb0, C4<0>, C4<0>;
L_0x20a3d60 .delay 1 (20,20,20) L_0x20a3d60/d;
L_0x20a3e20/d .functor XOR 1, L_0x20a5e50, L_0x20a5fb0, C4<0>, C4<0>;
L_0x20a3e20 .delay 1 (40,40,40) L_0x20a3e20/d;
L_0x20a48b0/d .functor NOT 1, L_0x20a38a0, C4<0>, C4<0>, C4<0>;
L_0x20a48b0 .delay 1 (10,10,10) L_0x20a48b0/d;
L_0x20a4a10/d .functor NOT 1, L_0x20a3940, C4<0>, C4<0>, C4<0>;
L_0x20a4a10 .delay 1 (10,10,10) L_0x20a4a10/d;
L_0x20a4ad0/d .functor NOT 1, L_0x20a39e0, C4<0>, C4<0>, C4<0>;
L_0x20a4ad0 .delay 1 (10,10,10) L_0x20a4ad0/d;
L_0x20a4c80/d .functor AND 1, L_0x20a41f0, L_0x20a48b0, L_0x20a4a10, L_0x20a4ad0;
L_0x20a4c80 .delay 1 (80,80,80) L_0x20a4c80/d;
L_0x20a4e30/d .functor AND 1, L_0x20a41f0, L_0x20a38a0, L_0x20a4a10, L_0x20a4ad0;
L_0x20a4e30 .delay 1 (80,80,80) L_0x20a4e30/d;
L_0x20a4fe0/d .functor AND 1, L_0x20a3e20, L_0x20a48b0, L_0x20a3940, L_0x20a4ad0;
L_0x20a4fe0 .delay 1 (80,80,80) L_0x20a4fe0/d;
L_0x20a51d0/d .functor AND 1, L_0x20a41f0, L_0x20a38a0, L_0x20a3940, L_0x20a4ad0;
L_0x20a51d0 .delay 1 (80,80,80) L_0x20a51d0/d;
L_0x20a5300/d .functor AND 1, L_0x20a3380, L_0x20a48b0, L_0x20a4a10, L_0x20a39e0;
L_0x20a5300 .delay 1 (80,80,80) L_0x20a5300/d;
L_0x20a5560/d .functor AND 1, L_0x20a3ab0, L_0x20a38a0, L_0x20a4a10, L_0x20a39e0;
L_0x20a5560 .delay 1 (80,80,80) L_0x20a5560/d;
L_0x20a5290/d .functor AND 1, L_0x20a3d60, L_0x20a48b0, L_0x20a3940, L_0x20a39e0;
L_0x20a5290 .delay 1 (80,80,80) L_0x20a5290/d;
L_0x20a58c0/d .functor AND 1, L_0x20a3b70, L_0x20a38a0, L_0x20a3940, L_0x20a39e0;
L_0x20a58c0 .delay 1 (80,80,80) L_0x20a58c0/d;
L_0x20a5a60/0/0 .functor OR 1, L_0x20a4c80, L_0x20a4e30, L_0x20a4fe0, L_0x20a5300;
L_0x20a5a60/0/4 .functor OR 1, L_0x20a5560, L_0x20a5290, L_0x20a58c0, L_0x20a51d0;
L_0x20a5a60/d .functor OR 1, L_0x20a5a60/0/0, L_0x20a5a60/0/4, C4<0>, C4<0>;
L_0x20a5a60 .delay 1 (160,160,160) L_0x20a5a60/d;
v0x1f26170_0 .net "a", 0 0, L_0x20a5e50;  1 drivers
v0x1f26230_0 .net "addSub", 0 0, L_0x20a41f0;  1 drivers
v0x1f26300_0 .net "andRes", 0 0, L_0x20a3380;  1 drivers
v0x1f263d0_0 .net "b", 0 0, L_0x20a5fb0;  1 drivers
v0x1f264a0_0 .net "carryIn", 0 0, L_0x20a3800;  1 drivers
v0x1f26540_0 .net "carryOut", 0 0, L_0x20a46b0;  1 drivers
v0x1f26610_0 .net "initialResult", 0 0, L_0x20a5a60;  1 drivers
v0x1f266b0_0 .net "isAdd", 0 0, L_0x20a4c80;  1 drivers
v0x1f26750_0 .net "isAnd", 0 0, L_0x20a5300;  1 drivers
v0x1f26880_0 .net "isNand", 0 0, L_0x20a5560;  1 drivers
v0x1f26920_0 .net "isNor", 0 0, L_0x20a5290;  1 drivers
v0x1f269c0_0 .net "isOr", 0 0, L_0x20a58c0;  1 drivers
v0x1f26a80_0 .net "isSLT", 0 0, L_0x20a51d0;  1 drivers
v0x1f26b40_0 .net "isSub", 0 0, L_0x20a4e30;  1 drivers
v0x1f26c00_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f26ca0_0 .net "isXor", 0 0, L_0x20a4fe0;  1 drivers
v0x1f26d60_0 .net "nandRes", 0 0, L_0x20a3ab0;  1 drivers
v0x1f26f10_0 .net "norRes", 0 0, L_0x20a3d60;  1 drivers
v0x1f26fb0_0 .net "orRes", 0 0, L_0x20a3b70;  1 drivers
v0x1f27050_0 .net "s0", 0 0, L_0x20a38a0;  1 drivers
v0x1f270f0_0 .net "s0inv", 0 0, L_0x20a48b0;  1 drivers
v0x1f271b0_0 .net "s1", 0 0, L_0x20a3940;  1 drivers
v0x1f27270_0 .net "s1inv", 0 0, L_0x20a4a10;  1 drivers
v0x1f27330_0 .net "s2", 0 0, L_0x20a39e0;  1 drivers
v0x1f273f0_0 .net "s2inv", 0 0, L_0x20a4ad0;  1 drivers
v0x1f274b0_0 .net "xorRes", 0 0, L_0x20a3e20;  1 drivers
S_0x1f25570 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f25270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20a3f80/d .functor XOR 1, L_0x20a5fb0, L_0x20d7110, C4<0>, C4<0>;
L_0x20a3f80 .delay 1 (40,40,40) L_0x20a3f80/d;
L_0x20a4040/d .functor XOR 1, L_0x20a5e50, L_0x20a3f80, C4<0>, C4<0>;
L_0x20a4040 .delay 1 (40,40,40) L_0x20a4040/d;
L_0x20a41f0/d .functor XOR 1, L_0x20a4040, L_0x20a3800, C4<0>, C4<0>;
L_0x20a41f0 .delay 1 (40,40,40) L_0x20a41f0/d;
L_0x20a43f0/d .functor AND 1, L_0x20a5e50, L_0x20a3f80, C4<1>, C4<1>;
L_0x20a43f0 .delay 1 (40,40,40) L_0x20a43f0/d;
L_0x20a3be0/d .functor AND 1, L_0x20a4040, L_0x20a3800, C4<1>, C4<1>;
L_0x20a3be0 .delay 1 (40,40,40) L_0x20a3be0/d;
L_0x20a46b0/d .functor OR 1, L_0x20a43f0, L_0x20a3be0, C4<0>, C4<0>;
L_0x20a46b0 .delay 1 (40,40,40) L_0x20a46b0/d;
v0x1f25800_0 .net "AandB", 0 0, L_0x20a43f0;  1 drivers
v0x1f258e0_0 .net "BxorSub", 0 0, L_0x20a3f80;  1 drivers
v0x1f259a0_0 .net "a", 0 0, L_0x20a5e50;  alias, 1 drivers
v0x1f25a70_0 .net "b", 0 0, L_0x20a5fb0;  alias, 1 drivers
v0x1f25b30_0 .net "carryin", 0 0, L_0x20a3800;  alias, 1 drivers
v0x1f25c40_0 .net "carryout", 0 0, L_0x20a46b0;  alias, 1 drivers
v0x1f25d00_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f25da0_0 .net "res", 0 0, L_0x20a41f0;  alias, 1 drivers
v0x1f25e60_0 .net "xAorB", 0 0, L_0x20a4040;  1 drivers
v0x1f25fb0_0 .net "xAorBandCin", 0 0, L_0x20a3be0;  1 drivers
S_0x1f27690 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f27850 .param/l "i" 0 3 165, +C4<01111>;
S_0x1f27910 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f27690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20a5ef0/d .functor AND 1, L_0x20a88c0, L_0x20a8a20, C4<1>, C4<1>;
L_0x20a5ef0 .delay 1 (40,40,40) L_0x20a5ef0/d;
L_0x20a64e0/d .functor NAND 1, L_0x20a88c0, L_0x20a8a20, C4<1>, C4<1>;
L_0x20a64e0 .delay 1 (20,20,20) L_0x20a64e0/d;
L_0x20a6640/d .functor OR 1, L_0x20a88c0, L_0x20a8a20, C4<0>, C4<0>;
L_0x20a6640 .delay 1 (40,40,40) L_0x20a6640/d;
L_0x20a67d0/d .functor NOR 1, L_0x20a88c0, L_0x20a8a20, C4<0>, C4<0>;
L_0x20a67d0 .delay 1 (20,20,20) L_0x20a67d0/d;
L_0x20a6890/d .functor XOR 1, L_0x20a88c0, L_0x20a8a20, C4<0>, C4<0>;
L_0x20a6890 .delay 1 (40,40,40) L_0x20a6890/d;
L_0x20a72f0/d .functor NOT 1, L_0x20934d0, C4<0>, C4<0>, C4<0>;
L_0x20a72f0 .delay 1 (10,10,10) L_0x20a72f0/d;
L_0x20a7450/d .functor NOT 1, L_0x20a8ed0, C4<0>, C4<0>, C4<0>;
L_0x20a7450 .delay 1 (10,10,10) L_0x20a7450/d;
L_0x20a7510/d .functor NOT 1, L_0x20a8f70, C4<0>, C4<0>, C4<0>;
L_0x20a7510 .delay 1 (10,10,10) L_0x20a7510/d;
L_0x20a76c0/d .functor AND 1, L_0x20a6c10, L_0x20a72f0, L_0x20a7450, L_0x20a7510;
L_0x20a76c0 .delay 1 (80,80,80) L_0x20a76c0/d;
L_0x20a7870/d .functor AND 1, L_0x20a6c10, L_0x20934d0, L_0x20a7450, L_0x20a7510;
L_0x20a7870 .delay 1 (80,80,80) L_0x20a7870/d;
L_0x20a7a20/d .functor AND 1, L_0x20a6890, L_0x20a72f0, L_0x20a8ed0, L_0x20a7510;
L_0x20a7a20 .delay 1 (80,80,80) L_0x20a7a20/d;
L_0x20a7c10/d .functor AND 1, L_0x20a6c10, L_0x20934d0, L_0x20a8ed0, L_0x20a7510;
L_0x20a7c10 .delay 1 (80,80,80) L_0x20a7c10/d;
L_0x20a7d40/d .functor AND 1, L_0x20a5ef0, L_0x20a72f0, L_0x20a7450, L_0x20a8f70;
L_0x20a7d40 .delay 1 (80,80,80) L_0x20a7d40/d;
L_0x209ac80/d .functor AND 1, L_0x20a64e0, L_0x20934d0, L_0x20a7450, L_0x20a8f70;
L_0x209ac80 .delay 1 (80,80,80) L_0x209ac80/d;
L_0x20a7cd0/d .functor AND 1, L_0x20a67d0, L_0x20a72f0, L_0x20a8ed0, L_0x20a8f70;
L_0x20a7cd0 .delay 1 (80,80,80) L_0x20a7cd0/d;
L_0x20a8330/d .functor AND 1, L_0x20a6640, L_0x20934d0, L_0x20a8ed0, L_0x20a8f70;
L_0x20a8330 .delay 1 (80,80,80) L_0x20a8330/d;
L_0x20a84d0/0/0 .functor OR 1, L_0x20a76c0, L_0x20a7870, L_0x20a7a20, L_0x20a7d40;
L_0x20a84d0/0/4 .functor OR 1, L_0x209ac80, L_0x20a7cd0, L_0x20a8330, L_0x20a7c10;
L_0x20a84d0/d .functor OR 1, L_0x20a84d0/0/0, L_0x20a84d0/0/4, C4<0>, C4<0>;
L_0x20a84d0 .delay 1 (160,160,160) L_0x20a84d0/d;
v0x1f28810_0 .net "a", 0 0, L_0x20a88c0;  1 drivers
v0x1f288d0_0 .net "addSub", 0 0, L_0x20a6c10;  1 drivers
v0x1f289a0_0 .net "andRes", 0 0, L_0x20a5ef0;  1 drivers
v0x1f28a70_0 .net "b", 0 0, L_0x20a8a20;  1 drivers
v0x1f28b40_0 .net "carryIn", 0 0, L_0x20a6160;  1 drivers
v0x1f28be0_0 .net "carryOut", 0 0, L_0x20a70f0;  1 drivers
v0x1f28cb0_0 .net "initialResult", 0 0, L_0x20a84d0;  1 drivers
v0x1f28d50_0 .net "isAdd", 0 0, L_0x20a76c0;  1 drivers
v0x1f28df0_0 .net "isAnd", 0 0, L_0x20a7d40;  1 drivers
v0x1f28f20_0 .net "isNand", 0 0, L_0x209ac80;  1 drivers
v0x1f28fc0_0 .net "isNor", 0 0, L_0x20a7cd0;  1 drivers
v0x1f29060_0 .net "isOr", 0 0, L_0x20a8330;  1 drivers
v0x1f29120_0 .net "isSLT", 0 0, L_0x20a7c10;  1 drivers
v0x1f291e0_0 .net "isSub", 0 0, L_0x20a7870;  1 drivers
v0x1f292a0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f29340_0 .net "isXor", 0 0, L_0x20a7a20;  1 drivers
v0x1f29400_0 .net "nandRes", 0 0, L_0x20a64e0;  1 drivers
v0x1f295b0_0 .net "norRes", 0 0, L_0x20a67d0;  1 drivers
v0x1f29650_0 .net "orRes", 0 0, L_0x20a6640;  1 drivers
v0x1f296f0_0 .net "s0", 0 0, L_0x20934d0;  1 drivers
v0x1f29790_0 .net "s0inv", 0 0, L_0x20a72f0;  1 drivers
v0x1f29850_0 .net "s1", 0 0, L_0x20a8ed0;  1 drivers
v0x1f29910_0 .net "s1inv", 0 0, L_0x20a7450;  1 drivers
v0x1f299d0_0 .net "s2", 0 0, L_0x20a8f70;  1 drivers
v0x1f29a90_0 .net "s2inv", 0 0, L_0x20a7510;  1 drivers
v0x1f29b50_0 .net "xorRes", 0 0, L_0x20a6890;  1 drivers
S_0x1f27c10 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f27910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20a69f0/d .functor XOR 1, L_0x20a8a20, L_0x20d7110, C4<0>, C4<0>;
L_0x20a69f0 .delay 1 (40,40,40) L_0x20a69f0/d;
L_0x20a6ab0/d .functor XOR 1, L_0x20a88c0, L_0x20a69f0, C4<0>, C4<0>;
L_0x20a6ab0 .delay 1 (40,40,40) L_0x20a6ab0/d;
L_0x20a6c10/d .functor XOR 1, L_0x20a6ab0, L_0x20a6160, C4<0>, C4<0>;
L_0x20a6c10 .delay 1 (40,40,40) L_0x20a6c10/d;
L_0x20a6e10/d .functor AND 1, L_0x20a88c0, L_0x20a69f0, C4<1>, C4<1>;
L_0x20a6e10 .delay 1 (40,40,40) L_0x20a6e10/d;
L_0x20a7080/d .functor AND 1, L_0x20a6ab0, L_0x20a6160, C4<1>, C4<1>;
L_0x20a7080 .delay 1 (40,40,40) L_0x20a7080/d;
L_0x20a70f0/d .functor OR 1, L_0x20a6e10, L_0x20a7080, C4<0>, C4<0>;
L_0x20a70f0 .delay 1 (40,40,40) L_0x20a70f0/d;
v0x1f27ea0_0 .net "AandB", 0 0, L_0x20a6e10;  1 drivers
v0x1f27f80_0 .net "BxorSub", 0 0, L_0x20a69f0;  1 drivers
v0x1f28040_0 .net "a", 0 0, L_0x20a88c0;  alias, 1 drivers
v0x1f28110_0 .net "b", 0 0, L_0x20a8a20;  alias, 1 drivers
v0x1f281d0_0 .net "carryin", 0 0, L_0x20a6160;  alias, 1 drivers
v0x1f282e0_0 .net "carryout", 0 0, L_0x20a70f0;  alias, 1 drivers
v0x1f283a0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f28440_0 .net "res", 0 0, L_0x20a6c10;  alias, 1 drivers
v0x1f28500_0 .net "xAorB", 0 0, L_0x20a6ab0;  1 drivers
v0x1f28650_0 .net "xAorBandCin", 0 0, L_0x20a7080;  1 drivers
S_0x1f29d30 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f16890 .param/l "i" 0 3 165, +C4<010000>;
S_0x1f2a050 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f29d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20a8960/d .functor AND 1, L_0x20ab3e0, L_0x20ab540, C4<1>, C4<1>;
L_0x20a8960 .delay 1 (40,40,40) L_0x20a8960/d;
L_0x20a8c20/d .functor NAND 1, L_0x20ab3e0, L_0x20ab540, C4<1>, C4<1>;
L_0x20a8c20 .delay 1 (20,20,20) L_0x20a8c20/d;
L_0x20a8d80/d .functor OR 1, L_0x20ab3e0, L_0x20ab540, C4<0>, C4<0>;
L_0x20a8d80 .delay 1 (40,40,40) L_0x20a8d80/d;
L_0x20a80b0/d .functor NOR 1, L_0x20ab3e0, L_0x20ab540, C4<0>, C4<0>;
L_0x20a80b0 .delay 1 (20,20,20) L_0x20a80b0/d;
L_0x20a93b0/d .functor XOR 1, L_0x20ab3e0, L_0x20ab540, C4<0>, C4<0>;
L_0x20a93b0 .delay 1 (40,40,40) L_0x20a93b0/d;
L_0x20a9e10/d .functor NOT 1, L_0x20ab820, C4<0>, C4<0>, C4<0>;
L_0x20a9e10 .delay 1 (10,10,10) L_0x20a9e10/d;
L_0x1f2b7e0/d .functor NOT 1, L_0x20a9010, C4<0>, C4<0>, C4<0>;
L_0x1f2b7e0 .delay 1 (10,10,10) L_0x1f2b7e0/d;
L_0x20a9fc0/d .functor NOT 1, L_0x20a90b0, C4<0>, C4<0>, C4<0>;
L_0x20a9fc0 .delay 1 (10,10,10) L_0x20a9fc0/d;
L_0x20aa170/d .functor AND 1, L_0x20a9730, L_0x20a9e10, L_0x1f2b7e0, L_0x20a9fc0;
L_0x20aa170 .delay 1 (80,80,80) L_0x20aa170/d;
L_0x20aa320/d .functor AND 1, L_0x20a9730, L_0x20ab820, L_0x1f2b7e0, L_0x20a9fc0;
L_0x20aa320 .delay 1 (80,80,80) L_0x20aa320/d;
L_0x20aa530/d .functor AND 1, L_0x20a93b0, L_0x20a9e10, L_0x20a9010, L_0x20a9fc0;
L_0x20aa530 .delay 1 (80,80,80) L_0x20aa530/d;
L_0x20aa710/d .functor AND 1, L_0x20a9730, L_0x20ab820, L_0x20a9010, L_0x20a9fc0;
L_0x20aa710 .delay 1 (80,80,80) L_0x20aa710/d;
L_0x20aa8e0/d .functor AND 1, L_0x20a8960, L_0x20a9e10, L_0x1f2b7e0, L_0x20a90b0;
L_0x20aa8e0 .delay 1 (80,80,80) L_0x20aa8e0/d;
L_0x20aaac0/d .functor AND 1, L_0x20a8c20, L_0x20ab820, L_0x1f2b7e0, L_0x20a90b0;
L_0x20aaac0 .delay 1 (80,80,80) L_0x20aaac0/d;
L_0x20aa870/d .functor AND 1, L_0x20a80b0, L_0x20a9e10, L_0x20a9010, L_0x20a90b0;
L_0x20aa870 .delay 1 (80,80,80) L_0x20aa870/d;
L_0x20aae50/d .functor AND 1, L_0x20a8d80, L_0x20ab820, L_0x20a9010, L_0x20a90b0;
L_0x20aae50 .delay 1 (80,80,80) L_0x20aae50/d;
L_0x20aaff0/0/0 .functor OR 1, L_0x20aa170, L_0x20aa320, L_0x20aa530, L_0x20aa8e0;
L_0x20aaff0/0/4 .functor OR 1, L_0x20aaac0, L_0x20aa870, L_0x20aae50, L_0x20aa710;
L_0x20aaff0/d .functor OR 1, L_0x20aaff0/0/0, L_0x20aaff0/0/4, C4<0>, C4<0>;
L_0x20aaff0 .delay 1 (160,160,160) L_0x20aaff0/d;
v0x1f2b110_0 .net "a", 0 0, L_0x20ab3e0;  1 drivers
v0x1f2b200_0 .net "addSub", 0 0, L_0x20a9730;  1 drivers
v0x1f2b2d0_0 .net "andRes", 0 0, L_0x20a8960;  1 drivers
v0x1f2b3a0_0 .net "b", 0 0, L_0x20ab540;  1 drivers
v0x1f2b470_0 .net "carryIn", 0 0, L_0x20ab6f0;  1 drivers
v0x1f2b510_0 .net "carryOut", 0 0, L_0x20a9c10;  1 drivers
v0x1f2b5e0_0 .net "initialResult", 0 0, L_0x20aaff0;  1 drivers
v0x1f2b680_0 .net "isAdd", 0 0, L_0x20aa170;  1 drivers
v0x1f2b720_0 .net "isAnd", 0 0, L_0x20aa8e0;  1 drivers
v0x1f2b850_0 .net "isNand", 0 0, L_0x20aaac0;  1 drivers
v0x1f2b8f0_0 .net "isNor", 0 0, L_0x20aa870;  1 drivers
v0x1f2b990_0 .net "isOr", 0 0, L_0x20aae50;  1 drivers
v0x1f2ba50_0 .net "isSLT", 0 0, L_0x20aa710;  1 drivers
v0x1f2bb10_0 .net "isSub", 0 0, L_0x20aa320;  1 drivers
v0x1f2bbd0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f2bc70_0 .net "isXor", 0 0, L_0x20aa530;  1 drivers
v0x1f2bd30_0 .net "nandRes", 0 0, L_0x20a8c20;  1 drivers
v0x1f2bee0_0 .net "norRes", 0 0, L_0x20a80b0;  1 drivers
v0x1f2bf80_0 .net "orRes", 0 0, L_0x20a8d80;  1 drivers
v0x1f2c020_0 .net "s0", 0 0, L_0x20ab820;  1 drivers
v0x1f2c0c0_0 .net "s0inv", 0 0, L_0x20a9e10;  1 drivers
v0x1f2c180_0 .net "s1", 0 0, L_0x20a9010;  1 drivers
v0x1f2c240_0 .net "s1inv", 0 0, L_0x1f2b7e0;  1 drivers
v0x1f2c300_0 .net "s2", 0 0, L_0x20a90b0;  1 drivers
v0x1f2c3c0_0 .net "s2inv", 0 0, L_0x20a9fc0;  1 drivers
v0x1f2c480_0 .net "xorRes", 0 0, L_0x20a93b0;  1 drivers
S_0x1f2a350 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f2a050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20a9510/d .functor XOR 1, L_0x20ab540, L_0x20d7110, C4<0>, C4<0>;
L_0x20a9510 .delay 1 (40,40,40) L_0x20a9510/d;
L_0x20a95d0/d .functor XOR 1, L_0x20ab3e0, L_0x20a9510, C4<0>, C4<0>;
L_0x20a95d0 .delay 1 (40,40,40) L_0x20a95d0/d;
L_0x20a9730/d .functor XOR 1, L_0x20a95d0, L_0x20ab6f0, C4<0>, C4<0>;
L_0x20a9730 .delay 1 (40,40,40) L_0x20a9730/d;
L_0x20a9930/d .functor AND 1, L_0x20ab3e0, L_0x20a9510, C4<1>, C4<1>;
L_0x20a9930 .delay 1 (40,40,40) L_0x20a9930/d;
L_0x20a9ba0/d .functor AND 1, L_0x20a95d0, L_0x20ab6f0, C4<1>, C4<1>;
L_0x20a9ba0 .delay 1 (40,40,40) L_0x20a9ba0/d;
L_0x20a9c10/d .functor OR 1, L_0x20a9930, L_0x20a9ba0, C4<0>, C4<0>;
L_0x20a9c10 .delay 1 (40,40,40) L_0x20a9c10/d;
v0x1f2a5c0_0 .net "AandB", 0 0, L_0x20a9930;  1 drivers
v0x1f2a6a0_0 .net "BxorSub", 0 0, L_0x20a9510;  1 drivers
v0x1f2a760_0 .net "a", 0 0, L_0x20ab3e0;  alias, 1 drivers
v0x1f2a830_0 .net "b", 0 0, L_0x20ab540;  alias, 1 drivers
v0x1f2a8f0_0 .net "carryin", 0 0, L_0x20ab6f0;  alias, 1 drivers
v0x1f2aa00_0 .net "carryout", 0 0, L_0x20a9c10;  alias, 1 drivers
v0x1f2aac0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f174c0_0 .net "res", 0 0, L_0x20a9730;  alias, 1 drivers
v0x1f17580_0 .net "xAorB", 0 0, L_0x20a95d0;  1 drivers
v0x1f2af70_0 .net "xAorBandCin", 0 0, L_0x20a9ba0;  1 drivers
S_0x1f2c660 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f2c820 .param/l "i" 0 3 165, +C4<010001>;
S_0x1f2c8e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f2c660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20ab480/d .functor AND 1, L_0x20ade20, L_0x20adf80, C4<1>, C4<1>;
L_0x20ab480 .delay 1 (40,40,40) L_0x20ab480/d;
L_0x20a91f0/d .functor NAND 1, L_0x20ade20, L_0x20adf80, C4<1>, C4<1>;
L_0x20a91f0 .delay 1 (20,20,20) L_0x20a91f0/d;
L_0x20aacb0/d .functor OR 1, L_0x20ade20, L_0x20adf80, C4<0>, C4<0>;
L_0x20aacb0 .delay 1 (40,40,40) L_0x20aacb0/d;
L_0x20abce0/d .functor NOR 1, L_0x20ade20, L_0x20adf80, C4<0>, C4<0>;
L_0x20abce0 .delay 1 (20,20,20) L_0x20abce0/d;
L_0x20abda0/d .functor XOR 1, L_0x20ade20, L_0x20adf80, C4<0>, C4<0>;
L_0x20abda0 .delay 1 (40,40,40) L_0x20abda0/d;
L_0x20ac7e0/d .functor NOT 1, L_0x20ab960, C4<0>, C4<0>, C4<0>;
L_0x20ac7e0 .delay 1 (10,10,10) L_0x20ac7e0/d;
L_0x20ac940/d .functor NOT 1, L_0x20aba00, C4<0>, C4<0>, C4<0>;
L_0x20ac940 .delay 1 (10,10,10) L_0x20ac940/d;
L_0x20aca00/d .functor NOT 1, L_0x20abaa0, C4<0>, C4<0>, C4<0>;
L_0x20aca00 .delay 1 (10,10,10) L_0x20aca00/d;
L_0x20acbb0/d .functor AND 1, L_0x20ac120, L_0x20ac7e0, L_0x20ac940, L_0x20aca00;
L_0x20acbb0 .delay 1 (80,80,80) L_0x20acbb0/d;
L_0x20acd60/d .functor AND 1, L_0x20ac120, L_0x20ab960, L_0x20ac940, L_0x20aca00;
L_0x20acd60 .delay 1 (80,80,80) L_0x20acd60/d;
L_0x20acf70/d .functor AND 1, L_0x20abda0, L_0x20ac7e0, L_0x20aba00, L_0x20aca00;
L_0x20acf70 .delay 1 (80,80,80) L_0x20acf70/d;
L_0x20ad150/d .functor AND 1, L_0x20ac120, L_0x20ab960, L_0x20aba00, L_0x20aca00;
L_0x20ad150 .delay 1 (80,80,80) L_0x20ad150/d;
L_0x20ad320/d .functor AND 1, L_0x20ab480, L_0x20ac7e0, L_0x20ac940, L_0x20abaa0;
L_0x20ad320 .delay 1 (80,80,80) L_0x20ad320/d;
L_0x20ad500/d .functor AND 1, L_0x20a91f0, L_0x20ab960, L_0x20ac940, L_0x20abaa0;
L_0x20ad500 .delay 1 (80,80,80) L_0x20ad500/d;
L_0x20ad2b0/d .functor AND 1, L_0x20abce0, L_0x20ac7e0, L_0x20aba00, L_0x20abaa0;
L_0x20ad2b0 .delay 1 (80,80,80) L_0x20ad2b0/d;
L_0x20ad890/d .functor AND 1, L_0x20aacb0, L_0x20ab960, L_0x20aba00, L_0x20abaa0;
L_0x20ad890 .delay 1 (80,80,80) L_0x20ad890/d;
L_0x20ada30/0/0 .functor OR 1, L_0x20acbb0, L_0x20acd60, L_0x20acf70, L_0x20ad320;
L_0x20ada30/0/4 .functor OR 1, L_0x20ad500, L_0x20ad2b0, L_0x20ad890, L_0x20ad150;
L_0x20ada30/d .functor OR 1, L_0x20ada30/0/0, L_0x20ada30/0/4, C4<0>, C4<0>;
L_0x20ada30 .delay 1 (160,160,160) L_0x20ada30/d;
v0x1f2d7e0_0 .net "a", 0 0, L_0x20ade20;  1 drivers
v0x1f2d8a0_0 .net "addSub", 0 0, L_0x20ac120;  1 drivers
v0x1f2d970_0 .net "andRes", 0 0, L_0x20ab480;  1 drivers
v0x1f2da40_0 .net "b", 0 0, L_0x20adf80;  1 drivers
v0x1f2db10_0 .net "carryIn", 0 0, L_0x20ab8c0;  1 drivers
v0x1f2dbb0_0 .net "carryOut", 0 0, L_0x20ac5e0;  1 drivers
v0x1f2dc80_0 .net "initialResult", 0 0, L_0x20ada30;  1 drivers
v0x1f2dd20_0 .net "isAdd", 0 0, L_0x20acbb0;  1 drivers
v0x1f2ddc0_0 .net "isAnd", 0 0, L_0x20ad320;  1 drivers
v0x1f2def0_0 .net "isNand", 0 0, L_0x20ad500;  1 drivers
v0x1f2df90_0 .net "isNor", 0 0, L_0x20ad2b0;  1 drivers
v0x1f2e030_0 .net "isOr", 0 0, L_0x20ad890;  1 drivers
v0x1f2e0f0_0 .net "isSLT", 0 0, L_0x20ad150;  1 drivers
v0x1f2e1b0_0 .net "isSub", 0 0, L_0x20acd60;  1 drivers
v0x1f2e270_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f2e310_0 .net "isXor", 0 0, L_0x20acf70;  1 drivers
v0x1f2e3d0_0 .net "nandRes", 0 0, L_0x20a91f0;  1 drivers
v0x1f2e580_0 .net "norRes", 0 0, L_0x20abce0;  1 drivers
v0x1f2e620_0 .net "orRes", 0 0, L_0x20aacb0;  1 drivers
v0x1f2e6c0_0 .net "s0", 0 0, L_0x20ab960;  1 drivers
v0x1f2e760_0 .net "s0inv", 0 0, L_0x20ac7e0;  1 drivers
v0x1f2e820_0 .net "s1", 0 0, L_0x20aba00;  1 drivers
v0x1f2e8e0_0 .net "s1inv", 0 0, L_0x20ac940;  1 drivers
v0x1f2e9a0_0 .net "s2", 0 0, L_0x20abaa0;  1 drivers
v0x1f2ea60_0 .net "s2inv", 0 0, L_0x20aca00;  1 drivers
v0x1f2eb20_0 .net "xorRes", 0 0, L_0x20abda0;  1 drivers
S_0x1f2cbe0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f2c8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20abf00/d .functor XOR 1, L_0x20adf80, L_0x20d7110, C4<0>, C4<0>;
L_0x20abf00 .delay 1 (40,40,40) L_0x20abf00/d;
L_0x20abf70/d .functor XOR 1, L_0x20ade20, L_0x20abf00, C4<0>, C4<0>;
L_0x20abf70 .delay 1 (40,40,40) L_0x20abf70/d;
L_0x20ac120/d .functor XOR 1, L_0x20abf70, L_0x20ab8c0, C4<0>, C4<0>;
L_0x20ac120 .delay 1 (40,40,40) L_0x20ac120/d;
L_0x20ac320/d .functor AND 1, L_0x20ade20, L_0x20abf00, C4<1>, C4<1>;
L_0x20ac320 .delay 1 (40,40,40) L_0x20ac320/d;
L_0x20a9300/d .functor AND 1, L_0x20abf70, L_0x20ab8c0, C4<1>, C4<1>;
L_0x20a9300 .delay 1 (40,40,40) L_0x20a9300/d;
L_0x20ac5e0/d .functor OR 1, L_0x20ac320, L_0x20a9300, C4<0>, C4<0>;
L_0x20ac5e0 .delay 1 (40,40,40) L_0x20ac5e0/d;
v0x1f2ce70_0 .net "AandB", 0 0, L_0x20ac320;  1 drivers
v0x1f2cf50_0 .net "BxorSub", 0 0, L_0x20abf00;  1 drivers
v0x1f2d010_0 .net "a", 0 0, L_0x20ade20;  alias, 1 drivers
v0x1f2d0e0_0 .net "b", 0 0, L_0x20adf80;  alias, 1 drivers
v0x1f2d1a0_0 .net "carryin", 0 0, L_0x20ab8c0;  alias, 1 drivers
v0x1f2d2b0_0 .net "carryout", 0 0, L_0x20ac5e0;  alias, 1 drivers
v0x1f2d370_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f2d410_0 .net "res", 0 0, L_0x20ac120;  alias, 1 drivers
v0x1f2d4d0_0 .net "xAorB", 0 0, L_0x20abf70;  1 drivers
v0x1f2d620_0 .net "xAorBandCin", 0 0, L_0x20a9300;  1 drivers
S_0x1f2ed00 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f2eec0 .param/l "i" 0 3 165, +C4<010010>;
S_0x1f2ef80 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f2ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20adec0/d .functor AND 1, L_0x20b0880, L_0x20b09e0, C4<1>, C4<1>;
L_0x20adec0 .delay 1 (40,40,40) L_0x20adec0/d;
L_0x20ae4a0/d .functor NAND 1, L_0x20b0880, L_0x20b09e0, C4<1>, C4<1>;
L_0x20ae4a0 .delay 1 (20,20,20) L_0x20ae4a0/d;
L_0x20ad6f0/d .functor OR 1, L_0x20b0880, L_0x20b09e0, C4<0>, C4<0>;
L_0x20ad6f0 .delay 1 (40,40,40) L_0x20ad6f0/d;
L_0x20ae720/d .functor NOR 1, L_0x20b0880, L_0x20b09e0, C4<0>, C4<0>;
L_0x20ae720 .delay 1 (20,20,20) L_0x20ae720/d;
L_0x20ae7e0/d .functor XOR 1, L_0x20b0880, L_0x20b09e0, C4<0>, C4<0>;
L_0x20ae7e0 .delay 1 (40,40,40) L_0x20ae7e0/d;
L_0x20af240/d .functor NOT 1, L_0x20ae1c0, C4<0>, C4<0>, C4<0>;
L_0x20af240 .delay 1 (10,10,10) L_0x20af240/d;
L_0x20af3a0/d .functor NOT 1, L_0x20ae260, C4<0>, C4<0>, C4<0>;
L_0x20af3a0 .delay 1 (10,10,10) L_0x20af3a0/d;
L_0x20af460/d .functor NOT 1, L_0x20ae300, C4<0>, C4<0>, C4<0>;
L_0x20af460 .delay 1 (10,10,10) L_0x20af460/d;
L_0x20af610/d .functor AND 1, L_0x20aeb60, L_0x20af240, L_0x20af3a0, L_0x20af460;
L_0x20af610 .delay 1 (80,80,80) L_0x20af610/d;
L_0x20af7c0/d .functor AND 1, L_0x20aeb60, L_0x20ae1c0, L_0x20af3a0, L_0x20af460;
L_0x20af7c0 .delay 1 (80,80,80) L_0x20af7c0/d;
L_0x20af9d0/d .functor AND 1, L_0x20ae7e0, L_0x20af240, L_0x20ae260, L_0x20af460;
L_0x20af9d0 .delay 1 (80,80,80) L_0x20af9d0/d;
L_0x20afbb0/d .functor AND 1, L_0x20aeb60, L_0x20ae1c0, L_0x20ae260, L_0x20af460;
L_0x20afbb0 .delay 1 (80,80,80) L_0x20afbb0/d;
L_0x20afd80/d .functor AND 1, L_0x20adec0, L_0x20af240, L_0x20af3a0, L_0x20ae300;
L_0x20afd80 .delay 1 (80,80,80) L_0x20afd80/d;
L_0x20aff60/d .functor AND 1, L_0x20ae4a0, L_0x20ae1c0, L_0x20af3a0, L_0x20ae300;
L_0x20aff60 .delay 1 (80,80,80) L_0x20aff60/d;
L_0x20afd10/d .functor AND 1, L_0x20ae720, L_0x20af240, L_0x20ae260, L_0x20ae300;
L_0x20afd10 .delay 1 (80,80,80) L_0x20afd10/d;
L_0x20b02f0/d .functor AND 1, L_0x20ad6f0, L_0x20ae1c0, L_0x20ae260, L_0x20ae300;
L_0x20b02f0 .delay 1 (80,80,80) L_0x20b02f0/d;
L_0x20b0490/0/0 .functor OR 1, L_0x20af610, L_0x20af7c0, L_0x20af9d0, L_0x20afd80;
L_0x20b0490/0/4 .functor OR 1, L_0x20aff60, L_0x20afd10, L_0x20b02f0, L_0x20afbb0;
L_0x20b0490/d .functor OR 1, L_0x20b0490/0/0, L_0x20b0490/0/4, C4<0>, C4<0>;
L_0x20b0490 .delay 1 (160,160,160) L_0x20b0490/d;
v0x1f2fe80_0 .net "a", 0 0, L_0x20b0880;  1 drivers
v0x1f2ff40_0 .net "addSub", 0 0, L_0x20aeb60;  1 drivers
v0x1f30010_0 .net "andRes", 0 0, L_0x20adec0;  1 drivers
v0x1f300e0_0 .net "b", 0 0, L_0x20b09e0;  1 drivers
v0x1f301b0_0 .net "carryIn", 0 0, L_0x20ae650;  1 drivers
v0x1f30250_0 .net "carryOut", 0 0, L_0x20af040;  1 drivers
v0x1f30320_0 .net "initialResult", 0 0, L_0x20b0490;  1 drivers
v0x1f303c0_0 .net "isAdd", 0 0, L_0x20af610;  1 drivers
v0x1f30460_0 .net "isAnd", 0 0, L_0x20afd80;  1 drivers
v0x1f30590_0 .net "isNand", 0 0, L_0x20aff60;  1 drivers
v0x1f30630_0 .net "isNor", 0 0, L_0x20afd10;  1 drivers
v0x1f306d0_0 .net "isOr", 0 0, L_0x20b02f0;  1 drivers
v0x1f30790_0 .net "isSLT", 0 0, L_0x20afbb0;  1 drivers
v0x1f30850_0 .net "isSub", 0 0, L_0x20af7c0;  1 drivers
v0x1f30910_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f309b0_0 .net "isXor", 0 0, L_0x20af9d0;  1 drivers
v0x1f30a70_0 .net "nandRes", 0 0, L_0x20ae4a0;  1 drivers
v0x1f30c20_0 .net "norRes", 0 0, L_0x20ae720;  1 drivers
v0x1f30cc0_0 .net "orRes", 0 0, L_0x20ad6f0;  1 drivers
v0x1f30d60_0 .net "s0", 0 0, L_0x20ae1c0;  1 drivers
v0x1f30e00_0 .net "s0inv", 0 0, L_0x20af240;  1 drivers
v0x1f30ec0_0 .net "s1", 0 0, L_0x20ae260;  1 drivers
v0x1f30f80_0 .net "s1inv", 0 0, L_0x20af3a0;  1 drivers
v0x1f31040_0 .net "s2", 0 0, L_0x20ae300;  1 drivers
v0x1f31100_0 .net "s2inv", 0 0, L_0x20af460;  1 drivers
v0x1f311c0_0 .net "xorRes", 0 0, L_0x20ae7e0;  1 drivers
S_0x1f2f280 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f2ef80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20ae940/d .functor XOR 1, L_0x20b09e0, L_0x20d7110, C4<0>, C4<0>;
L_0x20ae940 .delay 1 (40,40,40) L_0x20ae940/d;
L_0x20ae9b0/d .functor XOR 1, L_0x20b0880, L_0x20ae940, C4<0>, C4<0>;
L_0x20ae9b0 .delay 1 (40,40,40) L_0x20ae9b0/d;
L_0x20aeb60/d .functor XOR 1, L_0x20ae9b0, L_0x20ae650, C4<0>, C4<0>;
L_0x20aeb60 .delay 1 (40,40,40) L_0x20aeb60/d;
L_0x20aed60/d .functor AND 1, L_0x20b0880, L_0x20ae940, C4<1>, C4<1>;
L_0x20aed60 .delay 1 (40,40,40) L_0x20aed60/d;
L_0x20aefd0/d .functor AND 1, L_0x20ae9b0, L_0x20ae650, C4<1>, C4<1>;
L_0x20aefd0 .delay 1 (40,40,40) L_0x20aefd0/d;
L_0x20af040/d .functor OR 1, L_0x20aed60, L_0x20aefd0, C4<0>, C4<0>;
L_0x20af040 .delay 1 (40,40,40) L_0x20af040/d;
v0x1f2f510_0 .net "AandB", 0 0, L_0x20aed60;  1 drivers
v0x1f2f5f0_0 .net "BxorSub", 0 0, L_0x20ae940;  1 drivers
v0x1f2f6b0_0 .net "a", 0 0, L_0x20b0880;  alias, 1 drivers
v0x1f2f780_0 .net "b", 0 0, L_0x20b09e0;  alias, 1 drivers
v0x1f2f840_0 .net "carryin", 0 0, L_0x20ae650;  alias, 1 drivers
v0x1f2f950_0 .net "carryout", 0 0, L_0x20af040;  alias, 1 drivers
v0x1f2fa10_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f2fab0_0 .net "res", 0 0, L_0x20aeb60;  alias, 1 drivers
v0x1f2fb70_0 .net "xAorB", 0 0, L_0x20ae9b0;  1 drivers
v0x1f2fcc0_0 .net "xAorBandCin", 0 0, L_0x20aefd0;  1 drivers
S_0x1f313a0 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f31560 .param/l "i" 0 3 165, +C4<010011>;
S_0x1f31620 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f313a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20b0920/d .functor AND 1, L_0x20b3290, L_0x20b33f0, C4<1>, C4<1>;
L_0x20b0920 .delay 1 (40,40,40) L_0x20b0920/d;
L_0x20b0150/d .functor NAND 1, L_0x20b3290, L_0x20b33f0, C4<1>, C4<1>;
L_0x20b0150 .delay 1 (20,20,20) L_0x20b0150/d;
L_0x20b0f80/d .functor OR 1, L_0x20b3290, L_0x20b33f0, C4<0>, C4<0>;
L_0x20b0f80 .delay 1 (40,40,40) L_0x20b0f80/d;
L_0x20b1170/d .functor NOR 1, L_0x20b3290, L_0x20b33f0, C4<0>, C4<0>;
L_0x20b1170 .delay 1 (20,20,20) L_0x20b1170/d;
L_0x20b1230/d .functor XOR 1, L_0x20b3290, L_0x20b33f0, C4<0>, C4<0>;
L_0x20b1230 .delay 1 (40,40,40) L_0x20b1230/d;
L_0x20b1cc0/d .functor NOT 1, L_0x20b0c30, C4<0>, C4<0>, C4<0>;
L_0x20b1cc0 .delay 1 (10,10,10) L_0x20b1cc0/d;
L_0x1f32bc0/d .functor NOT 1, L_0x20b0cd0, C4<0>, C4<0>, C4<0>;
L_0x1f32bc0 .delay 1 (10,10,10) L_0x1f32bc0/d;
L_0x20b1e70/d .functor NOT 1, L_0x20b0d70, C4<0>, C4<0>, C4<0>;
L_0x20b1e70 .delay 1 (10,10,10) L_0x20b1e70/d;
L_0x20b2020/d .functor AND 1, L_0x20b1600, L_0x20b1cc0, L_0x1f32bc0, L_0x20b1e70;
L_0x20b2020 .delay 1 (80,80,80) L_0x20b2020/d;
L_0x20b21d0/d .functor AND 1, L_0x20b1600, L_0x20b0c30, L_0x1f32bc0, L_0x20b1e70;
L_0x20b21d0 .delay 1 (80,80,80) L_0x20b21d0/d;
L_0x20b23e0/d .functor AND 1, L_0x20b1230, L_0x20b1cc0, L_0x20b0cd0, L_0x20b1e70;
L_0x20b23e0 .delay 1 (80,80,80) L_0x20b23e0/d;
L_0x20b25c0/d .functor AND 1, L_0x20b1600, L_0x20b0c30, L_0x20b0cd0, L_0x20b1e70;
L_0x20b25c0 .delay 1 (80,80,80) L_0x20b25c0/d;
L_0x20b2790/d .functor AND 1, L_0x20b0920, L_0x20b1cc0, L_0x1f32bc0, L_0x20b0d70;
L_0x20b2790 .delay 1 (80,80,80) L_0x20b2790/d;
L_0x20b2970/d .functor AND 1, L_0x20b0150, L_0x20b0c30, L_0x1f32bc0, L_0x20b0d70;
L_0x20b2970 .delay 1 (80,80,80) L_0x20b2970/d;
L_0x20b2720/d .functor AND 1, L_0x20b1170, L_0x20b1cc0, L_0x20b0cd0, L_0x20b0d70;
L_0x20b2720 .delay 1 (80,80,80) L_0x20b2720/d;
L_0x20b2d00/d .functor AND 1, L_0x20b0f80, L_0x20b0c30, L_0x20b0cd0, L_0x20b0d70;
L_0x20b2d00 .delay 1 (80,80,80) L_0x20b2d00/d;
L_0x20b2ea0/0/0 .functor OR 1, L_0x20b2020, L_0x20b21d0, L_0x20b23e0, L_0x20b2790;
L_0x20b2ea0/0/4 .functor OR 1, L_0x20b2970, L_0x20b2720, L_0x20b2d00, L_0x20b25c0;
L_0x20b2ea0/d .functor OR 1, L_0x20b2ea0/0/0, L_0x20b2ea0/0/4, C4<0>, C4<0>;
L_0x20b2ea0 .delay 1 (160,160,160) L_0x20b2ea0/d;
v0x1f32520_0 .net "a", 0 0, L_0x20b3290;  1 drivers
v0x1f325e0_0 .net "addSub", 0 0, L_0x20b1600;  1 drivers
v0x1f326b0_0 .net "andRes", 0 0, L_0x20b0920;  1 drivers
v0x1f32780_0 .net "b", 0 0, L_0x20b33f0;  1 drivers
v0x1f32850_0 .net "carryIn", 0 0, L_0x20b0b90;  1 drivers
v0x1f328f0_0 .net "carryOut", 0 0, L_0x20b1ac0;  1 drivers
v0x1f329c0_0 .net "initialResult", 0 0, L_0x20b2ea0;  1 drivers
v0x1f32a60_0 .net "isAdd", 0 0, L_0x20b2020;  1 drivers
v0x1f32b00_0 .net "isAnd", 0 0, L_0x20b2790;  1 drivers
v0x1f32c30_0 .net "isNand", 0 0, L_0x20b2970;  1 drivers
v0x1f32cd0_0 .net "isNor", 0 0, L_0x20b2720;  1 drivers
v0x1f32d70_0 .net "isOr", 0 0, L_0x20b2d00;  1 drivers
v0x1f32e30_0 .net "isSLT", 0 0, L_0x20b25c0;  1 drivers
v0x1f32ef0_0 .net "isSub", 0 0, L_0x20b21d0;  1 drivers
v0x1f32fb0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f33050_0 .net "isXor", 0 0, L_0x20b23e0;  1 drivers
v0x1f33110_0 .net "nandRes", 0 0, L_0x20b0150;  1 drivers
v0x1f332c0_0 .net "norRes", 0 0, L_0x20b1170;  1 drivers
v0x1f33360_0 .net "orRes", 0 0, L_0x20b0f80;  1 drivers
v0x1f33400_0 .net "s0", 0 0, L_0x20b0c30;  1 drivers
v0x1f334a0_0 .net "s0inv", 0 0, L_0x20b1cc0;  1 drivers
v0x1f33560_0 .net "s1", 0 0, L_0x20b0cd0;  1 drivers
v0x1f33620_0 .net "s1inv", 0 0, L_0x1f32bc0;  1 drivers
v0x1f336e0_0 .net "s2", 0 0, L_0x20b0d70;  1 drivers
v0x1f337a0_0 .net "s2inv", 0 0, L_0x20b1e70;  1 drivers
v0x1f33860_0 .net "xorRes", 0 0, L_0x20b1230;  1 drivers
S_0x1f31920 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f31620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20b1390/d .functor XOR 1, L_0x20b33f0, L_0x20d7110, C4<0>, C4<0>;
L_0x20b1390 .delay 1 (40,40,40) L_0x20b1390/d;
L_0x20b1450/d .functor XOR 1, L_0x20b3290, L_0x20b1390, C4<0>, C4<0>;
L_0x20b1450 .delay 1 (40,40,40) L_0x20b1450/d;
L_0x20b1600/d .functor XOR 1, L_0x20b1450, L_0x20b0b90, C4<0>, C4<0>;
L_0x20b1600 .delay 1 (40,40,40) L_0x20b1600/d;
L_0x20b1800/d .functor AND 1, L_0x20b3290, L_0x20b1390, C4<1>, C4<1>;
L_0x20b1800 .delay 1 (40,40,40) L_0x20b1800/d;
L_0x20b0ff0/d .functor AND 1, L_0x20b1450, L_0x20b0b90, C4<1>, C4<1>;
L_0x20b0ff0 .delay 1 (40,40,40) L_0x20b0ff0/d;
L_0x20b1ac0/d .functor OR 1, L_0x20b1800, L_0x20b0ff0, C4<0>, C4<0>;
L_0x20b1ac0 .delay 1 (40,40,40) L_0x20b1ac0/d;
v0x1f31bb0_0 .net "AandB", 0 0, L_0x20b1800;  1 drivers
v0x1f31c90_0 .net "BxorSub", 0 0, L_0x20b1390;  1 drivers
v0x1f31d50_0 .net "a", 0 0, L_0x20b3290;  alias, 1 drivers
v0x1f31e20_0 .net "b", 0 0, L_0x20b33f0;  alias, 1 drivers
v0x1f31ee0_0 .net "carryin", 0 0, L_0x20b0b90;  alias, 1 drivers
v0x1f31ff0_0 .net "carryout", 0 0, L_0x20b1ac0;  alias, 1 drivers
v0x1f320b0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f32150_0 .net "res", 0 0, L_0x20b1600;  alias, 1 drivers
v0x1f32210_0 .net "xAorB", 0 0, L_0x20b1450;  1 drivers
v0x1f32360_0 .net "xAorBandCin", 0 0, L_0x20b0ff0;  1 drivers
S_0x1f33a40 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f33c00 .param/l "i" 0 3 165, +C4<010100>;
S_0x1f33cc0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f33a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20b3330/d .functor AND 1, L_0x20b5cd0, L_0x20b5e30, C4<1>, C4<1>;
L_0x20b3330 .delay 1 (40,40,40) L_0x20b3330/d;
L_0x20b2b60/d .functor NAND 1, L_0x20b5cd0, L_0x20b5e30, C4<1>, C4<1>;
L_0x20b2b60 .delay 1 (20,20,20) L_0x20b2b60/d;
L_0x20b39c0/d .functor OR 1, L_0x20b5cd0, L_0x20b5e30, C4<0>, C4<0>;
L_0x20b39c0 .delay 1 (40,40,40) L_0x20b39c0/d;
L_0x20b3bb0/d .functor NOR 1, L_0x20b5cd0, L_0x20b5e30, C4<0>, C4<0>;
L_0x20b3bb0 .delay 1 (20,20,20) L_0x20b3bb0/d;
L_0x20b3c70/d .functor XOR 1, L_0x20b5cd0, L_0x20b5e30, C4<0>, C4<0>;
L_0x20b3c70 .delay 1 (40,40,40) L_0x20b3c70/d;
L_0x20b4700/d .functor NOT 1, L_0x20b3640, C4<0>, C4<0>, C4<0>;
L_0x20b4700 .delay 1 (10,10,10) L_0x20b4700/d;
L_0x1f35260/d .functor NOT 1, L_0x20b36e0, C4<0>, C4<0>, C4<0>;
L_0x1f35260 .delay 1 (10,10,10) L_0x1f35260/d;
L_0x20b48b0/d .functor NOT 1, L_0x20b3780, C4<0>, C4<0>, C4<0>;
L_0x20b48b0 .delay 1 (10,10,10) L_0x20b48b0/d;
L_0x20b4a60/d .functor AND 1, L_0x20b4040, L_0x20b4700, L_0x1f35260, L_0x20b48b0;
L_0x20b4a60 .delay 1 (80,80,80) L_0x20b4a60/d;
L_0x20b4c10/d .functor AND 1, L_0x20b4040, L_0x20b3640, L_0x1f35260, L_0x20b48b0;
L_0x20b4c10 .delay 1 (80,80,80) L_0x20b4c10/d;
L_0x20b4e20/d .functor AND 1, L_0x20b3c70, L_0x20b4700, L_0x20b36e0, L_0x20b48b0;
L_0x20b4e20 .delay 1 (80,80,80) L_0x20b4e20/d;
L_0x20b5000/d .functor AND 1, L_0x20b4040, L_0x20b3640, L_0x20b36e0, L_0x20b48b0;
L_0x20b5000 .delay 1 (80,80,80) L_0x20b5000/d;
L_0x20b51d0/d .functor AND 1, L_0x20b3330, L_0x20b4700, L_0x1f35260, L_0x20b3780;
L_0x20b51d0 .delay 1 (80,80,80) L_0x20b51d0/d;
L_0x20b53b0/d .functor AND 1, L_0x20b2b60, L_0x20b3640, L_0x1f35260, L_0x20b3780;
L_0x20b53b0 .delay 1 (80,80,80) L_0x20b53b0/d;
L_0x20b5160/d .functor AND 1, L_0x20b3bb0, L_0x20b4700, L_0x20b36e0, L_0x20b3780;
L_0x20b5160 .delay 1 (80,80,80) L_0x20b5160/d;
L_0x20b5740/d .functor AND 1, L_0x20b39c0, L_0x20b3640, L_0x20b36e0, L_0x20b3780;
L_0x20b5740 .delay 1 (80,80,80) L_0x20b5740/d;
L_0x20b58e0/0/0 .functor OR 1, L_0x20b4a60, L_0x20b4c10, L_0x20b4e20, L_0x20b51d0;
L_0x20b58e0/0/4 .functor OR 1, L_0x20b53b0, L_0x20b5160, L_0x20b5740, L_0x20b5000;
L_0x20b58e0/d .functor OR 1, L_0x20b58e0/0/0, L_0x20b58e0/0/4, C4<0>, C4<0>;
L_0x20b58e0 .delay 1 (160,160,160) L_0x20b58e0/d;
v0x1f34bc0_0 .net "a", 0 0, L_0x20b5cd0;  1 drivers
v0x1f34c80_0 .net "addSub", 0 0, L_0x20b4040;  1 drivers
v0x1f34d50_0 .net "andRes", 0 0, L_0x20b3330;  1 drivers
v0x1f34e20_0 .net "b", 0 0, L_0x20b5e30;  1 drivers
v0x1f34ef0_0 .net "carryIn", 0 0, L_0x20b35a0;  1 drivers
v0x1f34f90_0 .net "carryOut", 0 0, L_0x20b4500;  1 drivers
v0x1f35060_0 .net "initialResult", 0 0, L_0x20b58e0;  1 drivers
v0x1f35100_0 .net "isAdd", 0 0, L_0x20b4a60;  1 drivers
v0x1f351a0_0 .net "isAnd", 0 0, L_0x20b51d0;  1 drivers
v0x1f352d0_0 .net "isNand", 0 0, L_0x20b53b0;  1 drivers
v0x1f35370_0 .net "isNor", 0 0, L_0x20b5160;  1 drivers
v0x1f35410_0 .net "isOr", 0 0, L_0x20b5740;  1 drivers
v0x1f354d0_0 .net "isSLT", 0 0, L_0x20b5000;  1 drivers
v0x1f35590_0 .net "isSub", 0 0, L_0x20b4c10;  1 drivers
v0x1f35650_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f356f0_0 .net "isXor", 0 0, L_0x20b4e20;  1 drivers
v0x1f357b0_0 .net "nandRes", 0 0, L_0x20b2b60;  1 drivers
v0x1f35960_0 .net "norRes", 0 0, L_0x20b3bb0;  1 drivers
v0x1f35a00_0 .net "orRes", 0 0, L_0x20b39c0;  1 drivers
v0x1f35aa0_0 .net "s0", 0 0, L_0x20b3640;  1 drivers
v0x1f35b40_0 .net "s0inv", 0 0, L_0x20b4700;  1 drivers
v0x1f35c00_0 .net "s1", 0 0, L_0x20b36e0;  1 drivers
v0x1f35cc0_0 .net "s1inv", 0 0, L_0x1f35260;  1 drivers
v0x1f35d80_0 .net "s2", 0 0, L_0x20b3780;  1 drivers
v0x1f35e40_0 .net "s2inv", 0 0, L_0x20b48b0;  1 drivers
v0x1f35f00_0 .net "xorRes", 0 0, L_0x20b3c70;  1 drivers
S_0x1f33fc0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f33cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20b3dd0/d .functor XOR 1, L_0x20b5e30, L_0x20d7110, C4<0>, C4<0>;
L_0x20b3dd0 .delay 1 (40,40,40) L_0x20b3dd0/d;
L_0x20b3e90/d .functor XOR 1, L_0x20b5cd0, L_0x20b3dd0, C4<0>, C4<0>;
L_0x20b3e90 .delay 1 (40,40,40) L_0x20b3e90/d;
L_0x20b4040/d .functor XOR 1, L_0x20b3e90, L_0x20b35a0, C4<0>, C4<0>;
L_0x20b4040 .delay 1 (40,40,40) L_0x20b4040/d;
L_0x20b4240/d .functor AND 1, L_0x20b5cd0, L_0x20b3dd0, C4<1>, C4<1>;
L_0x20b4240 .delay 1 (40,40,40) L_0x20b4240/d;
L_0x20b3a30/d .functor AND 1, L_0x20b3e90, L_0x20b35a0, C4<1>, C4<1>;
L_0x20b3a30 .delay 1 (40,40,40) L_0x20b3a30/d;
L_0x20b4500/d .functor OR 1, L_0x20b4240, L_0x20b3a30, C4<0>, C4<0>;
L_0x20b4500 .delay 1 (40,40,40) L_0x20b4500/d;
v0x1f34250_0 .net "AandB", 0 0, L_0x20b4240;  1 drivers
v0x1f34330_0 .net "BxorSub", 0 0, L_0x20b3dd0;  1 drivers
v0x1f343f0_0 .net "a", 0 0, L_0x20b5cd0;  alias, 1 drivers
v0x1f344c0_0 .net "b", 0 0, L_0x20b5e30;  alias, 1 drivers
v0x1f34580_0 .net "carryin", 0 0, L_0x20b35a0;  alias, 1 drivers
v0x1f34690_0 .net "carryout", 0 0, L_0x20b4500;  alias, 1 drivers
v0x1f34750_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f347f0_0 .net "res", 0 0, L_0x20b4040;  alias, 1 drivers
v0x1f348b0_0 .net "xAorB", 0 0, L_0x20b3e90;  1 drivers
v0x1f34a00_0 .net "xAorBandCin", 0 0, L_0x20b3a30;  1 drivers
S_0x1f360e0 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f362a0 .param/l "i" 0 3 165, +C4<010101>;
S_0x1f36360 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f360e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20b5d70/d .functor AND 1, L_0x20b8bf0, L_0x20b8d50, C4<1>, C4<1>;
L_0x20b5d70 .delay 1 (40,40,40) L_0x20b5d70/d;
L_0x20b3870/d .functor NAND 1, L_0x20b8bf0, L_0x20b8d50, C4<1>, C4<1>;
L_0x20b3870 .delay 1 (20,20,20) L_0x20b3870/d;
L_0x20b5fe0/d .functor OR 1, L_0x20b8bf0, L_0x20b8d50, C4<0>, C4<0>;
L_0x20b5fe0 .delay 1 (40,40,40) L_0x20b5fe0/d;
L_0x20b6220/d .functor NOR 1, L_0x20b8bf0, L_0x20b8d50, C4<0>, C4<0>;
L_0x20b6220 .delay 1 (20,20,20) L_0x20b6220/d;
L_0x20b6330/d .functor XOR 1, L_0x20b8bf0, L_0x20b8d50, C4<0>, C4<0>;
L_0x20b6330 .delay 1 (40,40,40) L_0x20b6330/d;
L_0x20b7560/d .functor NOT 1, L_0x20b8fa0, C4<0>, C4<0>, C4<0>;
L_0x20b7560 .delay 1 (10,10,10) L_0x20b7560/d;
L_0x20b76c0/d .functor NOT 1, L_0x2098d80, C4<0>, C4<0>, C4<0>;
L_0x20b76c0 .delay 1 (10,10,10) L_0x20b76c0/d;
L_0x20b7780/d .functor NOT 1, L_0x2098e20, C4<0>, C4<0>, C4<0>;
L_0x20b7780 .delay 1 (10,10,10) L_0x20b7780/d;
L_0x20b7930/d .functor AND 1, L_0x20b6ea0, L_0x20b7560, L_0x20b76c0, L_0x20b7780;
L_0x20b7930 .delay 1 (80,80,80) L_0x20b7930/d;
L_0x20b7ae0/d .functor AND 1, L_0x20b6ea0, L_0x20b8fa0, L_0x20b76c0, L_0x20b7780;
L_0x20b7ae0 .delay 1 (80,80,80) L_0x20b7ae0/d;
L_0x20b7cf0/d .functor AND 1, L_0x20b6330, L_0x20b7560, L_0x2098d80, L_0x20b7780;
L_0x20b7cf0 .delay 1 (80,80,80) L_0x20b7cf0/d;
L_0x20b7ed0/d .functor AND 1, L_0x20b6ea0, L_0x20b8fa0, L_0x2098d80, L_0x20b7780;
L_0x20b7ed0 .delay 1 (80,80,80) L_0x20b7ed0/d;
L_0x20b80a0/d .functor AND 1, L_0x20b5d70, L_0x20b7560, L_0x20b76c0, L_0x2098e20;
L_0x20b80a0 .delay 1 (80,80,80) L_0x20b80a0/d;
L_0x20b8280/d .functor AND 1, L_0x20b3870, L_0x20b8fa0, L_0x20b76c0, L_0x2098e20;
L_0x20b8280 .delay 1 (80,80,80) L_0x20b8280/d;
L_0x20b8030/d .functor AND 1, L_0x20b6220, L_0x20b7560, L_0x2098d80, L_0x2098e20;
L_0x20b8030 .delay 1 (80,80,80) L_0x20b8030/d;
L_0x20b8660/d .functor AND 1, L_0x20b5fe0, L_0x20b8fa0, L_0x2098d80, L_0x2098e20;
L_0x20b8660 .delay 1 (80,80,80) L_0x20b8660/d;
L_0x20b8800/0/0 .functor OR 1, L_0x20b7930, L_0x20b7ae0, L_0x20b7cf0, L_0x20b80a0;
L_0x20b8800/0/4 .functor OR 1, L_0x20b8280, L_0x20b8030, L_0x20b8660, L_0x20b7ed0;
L_0x20b8800/d .functor OR 1, L_0x20b8800/0/0, L_0x20b8800/0/4, C4<0>, C4<0>;
L_0x20b8800 .delay 1 (160,160,160) L_0x20b8800/d;
v0x1f37260_0 .net "a", 0 0, L_0x20b8bf0;  1 drivers
v0x1f37320_0 .net "addSub", 0 0, L_0x20b6ea0;  1 drivers
v0x1f373f0_0 .net "andRes", 0 0, L_0x20b5d70;  1 drivers
v0x1f374c0_0 .net "b", 0 0, L_0x20b8d50;  1 drivers
v0x1f37590_0 .net "carryIn", 0 0, L_0x20b8f00;  1 drivers
v0x1f37630_0 .net "carryOut", 0 0, L_0x20b7360;  1 drivers
v0x1f37700_0 .net "initialResult", 0 0, L_0x20b8800;  1 drivers
v0x1f377a0_0 .net "isAdd", 0 0, L_0x20b7930;  1 drivers
v0x1f37840_0 .net "isAnd", 0 0, L_0x20b80a0;  1 drivers
v0x1f37970_0 .net "isNand", 0 0, L_0x20b8280;  1 drivers
v0x1f37a10_0 .net "isNor", 0 0, L_0x20b8030;  1 drivers
v0x1f37ab0_0 .net "isOr", 0 0, L_0x20b8660;  1 drivers
v0x1f37b70_0 .net "isSLT", 0 0, L_0x20b7ed0;  1 drivers
v0x1f37c30_0 .net "isSub", 0 0, L_0x20b7ae0;  1 drivers
v0x1f37cf0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f37d90_0 .net "isXor", 0 0, L_0x20b7cf0;  1 drivers
v0x1f37e50_0 .net "nandRes", 0 0, L_0x20b3870;  1 drivers
v0x1f38000_0 .net "norRes", 0 0, L_0x20b6220;  1 drivers
v0x1f380a0_0 .net "orRes", 0 0, L_0x20b5fe0;  1 drivers
v0x1f38140_0 .net "s0", 0 0, L_0x20b8fa0;  1 drivers
v0x1f381e0_0 .net "s0inv", 0 0, L_0x20b7560;  1 drivers
v0x1f382a0_0 .net "s1", 0 0, L_0x2098d80;  1 drivers
v0x1f38360_0 .net "s1inv", 0 0, L_0x20b76c0;  1 drivers
v0x1f38420_0 .net "s2", 0 0, L_0x2098e20;  1 drivers
v0x1f384e0_0 .net "s2inv", 0 0, L_0x20b7780;  1 drivers
v0x1f385a0_0 .net "xorRes", 0 0, L_0x20b6330;  1 drivers
S_0x1f36660 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f36360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20b6c30/d .functor XOR 1, L_0x20b8d50, L_0x20d7110, C4<0>, C4<0>;
L_0x20b6c30 .delay 1 (40,40,40) L_0x20b6c30/d;
L_0x20b6d90/d .functor XOR 1, L_0x20b8bf0, L_0x20b6c30, C4<0>, C4<0>;
L_0x20b6d90 .delay 1 (40,40,40) L_0x20b6d90/d;
L_0x20b6ea0/d .functor XOR 1, L_0x20b6d90, L_0x20b8f00, C4<0>, C4<0>;
L_0x20b6ea0 .delay 1 (40,40,40) L_0x20b6ea0/d;
L_0x20b70a0/d .functor AND 1, L_0x20b8bf0, L_0x20b6c30, C4<1>, C4<1>;
L_0x20b70a0 .delay 1 (40,40,40) L_0x20b70a0/d;
L_0x20b6050/d .functor AND 1, L_0x20b6d90, L_0x20b8f00, C4<1>, C4<1>;
L_0x20b6050 .delay 1 (40,40,40) L_0x20b6050/d;
L_0x20b7360/d .functor OR 1, L_0x20b70a0, L_0x20b6050, C4<0>, C4<0>;
L_0x20b7360 .delay 1 (40,40,40) L_0x20b7360/d;
v0x1f368f0_0 .net "AandB", 0 0, L_0x20b70a0;  1 drivers
v0x1f369d0_0 .net "BxorSub", 0 0, L_0x20b6c30;  1 drivers
v0x1f36a90_0 .net "a", 0 0, L_0x20b8bf0;  alias, 1 drivers
v0x1f36b60_0 .net "b", 0 0, L_0x20b8d50;  alias, 1 drivers
v0x1f36c20_0 .net "carryin", 0 0, L_0x20b8f00;  alias, 1 drivers
v0x1f36d30_0 .net "carryout", 0 0, L_0x20b7360;  alias, 1 drivers
v0x1f36df0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f36e90_0 .net "res", 0 0, L_0x20b6ea0;  alias, 1 drivers
v0x1f36f50_0 .net "xAorB", 0 0, L_0x20b6d90;  1 drivers
v0x1f370a0_0 .net "xAorBandCin", 0 0, L_0x20b6050;  1 drivers
S_0x1f38780 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f38940 .param/l "i" 0 3 165, +C4<010110>;
S_0x1f38a00 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f38780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20b8c90/d .functor AND 1, L_0x20bb690, L_0x20bb7f0, C4<1>, C4<1>;
L_0x20b8c90 .delay 1 (40,40,40) L_0x20b8c90/d;
L_0x20b8470/d .functor NAND 1, L_0x20bb690, L_0x20bb7f0, C4<1>, C4<1>;
L_0x20b8470 .delay 1 (20,20,20) L_0x20b8470/d;
L_0x2099110/d .functor OR 1, L_0x20bb690, L_0x20bb7f0, C4<0>, C4<0>;
L_0x2099110 .delay 1 (40,40,40) L_0x2099110/d;
L_0x2098ff0/d .functor NOR 1, L_0x20bb690, L_0x20bb7f0, C4<0>, C4<0>;
L_0x2098ff0 .delay 1 (20,20,20) L_0x2098ff0/d;
L_0x20b9550/d .functor XOR 1, L_0x20bb690, L_0x20bb7f0, C4<0>, C4<0>;
L_0x20b9550 .delay 1 (40,40,40) L_0x20b9550/d;
L_0x20ba000/d .functor NOT 1, L_0x20bbad0, C4<0>, C4<0>, C4<0>;
L_0x20ba000 .delay 1 (10,10,10) L_0x20ba000/d;
L_0x20ba160/d .functor NOT 1, L_0x20b9040, C4<0>, C4<0>, C4<0>;
L_0x20ba160 .delay 1 (10,10,10) L_0x20ba160/d;
L_0x20ba220/d .functor NOT 1, L_0x20b90e0, C4<0>, C4<0>, C4<0>;
L_0x20ba220 .delay 1 (10,10,10) L_0x20ba220/d;
L_0x20ba3d0/d .functor AND 1, L_0x20b9920, L_0x20ba000, L_0x20ba160, L_0x20ba220;
L_0x20ba3d0 .delay 1 (80,80,80) L_0x20ba3d0/d;
L_0x20ba580/d .functor AND 1, L_0x20b9920, L_0x20bbad0, L_0x20ba160, L_0x20ba220;
L_0x20ba580 .delay 1 (80,80,80) L_0x20ba580/d;
L_0x20ba790/d .functor AND 1, L_0x20b9550, L_0x20ba000, L_0x20b9040, L_0x20ba220;
L_0x20ba790 .delay 1 (80,80,80) L_0x20ba790/d;
L_0x20ba970/d .functor AND 1, L_0x20b9920, L_0x20bbad0, L_0x20b9040, L_0x20ba220;
L_0x20ba970 .delay 1 (80,80,80) L_0x20ba970/d;
L_0x20bab40/d .functor AND 1, L_0x20b8c90, L_0x20ba000, L_0x20ba160, L_0x20b90e0;
L_0x20bab40 .delay 1 (80,80,80) L_0x20bab40/d;
L_0x20bad20/d .functor AND 1, L_0x20b8470, L_0x20bbad0, L_0x20ba160, L_0x20b90e0;
L_0x20bad20 .delay 1 (80,80,80) L_0x20bad20/d;
L_0x20baad0/d .functor AND 1, L_0x2098ff0, L_0x20ba000, L_0x20b9040, L_0x20b90e0;
L_0x20baad0 .delay 1 (80,80,80) L_0x20baad0/d;
L_0x20bb100/d .functor AND 1, L_0x2099110, L_0x20bbad0, L_0x20b9040, L_0x20b90e0;
L_0x20bb100 .delay 1 (80,80,80) L_0x20bb100/d;
L_0x20bb2a0/0/0 .functor OR 1, L_0x20ba3d0, L_0x20ba580, L_0x20ba790, L_0x20bab40;
L_0x20bb2a0/0/4 .functor OR 1, L_0x20bad20, L_0x20baad0, L_0x20bb100, L_0x20ba970;
L_0x20bb2a0/d .functor OR 1, L_0x20bb2a0/0/0, L_0x20bb2a0/0/4, C4<0>, C4<0>;
L_0x20bb2a0 .delay 1 (160,160,160) L_0x20bb2a0/d;
v0x1f39900_0 .net "a", 0 0, L_0x20bb690;  1 drivers
v0x1f399c0_0 .net "addSub", 0 0, L_0x20b9920;  1 drivers
v0x1f39a90_0 .net "andRes", 0 0, L_0x20b8c90;  1 drivers
v0x1f39b60_0 .net "b", 0 0, L_0x20bb7f0;  1 drivers
v0x1f39c30_0 .net "carryIn", 0 0, L_0x20bb9a0;  1 drivers
v0x1f39cd0_0 .net "carryOut", 0 0, L_0x20b9e00;  1 drivers
v0x1f39da0_0 .net "initialResult", 0 0, L_0x20bb2a0;  1 drivers
v0x1f39e40_0 .net "isAdd", 0 0, L_0x20ba3d0;  1 drivers
v0x1f39ee0_0 .net "isAnd", 0 0, L_0x20bab40;  1 drivers
v0x1f59f50_0 .net "isNand", 0 0, L_0x20bad20;  1 drivers
v0x1f5a010_0 .net "isNor", 0 0, L_0x20baad0;  1 drivers
v0x1f5a0d0_0 .net "isOr", 0 0, L_0x20bb100;  1 drivers
v0x1f5a190_0 .net "isSLT", 0 0, L_0x20ba970;  1 drivers
v0x1f5a250_0 .net "isSub", 0 0, L_0x20ba580;  1 drivers
v0x1f5a310_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f5a3b0_0 .net "isXor", 0 0, L_0x20ba790;  1 drivers
v0x1f5a470_0 .net "nandRes", 0 0, L_0x20b8470;  1 drivers
v0x1f5a620_0 .net "norRes", 0 0, L_0x2098ff0;  1 drivers
v0x1f5a6c0_0 .net "orRes", 0 0, L_0x2099110;  1 drivers
v0x1f5a760_0 .net "s0", 0 0, L_0x20bbad0;  1 drivers
v0x1f5a800_0 .net "s0inv", 0 0, L_0x20ba000;  1 drivers
v0x1f5a8c0_0 .net "s1", 0 0, L_0x20b9040;  1 drivers
v0x1f5a980_0 .net "s1inv", 0 0, L_0x20ba160;  1 drivers
v0x1f5aa40_0 .net "s2", 0 0, L_0x20b90e0;  1 drivers
v0x1f5ab00_0 .net "s2inv", 0 0, L_0x20ba220;  1 drivers
v0x1f5abc0_0 .net "xorRes", 0 0, L_0x20b9550;  1 drivers
S_0x1f38d00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f38a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20b96b0/d .functor XOR 1, L_0x20bb7f0, L_0x20d7110, C4<0>, C4<0>;
L_0x20b96b0 .delay 1 (40,40,40) L_0x20b96b0/d;
L_0x20b9770/d .functor XOR 1, L_0x20bb690, L_0x20b96b0, C4<0>, C4<0>;
L_0x20b9770 .delay 1 (40,40,40) L_0x20b9770/d;
L_0x20b9920/d .functor XOR 1, L_0x20b9770, L_0x20bb9a0, C4<0>, C4<0>;
L_0x20b9920 .delay 1 (40,40,40) L_0x20b9920/d;
L_0x20b9b20/d .functor AND 1, L_0x20bb690, L_0x20b96b0, C4<1>, C4<1>;
L_0x20b9b20 .delay 1 (40,40,40) L_0x20b9b20/d;
L_0x20b9d90/d .functor AND 1, L_0x20b9770, L_0x20bb9a0, C4<1>, C4<1>;
L_0x20b9d90 .delay 1 (40,40,40) L_0x20b9d90/d;
L_0x20b9e00/d .functor OR 1, L_0x20b9b20, L_0x20b9d90, C4<0>, C4<0>;
L_0x20b9e00 .delay 1 (40,40,40) L_0x20b9e00/d;
v0x1f38f90_0 .net "AandB", 0 0, L_0x20b9b20;  1 drivers
v0x1f39070_0 .net "BxorSub", 0 0, L_0x20b96b0;  1 drivers
v0x1f39130_0 .net "a", 0 0, L_0x20bb690;  alias, 1 drivers
v0x1f39200_0 .net "b", 0 0, L_0x20bb7f0;  alias, 1 drivers
v0x1f392c0_0 .net "carryin", 0 0, L_0x20bb9a0;  alias, 1 drivers
v0x1f393d0_0 .net "carryout", 0 0, L_0x20b9e00;  alias, 1 drivers
v0x1f39490_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f39530_0 .net "res", 0 0, L_0x20b9920;  alias, 1 drivers
v0x1f395f0_0 .net "xAorB", 0 0, L_0x20b9770;  1 drivers
v0x1f39740_0 .net "xAorBandCin", 0 0, L_0x20b9d90;  1 drivers
S_0x1f5adf0 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f5afb0 .param/l "i" 0 3 165, +C4<010111>;
S_0x1f5b070 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f5adf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20bb730/d .functor AND 1, L_0x20be140, L_0x20be2a0, C4<1>, C4<1>;
L_0x20bb730 .delay 1 (40,40,40) L_0x20bb730/d;
L_0x20baf10/d .functor NAND 1, L_0x20be140, L_0x20be2a0, C4<1>, C4<1>;
L_0x20baf10 .delay 1 (20,20,20) L_0x20baf10/d;
L_0x20b9220/d .functor OR 1, L_0x20be140, L_0x20be2a0, C4<0>, C4<0>;
L_0x20b9220 .delay 1 (40,40,40) L_0x20b9220/d;
L_0x20b9460/d .functor NOR 1, L_0x20be140, L_0x20be2a0, C4<0>, C4<0>;
L_0x20b9460 .delay 1 (20,20,20) L_0x20b9460/d;
L_0x20bc020/d .functor XOR 1, L_0x20be140, L_0x20be2a0, C4<0>, C4<0>;
L_0x20bc020 .delay 1 (40,40,40) L_0x20bc020/d;
L_0x20bcab0/d .functor NOT 1, L_0x20bbc10, C4<0>, C4<0>, C4<0>;
L_0x20bcab0 .delay 1 (10,10,10) L_0x20bcab0/d;
L_0x20bcc10/d .functor NOT 1, L_0x20bbcb0, C4<0>, C4<0>, C4<0>;
L_0x20bcc10 .delay 1 (10,10,10) L_0x20bcc10/d;
L_0x20bccd0/d .functor NOT 1, L_0x20bbd50, C4<0>, C4<0>, C4<0>;
L_0x20bccd0 .delay 1 (10,10,10) L_0x20bccd0/d;
L_0x20bce80/d .functor AND 1, L_0x20bc3f0, L_0x20bcab0, L_0x20bcc10, L_0x20bccd0;
L_0x20bce80 .delay 1 (80,80,80) L_0x20bce80/d;
L_0x20bd030/d .functor AND 1, L_0x20bc3f0, L_0x20bbc10, L_0x20bcc10, L_0x20bccd0;
L_0x20bd030 .delay 1 (80,80,80) L_0x20bd030/d;
L_0x20bd240/d .functor AND 1, L_0x20bc020, L_0x20bcab0, L_0x20bbcb0, L_0x20bccd0;
L_0x20bd240 .delay 1 (80,80,80) L_0x20bd240/d;
L_0x20bd420/d .functor AND 1, L_0x20bc3f0, L_0x20bbc10, L_0x20bbcb0, L_0x20bccd0;
L_0x20bd420 .delay 1 (80,80,80) L_0x20bd420/d;
L_0x20bd5f0/d .functor AND 1, L_0x20bb730, L_0x20bcab0, L_0x20bcc10, L_0x20bbd50;
L_0x20bd5f0 .delay 1 (80,80,80) L_0x20bd5f0/d;
L_0x20bd7d0/d .functor AND 1, L_0x20baf10, L_0x20bbc10, L_0x20bcc10, L_0x20bbd50;
L_0x20bd7d0 .delay 1 (80,80,80) L_0x20bd7d0/d;
L_0x20bd580/d .functor AND 1, L_0x20b9460, L_0x20bcab0, L_0x20bbcb0, L_0x20bbd50;
L_0x20bd580 .delay 1 (80,80,80) L_0x20bd580/d;
L_0x20bdbb0/d .functor AND 1, L_0x20b9220, L_0x20bbc10, L_0x20bbcb0, L_0x20bbd50;
L_0x20bdbb0 .delay 1 (80,80,80) L_0x20bdbb0/d;
L_0x20bdd50/0/0 .functor OR 1, L_0x20bce80, L_0x20bd030, L_0x20bd240, L_0x20bd5f0;
L_0x20bdd50/0/4 .functor OR 1, L_0x20bd7d0, L_0x20bd580, L_0x20bdbb0, L_0x20bd420;
L_0x20bdd50/d .functor OR 1, L_0x20bdd50/0/0, L_0x20bdd50/0/4, C4<0>, C4<0>;
L_0x20bdd50 .delay 1 (160,160,160) L_0x20bdd50/d;
v0x1f5bfb0_0 .net "a", 0 0, L_0x20be140;  1 drivers
v0x1f5c070_0 .net "addSub", 0 0, L_0x20bc3f0;  1 drivers
v0x1f5c140_0 .net "andRes", 0 0, L_0x20bb730;  1 drivers
v0x1f5c210_0 .net "b", 0 0, L_0x20be2a0;  1 drivers
v0x1f5c2e0_0 .net "carryIn", 0 0, L_0x20bbb70;  1 drivers
v0x1f5c380_0 .net "carryOut", 0 0, L_0x20bc8b0;  1 drivers
v0x1f5c450_0 .net "initialResult", 0 0, L_0x20bdd50;  1 drivers
v0x1f5c4f0_0 .net "isAdd", 0 0, L_0x20bce80;  1 drivers
v0x1f5c590_0 .net "isAnd", 0 0, L_0x20bd5f0;  1 drivers
v0x1f5c6c0_0 .net "isNand", 0 0, L_0x20bd7d0;  1 drivers
v0x1f5c760_0 .net "isNor", 0 0, L_0x20bd580;  1 drivers
v0x1f5c800_0 .net "isOr", 0 0, L_0x20bdbb0;  1 drivers
v0x1f5c8c0_0 .net "isSLT", 0 0, L_0x20bd420;  1 drivers
v0x1f5c980_0 .net "isSub", 0 0, L_0x20bd030;  1 drivers
v0x1f5ca40_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f5cae0_0 .net "isXor", 0 0, L_0x20bd240;  1 drivers
v0x1f5cba0_0 .net "nandRes", 0 0, L_0x20baf10;  1 drivers
v0x1f5cd50_0 .net "norRes", 0 0, L_0x20b9460;  1 drivers
v0x1f5cdf0_0 .net "orRes", 0 0, L_0x20b9220;  1 drivers
v0x1f5ce90_0 .net "s0", 0 0, L_0x20bbc10;  1 drivers
v0x1f5cf30_0 .net "s0inv", 0 0, L_0x20bcab0;  1 drivers
v0x1f5cff0_0 .net "s1", 0 0, L_0x20bbcb0;  1 drivers
v0x1f5d0b0_0 .net "s1inv", 0 0, L_0x20bcc10;  1 drivers
v0x1f5d170_0 .net "s2", 0 0, L_0x20bbd50;  1 drivers
v0x1f5d230_0 .net "s2inv", 0 0, L_0x20bccd0;  1 drivers
v0x1f5d2f0_0 .net "xorRes", 0 0, L_0x20bc020;  1 drivers
S_0x1f5b370 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f5b070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20bc180/d .functor XOR 1, L_0x20be2a0, L_0x20d7110, C4<0>, C4<0>;
L_0x20bc180 .delay 1 (40,40,40) L_0x20bc180/d;
L_0x20bc240/d .functor XOR 1, L_0x20be140, L_0x20bc180, C4<0>, C4<0>;
L_0x20bc240 .delay 1 (40,40,40) L_0x20bc240/d;
L_0x20bc3f0/d .functor XOR 1, L_0x20bc240, L_0x20bbb70, C4<0>, C4<0>;
L_0x20bc3f0 .delay 1 (40,40,40) L_0x20bc3f0/d;
L_0x20bc5f0/d .functor AND 1, L_0x20be140, L_0x20bc180, C4<1>, C4<1>;
L_0x20bc5f0 .delay 1 (40,40,40) L_0x20bc5f0/d;
L_0x20b9290/d .functor AND 1, L_0x20bc240, L_0x20bbb70, C4<1>, C4<1>;
L_0x20b9290 .delay 1 (40,40,40) L_0x20b9290/d;
L_0x20bc8b0/d .functor OR 1, L_0x20bc5f0, L_0x20b9290, C4<0>, C4<0>;
L_0x20bc8b0 .delay 1 (40,40,40) L_0x20bc8b0/d;
v0x1f5b640_0 .net "AandB", 0 0, L_0x20bc5f0;  1 drivers
v0x1f5b720_0 .net "BxorSub", 0 0, L_0x20bc180;  1 drivers
v0x1f5b7e0_0 .net "a", 0 0, L_0x20be140;  alias, 1 drivers
v0x1f5b8b0_0 .net "b", 0 0, L_0x20be2a0;  alias, 1 drivers
v0x1f5b970_0 .net "carryin", 0 0, L_0x20bbb70;  alias, 1 drivers
v0x1f5ba80_0 .net "carryout", 0 0, L_0x20bc8b0;  alias, 1 drivers
v0x1f5bb40_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f5bbe0_0 .net "res", 0 0, L_0x20bc3f0;  alias, 1 drivers
v0x1f5bca0_0 .net "xAorB", 0 0, L_0x20bc240;  1 drivers
v0x1f5bdf0_0 .net "xAorBandCin", 0 0, L_0x20b9290;  1 drivers
S_0x1f5d4d0 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f5d690 .param/l "i" 0 3 165, +C4<011000>;
S_0x1f5d750 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f5d4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20be1e0/d .functor AND 1, L_0x20c0bb0, L_0x20c0d10, C4<1>, C4<1>;
L_0x20be1e0 .delay 1 (40,40,40) L_0x20be1e0/d;
L_0x20bd9c0/d .functor NAND 1, L_0x20c0bb0, L_0x20c0d10, C4<1>, C4<1>;
L_0x20bd9c0 .delay 1 (20,20,20) L_0x20bd9c0/d;
L_0x20bbf30/d .functor OR 1, L_0x20c0bb0, L_0x20c0d10, C4<0>, C4<0>;
L_0x20bbf30 .delay 1 (40,40,40) L_0x20bbf30/d;
L_0x20bea00/d .functor NOR 1, L_0x20c0bb0, L_0x20c0d10, C4<0>, C4<0>;
L_0x20bea00 .delay 1 (20,20,20) L_0x20bea00/d;
L_0x20beac0/d .functor XOR 1, L_0x20c0bb0, L_0x20c0d10, C4<0>, C4<0>;
L_0x20beac0 .delay 1 (40,40,40) L_0x20beac0/d;
L_0x20bf520/d .functor NOT 1, L_0x20be4e0, C4<0>, C4<0>, C4<0>;
L_0x20bf520 .delay 1 (10,10,10) L_0x20bf520/d;
L_0x20bf680/d .functor NOT 1, L_0x20be580, C4<0>, C4<0>, C4<0>;
L_0x20bf680 .delay 1 (10,10,10) L_0x20bf680/d;
L_0x20bf740/d .functor NOT 1, L_0x20be620, C4<0>, C4<0>, C4<0>;
L_0x20bf740 .delay 1 (10,10,10) L_0x20bf740/d;
L_0x20bf8f0/d .functor AND 1, L_0x20bee40, L_0x20bf520, L_0x20bf680, L_0x20bf740;
L_0x20bf8f0 .delay 1 (80,80,80) L_0x20bf8f0/d;
L_0x20bfaa0/d .functor AND 1, L_0x20bee40, L_0x20be4e0, L_0x20bf680, L_0x20bf740;
L_0x20bfaa0 .delay 1 (80,80,80) L_0x20bfaa0/d;
L_0x20bfcb0/d .functor AND 1, L_0x20beac0, L_0x20bf520, L_0x20be580, L_0x20bf740;
L_0x20bfcb0 .delay 1 (80,80,80) L_0x20bfcb0/d;
L_0x20bfe90/d .functor AND 1, L_0x20bee40, L_0x20be4e0, L_0x20be580, L_0x20bf740;
L_0x20bfe90 .delay 1 (80,80,80) L_0x20bfe90/d;
L_0x20c0060/d .functor AND 1, L_0x20be1e0, L_0x20bf520, L_0x20bf680, L_0x20be620;
L_0x20c0060 .delay 1 (80,80,80) L_0x20c0060/d;
L_0x20c0240/d .functor AND 1, L_0x20bd9c0, L_0x20be4e0, L_0x20bf680, L_0x20be620;
L_0x20c0240 .delay 1 (80,80,80) L_0x20c0240/d;
L_0x20bfff0/d .functor AND 1, L_0x20bea00, L_0x20bf520, L_0x20be580, L_0x20be620;
L_0x20bfff0 .delay 1 (80,80,80) L_0x20bfff0/d;
L_0x20c0620/d .functor AND 1, L_0x20bbf30, L_0x20be4e0, L_0x20be580, L_0x20be620;
L_0x20c0620 .delay 1 (80,80,80) L_0x20c0620/d;
L_0x20c07c0/0/0 .functor OR 1, L_0x20bf8f0, L_0x20bfaa0, L_0x20bfcb0, L_0x20c0060;
L_0x20c07c0/0/4 .functor OR 1, L_0x20c0240, L_0x20bfff0, L_0x20c0620, L_0x20bfe90;
L_0x20c07c0/d .functor OR 1, L_0x20c07c0/0/0, L_0x20c07c0/0/4, C4<0>, C4<0>;
L_0x20c07c0 .delay 1 (160,160,160) L_0x20c07c0/d;
v0x1f5e650_0 .net "a", 0 0, L_0x20c0bb0;  1 drivers
v0x1f5e710_0 .net "addSub", 0 0, L_0x20bee40;  1 drivers
v0x1f5e7e0_0 .net "andRes", 0 0, L_0x20be1e0;  1 drivers
v0x1f5e8b0_0 .net "b", 0 0, L_0x20c0d10;  1 drivers
v0x1f5e980_0 .net "carryIn", 0 0, L_0x20be930;  1 drivers
v0x1f5ea20_0 .net "carryOut", 0 0, L_0x20bf320;  1 drivers
v0x1f5eaf0_0 .net "initialResult", 0 0, L_0x20c07c0;  1 drivers
v0x1f5eb90_0 .net "isAdd", 0 0, L_0x20bf8f0;  1 drivers
v0x1f5ec30_0 .net "isAnd", 0 0, L_0x20c0060;  1 drivers
v0x1f5ed60_0 .net "isNand", 0 0, L_0x20c0240;  1 drivers
v0x1f5ee00_0 .net "isNor", 0 0, L_0x20bfff0;  1 drivers
v0x1f5eea0_0 .net "isOr", 0 0, L_0x20c0620;  1 drivers
v0x1f5ef60_0 .net "isSLT", 0 0, L_0x20bfe90;  1 drivers
v0x1f5f020_0 .net "isSub", 0 0, L_0x20bfaa0;  1 drivers
v0x1f5f0e0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f5f180_0 .net "isXor", 0 0, L_0x20bfcb0;  1 drivers
v0x1f5f240_0 .net "nandRes", 0 0, L_0x20bd9c0;  1 drivers
v0x1f5f3f0_0 .net "norRes", 0 0, L_0x20bea00;  1 drivers
v0x1f5f490_0 .net "orRes", 0 0, L_0x20bbf30;  1 drivers
v0x1f5f530_0 .net "s0", 0 0, L_0x20be4e0;  1 drivers
v0x1f5f5d0_0 .net "s0inv", 0 0, L_0x20bf520;  1 drivers
v0x1f5f690_0 .net "s1", 0 0, L_0x20be580;  1 drivers
v0x1f5f750_0 .net "s1inv", 0 0, L_0x20bf680;  1 drivers
v0x1f5f810_0 .net "s2", 0 0, L_0x20be620;  1 drivers
v0x1f5f8d0_0 .net "s2inv", 0 0, L_0x20bf740;  1 drivers
v0x1f5f990_0 .net "xorRes", 0 0, L_0x20beac0;  1 drivers
S_0x1f5da50 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f5d750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20bec20/d .functor XOR 1, L_0x20c0d10, L_0x20d7110, C4<0>, C4<0>;
L_0x20bec20 .delay 1 (40,40,40) L_0x20bec20/d;
L_0x20bece0/d .functor XOR 1, L_0x20c0bb0, L_0x20bec20, C4<0>, C4<0>;
L_0x20bece0 .delay 1 (40,40,40) L_0x20bece0/d;
L_0x20bee40/d .functor XOR 1, L_0x20bece0, L_0x20be930, C4<0>, C4<0>;
L_0x20bee40 .delay 1 (40,40,40) L_0x20bee40/d;
L_0x20bf040/d .functor AND 1, L_0x20c0bb0, L_0x20bec20, C4<1>, C4<1>;
L_0x20bf040 .delay 1 (40,40,40) L_0x20bf040/d;
L_0x20bf2b0/d .functor AND 1, L_0x20bece0, L_0x20be930, C4<1>, C4<1>;
L_0x20bf2b0 .delay 1 (40,40,40) L_0x20bf2b0/d;
L_0x20bf320/d .functor OR 1, L_0x20bf040, L_0x20bf2b0, C4<0>, C4<0>;
L_0x20bf320 .delay 1 (40,40,40) L_0x20bf320/d;
v0x1f5dce0_0 .net "AandB", 0 0, L_0x20bf040;  1 drivers
v0x1f5ddc0_0 .net "BxorSub", 0 0, L_0x20bec20;  1 drivers
v0x1f5de80_0 .net "a", 0 0, L_0x20c0bb0;  alias, 1 drivers
v0x1f5df50_0 .net "b", 0 0, L_0x20c0d10;  alias, 1 drivers
v0x1f5e010_0 .net "carryin", 0 0, L_0x20be930;  alias, 1 drivers
v0x1f5e120_0 .net "carryout", 0 0, L_0x20bf320;  alias, 1 drivers
v0x1f5e1e0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f5e280_0 .net "res", 0 0, L_0x20bee40;  alias, 1 drivers
v0x1f5e340_0 .net "xAorB", 0 0, L_0x20bece0;  1 drivers
v0x1f5e490_0 .net "xAorBandCin", 0 0, L_0x20bf2b0;  1 drivers
S_0x1f5fb70 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f5fd30 .param/l "i" 0 3 165, +C4<011001>;
S_0x1f5fdf0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f5fb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20c0c50/d .functor AND 1, L_0x20c3610, L_0x2098740, C4<1>, C4<1>;
L_0x20c0c50 .delay 1 (40,40,40) L_0x20c0c50/d;
L_0x20c0430/d .functor NAND 1, L_0x20c3610, L_0x2098740, C4<1>, C4<1>;
L_0x20c0430 .delay 1 (20,20,20) L_0x20c0430/d;
L_0x20be7b0/d .functor OR 1, L_0x20c3610, L_0x2098740, C4<0>, C4<0>;
L_0x20be7b0 .delay 1 (40,40,40) L_0x20be7b0/d;
L_0x20c1460/d .functor NOR 1, L_0x20c3610, L_0x2098740, C4<0>, C4<0>;
L_0x20c1460 .delay 1 (20,20,20) L_0x20c1460/d;
L_0x20c1520/d .functor XOR 1, L_0x20c3610, L_0x2098740, C4<0>, C4<0>;
L_0x20c1520 .delay 1 (40,40,40) L_0x20c1520/d;
L_0x20c1f80/d .functor NOT 1, L_0x20c0f60, C4<0>, C4<0>, C4<0>;
L_0x20c1f80 .delay 1 (10,10,10) L_0x20c1f80/d;
L_0x20c20e0/d .functor NOT 1, L_0x20c1000, C4<0>, C4<0>, C4<0>;
L_0x20c20e0 .delay 1 (10,10,10) L_0x20c20e0/d;
L_0x20c21a0/d .functor NOT 1, L_0x20c10a0, C4<0>, C4<0>, C4<0>;
L_0x20c21a0 .delay 1 (10,10,10) L_0x20c21a0/d;
L_0x20c2350/d .functor AND 1, L_0x20c18a0, L_0x20c1f80, L_0x20c20e0, L_0x20c21a0;
L_0x20c2350 .delay 1 (80,80,80) L_0x20c2350/d;
L_0x20c2500/d .functor AND 1, L_0x20c18a0, L_0x20c0f60, L_0x20c20e0, L_0x20c21a0;
L_0x20c2500 .delay 1 (80,80,80) L_0x20c2500/d;
L_0x20c2710/d .functor AND 1, L_0x20c1520, L_0x20c1f80, L_0x20c1000, L_0x20c21a0;
L_0x20c2710 .delay 1 (80,80,80) L_0x20c2710/d;
L_0x20c28f0/d .functor AND 1, L_0x20c18a0, L_0x20c0f60, L_0x20c1000, L_0x20c21a0;
L_0x20c28f0 .delay 1 (80,80,80) L_0x20c28f0/d;
L_0x20c2ac0/d .functor AND 1, L_0x20c0c50, L_0x20c1f80, L_0x20c20e0, L_0x20c10a0;
L_0x20c2ac0 .delay 1 (80,80,80) L_0x20c2ac0/d;
L_0x20c2ca0/d .functor AND 1, L_0x20c0430, L_0x20c0f60, L_0x20c20e0, L_0x20c10a0;
L_0x20c2ca0 .delay 1 (80,80,80) L_0x20c2ca0/d;
L_0x20c2a50/d .functor AND 1, L_0x20c1460, L_0x20c1f80, L_0x20c1000, L_0x20c10a0;
L_0x20c2a50 .delay 1 (80,80,80) L_0x20c2a50/d;
L_0x20c3080/d .functor AND 1, L_0x20be7b0, L_0x20c0f60, L_0x20c1000, L_0x20c10a0;
L_0x20c3080 .delay 1 (80,80,80) L_0x20c3080/d;
L_0x20c3220/0/0 .functor OR 1, L_0x20c2350, L_0x20c2500, L_0x20c2710, L_0x20c2ac0;
L_0x20c3220/0/4 .functor OR 1, L_0x20c2ca0, L_0x20c2a50, L_0x20c3080, L_0x20c28f0;
L_0x20c3220/d .functor OR 1, L_0x20c3220/0/0, L_0x20c3220/0/4, C4<0>, C4<0>;
L_0x20c3220 .delay 1 (160,160,160) L_0x20c3220/d;
v0x1f60cf0_0 .net "a", 0 0, L_0x20c3610;  1 drivers
v0x1f60db0_0 .net "addSub", 0 0, L_0x20c18a0;  1 drivers
v0x1f60e80_0 .net "andRes", 0 0, L_0x20c0c50;  1 drivers
v0x1f60f50_0 .net "b", 0 0, L_0x2098740;  1 drivers
v0x1f61020_0 .net "carryIn", 0 0, L_0x20c0ec0;  1 drivers
v0x1f610c0_0 .net "carryOut", 0 0, L_0x20c1d80;  1 drivers
v0x1f61190_0 .net "initialResult", 0 0, L_0x20c3220;  1 drivers
v0x1f61230_0 .net "isAdd", 0 0, L_0x20c2350;  1 drivers
v0x1f612d0_0 .net "isAnd", 0 0, L_0x20c2ac0;  1 drivers
v0x1f61400_0 .net "isNand", 0 0, L_0x20c2ca0;  1 drivers
v0x1f614a0_0 .net "isNor", 0 0, L_0x20c2a50;  1 drivers
v0x1f61540_0 .net "isOr", 0 0, L_0x20c3080;  1 drivers
v0x1f61600_0 .net "isSLT", 0 0, L_0x20c28f0;  1 drivers
v0x1f616c0_0 .net "isSub", 0 0, L_0x20c2500;  1 drivers
v0x1f61780_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f61820_0 .net "isXor", 0 0, L_0x20c2710;  1 drivers
v0x1f618e0_0 .net "nandRes", 0 0, L_0x20c0430;  1 drivers
v0x1f61a90_0 .net "norRes", 0 0, L_0x20c1460;  1 drivers
v0x1f61b30_0 .net "orRes", 0 0, L_0x20be7b0;  1 drivers
v0x1f61bd0_0 .net "s0", 0 0, L_0x20c0f60;  1 drivers
v0x1f61c70_0 .net "s0inv", 0 0, L_0x20c1f80;  1 drivers
v0x1f61d30_0 .net "s1", 0 0, L_0x20c1000;  1 drivers
v0x1f61df0_0 .net "s1inv", 0 0, L_0x20c20e0;  1 drivers
v0x1f61eb0_0 .net "s2", 0 0, L_0x20c10a0;  1 drivers
v0x1f61f70_0 .net "s2inv", 0 0, L_0x20c21a0;  1 drivers
v0x1f62010_0 .net "xorRes", 0 0, L_0x20c1520;  1 drivers
S_0x1f600f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f5fdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20c1680/d .functor XOR 1, L_0x2098740, L_0x20d7110, C4<0>, C4<0>;
L_0x20c1680 .delay 1 (40,40,40) L_0x20c1680/d;
L_0x20c1740/d .functor XOR 1, L_0x20c3610, L_0x20c1680, C4<0>, C4<0>;
L_0x20c1740 .delay 1 (40,40,40) L_0x20c1740/d;
L_0x20c18a0/d .functor XOR 1, L_0x20c1740, L_0x20c0ec0, C4<0>, C4<0>;
L_0x20c18a0 .delay 1 (40,40,40) L_0x20c18a0/d;
L_0x20c1aa0/d .functor AND 1, L_0x20c3610, L_0x20c1680, C4<1>, C4<1>;
L_0x20c1aa0 .delay 1 (40,40,40) L_0x20c1aa0/d;
L_0x20c1d10/d .functor AND 1, L_0x20c1740, L_0x20c0ec0, C4<1>, C4<1>;
L_0x20c1d10 .delay 1 (40,40,40) L_0x20c1d10/d;
L_0x20c1d80/d .functor OR 1, L_0x20c1aa0, L_0x20c1d10, C4<0>, C4<0>;
L_0x20c1d80 .delay 1 (40,40,40) L_0x20c1d80/d;
v0x1f60380_0 .net "AandB", 0 0, L_0x20c1aa0;  1 drivers
v0x1f60460_0 .net "BxorSub", 0 0, L_0x20c1680;  1 drivers
v0x1f60520_0 .net "a", 0 0, L_0x20c3610;  alias, 1 drivers
v0x1f605f0_0 .net "b", 0 0, L_0x2098740;  alias, 1 drivers
v0x1f606b0_0 .net "carryin", 0 0, L_0x20c0ec0;  alias, 1 drivers
v0x1f607c0_0 .net "carryout", 0 0, L_0x20c1d80;  alias, 1 drivers
v0x1f60880_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f60920_0 .net "res", 0 0, L_0x20c18a0;  alias, 1 drivers
v0x1f609e0_0 .net "xAorB", 0 0, L_0x20c1740;  1 drivers
v0x1f60b30_0 .net "xAorBandCin", 0 0, L_0x20c1d10;  1 drivers
S_0x1f621d0 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f62390 .param/l "i" 0 3 165, +C4<011010>;
S_0x1f62450 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f621d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20c36b0/d .functor AND 1, L_0x20c6330, L_0x20c6490, C4<1>, C4<1>;
L_0x20c36b0 .delay 1 (40,40,40) L_0x20c36b0/d;
L_0x20be870/d .functor NAND 1, L_0x20c6330, L_0x20c6490, C4<1>, C4<1>;
L_0x20be870 .delay 1 (20,20,20) L_0x20be870/d;
L_0x20c2e90/d .functor OR 1, L_0x20c6330, L_0x20c6490, C4<0>, C4<0>;
L_0x20c2e90 .delay 1 (40,40,40) L_0x20c2e90/d;
L_0x20c1270/d .functor NOR 1, L_0x20c6330, L_0x20c6490, C4<0>, C4<0>;
L_0x20c1270 .delay 1 (20,20,20) L_0x20c1270/d;
L_0x20c4150/d .functor XOR 1, L_0x20c6330, L_0x20c6490, C4<0>, C4<0>;
L_0x20c4150 .delay 1 (40,40,40) L_0x20c4150/d;
L_0x20c4ca0/d .functor NOT 1, L_0x20c6770, C4<0>, C4<0>, C4<0>;
L_0x20c4ca0 .delay 1 (10,10,10) L_0x20c4ca0/d;
L_0x20c4e00/d .functor NOT 1, L_0x20c3b80, C4<0>, C4<0>, C4<0>;
L_0x20c4e00 .delay 1 (10,10,10) L_0x20c4e00/d;
L_0x20c4ec0/d .functor NOT 1, L_0x20c3c20, C4<0>, C4<0>, C4<0>;
L_0x20c4ec0 .delay 1 (10,10,10) L_0x20c4ec0/d;
L_0x20c5070/d .functor AND 1, L_0x20c45c0, L_0x20c4ca0, L_0x20c4e00, L_0x20c4ec0;
L_0x20c5070 .delay 1 (80,80,80) L_0x20c5070/d;
L_0x20c5220/d .functor AND 1, L_0x20c45c0, L_0x20c6770, L_0x20c4e00, L_0x20c4ec0;
L_0x20c5220 .delay 1 (80,80,80) L_0x20c5220/d;
L_0x20c5430/d .functor AND 1, L_0x20c4150, L_0x20c4ca0, L_0x20c3b80, L_0x20c4ec0;
L_0x20c5430 .delay 1 (80,80,80) L_0x20c5430/d;
L_0x20c5610/d .functor AND 1, L_0x20c45c0, L_0x20c6770, L_0x20c3b80, L_0x20c4ec0;
L_0x20c5610 .delay 1 (80,80,80) L_0x20c5610/d;
L_0x20c57e0/d .functor AND 1, L_0x20c36b0, L_0x20c4ca0, L_0x20c4e00, L_0x20c3c20;
L_0x20c57e0 .delay 1 (80,80,80) L_0x20c57e0/d;
L_0x20c59c0/d .functor AND 1, L_0x20be870, L_0x20c6770, L_0x20c4e00, L_0x20c3c20;
L_0x20c59c0 .delay 1 (80,80,80) L_0x20c59c0/d;
L_0x20c5770/d .functor AND 1, L_0x20c1270, L_0x20c4ca0, L_0x20c3b80, L_0x20c3c20;
L_0x20c5770 .delay 1 (80,80,80) L_0x20c5770/d;
L_0x20c5da0/d .functor AND 1, L_0x20c2e90, L_0x20c6770, L_0x20c3b80, L_0x20c3c20;
L_0x20c5da0 .delay 1 (80,80,80) L_0x20c5da0/d;
L_0x20c5f40/0/0 .functor OR 1, L_0x20c5070, L_0x20c5220, L_0x20c5430, L_0x20c57e0;
L_0x20c5f40/0/4 .functor OR 1, L_0x20c59c0, L_0x20c5770, L_0x20c5da0, L_0x20c5610;
L_0x20c5f40/d .functor OR 1, L_0x20c5f40/0/0, L_0x20c5f40/0/4, C4<0>, C4<0>;
L_0x20c5f40 .delay 1 (160,160,160) L_0x20c5f40/d;
v0x1f63390_0 .net "a", 0 0, L_0x20c6330;  1 drivers
v0x1f63450_0 .net "addSub", 0 0, L_0x20c45c0;  1 drivers
v0x1f63520_0 .net "andRes", 0 0, L_0x20c36b0;  1 drivers
v0x1f635f0_0 .net "b", 0 0, L_0x20c6490;  1 drivers
v0x1f636c0_0 .net "carryIn", 0 0, L_0x20c6640;  1 drivers
v0x1f63760_0 .net "carryOut", 0 0, L_0x20c4aa0;  1 drivers
v0x1f63830_0 .net "initialResult", 0 0, L_0x20c5f40;  1 drivers
v0x1f638d0_0 .net "isAdd", 0 0, L_0x20c5070;  1 drivers
v0x1f63970_0 .net "isAnd", 0 0, L_0x20c57e0;  1 drivers
v0x1f63aa0_0 .net "isNand", 0 0, L_0x20c59c0;  1 drivers
v0x1f63b40_0 .net "isNor", 0 0, L_0x20c5770;  1 drivers
v0x1f63be0_0 .net "isOr", 0 0, L_0x20c5da0;  1 drivers
v0x1f63ca0_0 .net "isSLT", 0 0, L_0x20c5610;  1 drivers
v0x1f63d60_0 .net "isSub", 0 0, L_0x20c5220;  1 drivers
v0x1f63e20_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f63ec0_0 .net "isXor", 0 0, L_0x20c5430;  1 drivers
v0x1f63f80_0 .net "nandRes", 0 0, L_0x20be870;  1 drivers
v0x1f64130_0 .net "norRes", 0 0, L_0x20c1270;  1 drivers
v0x1f641d0_0 .net "orRes", 0 0, L_0x20c2e90;  1 drivers
v0x1f64270_0 .net "s0", 0 0, L_0x20c6770;  1 drivers
v0x1f64310_0 .net "s0inv", 0 0, L_0x20c4ca0;  1 drivers
v0x1f643d0_0 .net "s1", 0 0, L_0x20c3b80;  1 drivers
v0x1f64490_0 .net "s1inv", 0 0, L_0x20c4e00;  1 drivers
v0x1f64550_0 .net "s2", 0 0, L_0x20c3c20;  1 drivers
v0x1f64610_0 .net "s2inv", 0 0, L_0x20c4ec0;  1 drivers
v0x1f646d0_0 .net "xorRes", 0 0, L_0x20c4150;  1 drivers
S_0x1f62750 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f62450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20c42b0/d .functor XOR 1, L_0x20c6490, L_0x20d7110, C4<0>, C4<0>;
L_0x20c42b0 .delay 1 (40,40,40) L_0x20c42b0/d;
L_0x20c4410/d .functor XOR 1, L_0x20c6330, L_0x20c42b0, C4<0>, C4<0>;
L_0x20c4410 .delay 1 (40,40,40) L_0x20c4410/d;
L_0x20c45c0/d .functor XOR 1, L_0x20c4410, L_0x20c6640, C4<0>, C4<0>;
L_0x20c45c0 .delay 1 (40,40,40) L_0x20c45c0/d;
L_0x20c47c0/d .functor AND 1, L_0x20c6330, L_0x20c42b0, C4<1>, C4<1>;
L_0x20c47c0 .delay 1 (40,40,40) L_0x20c47c0/d;
L_0x20c4a30/d .functor AND 1, L_0x20c4410, L_0x20c6640, C4<1>, C4<1>;
L_0x20c4a30 .delay 1 (40,40,40) L_0x20c4a30/d;
L_0x20c4aa0/d .functor OR 1, L_0x20c47c0, L_0x20c4a30, C4<0>, C4<0>;
L_0x20c4aa0 .delay 1 (40,40,40) L_0x20c4aa0/d;
v0x1f62a20_0 .net "AandB", 0 0, L_0x20c47c0;  1 drivers
v0x1f62b00_0 .net "BxorSub", 0 0, L_0x20c42b0;  1 drivers
v0x1f62bc0_0 .net "a", 0 0, L_0x20c6330;  alias, 1 drivers
v0x1f62c90_0 .net "b", 0 0, L_0x20c6490;  alias, 1 drivers
v0x1f62d50_0 .net "carryin", 0 0, L_0x20c6640;  alias, 1 drivers
v0x1f62e60_0 .net "carryout", 0 0, L_0x20c4aa0;  alias, 1 drivers
v0x1f62f20_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f62fc0_0 .net "res", 0 0, L_0x20c45c0;  alias, 1 drivers
v0x1f63080_0 .net "xAorB", 0 0, L_0x20c4410;  1 drivers
v0x1f631d0_0 .net "xAorBandCin", 0 0, L_0x20c4a30;  1 drivers
S_0x1f648b0 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f64a70 .param/l "i" 0 3 165, +C4<011011>;
S_0x1f64b30 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f648b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20c63d0/d .functor AND 1, L_0x20c8db0, L_0x20c8f10, C4<1>, C4<1>;
L_0x20c63d0 .delay 1 (40,40,40) L_0x20c63d0/d;
L_0x20c5bb0/d .functor NAND 1, L_0x20c8db0, L_0x20c8f10, C4<1>, C4<1>;
L_0x20c5bb0 .delay 1 (20,20,20) L_0x20c5bb0/d;
L_0x20c3d60/d .functor OR 1, L_0x20c8db0, L_0x20c8f10, C4<0>, C4<0>;
L_0x20c3d60 .delay 1 (40,40,40) L_0x20c3d60/d;
L_0x20c3fa0/d .functor NOR 1, L_0x20c8db0, L_0x20c8f10, C4<0>, C4<0>;
L_0x20c3fa0 .delay 1 (20,20,20) L_0x20c3fa0/d;
L_0x20c6d30/d .functor XOR 1, L_0x20c8db0, L_0x20c8f10, C4<0>, C4<0>;
L_0x20c6d30 .delay 1 (40,40,40) L_0x20c6d30/d;
L_0x20c7770/d .functor NOT 1, L_0x20c68b0, C4<0>, C4<0>, C4<0>;
L_0x20c7770 .delay 1 (10,10,10) L_0x20c7770/d;
L_0x20c78d0/d .functor NOT 1, L_0x20c6950, C4<0>, C4<0>, C4<0>;
L_0x20c78d0 .delay 1 (10,10,10) L_0x20c78d0/d;
L_0x20c7990/d .functor NOT 1, L_0x20c69f0, C4<0>, C4<0>, C4<0>;
L_0x20c7990 .delay 1 (10,10,10) L_0x20c7990/d;
L_0x20c7b40/d .functor AND 1, L_0x20c70b0, L_0x20c7770, L_0x20c78d0, L_0x20c7990;
L_0x20c7b40 .delay 1 (80,80,80) L_0x20c7b40/d;
L_0x20c7cf0/d .functor AND 1, L_0x20c70b0, L_0x20c68b0, L_0x20c78d0, L_0x20c7990;
L_0x20c7cf0 .delay 1 (80,80,80) L_0x20c7cf0/d;
L_0x20c7f00/d .functor AND 1, L_0x20c6d30, L_0x20c7770, L_0x20c6950, L_0x20c7990;
L_0x20c7f00 .delay 1 (80,80,80) L_0x20c7f00/d;
L_0x20c80e0/d .functor AND 1, L_0x20c70b0, L_0x20c68b0, L_0x20c6950, L_0x20c7990;
L_0x20c80e0 .delay 1 (80,80,80) L_0x20c80e0/d;
L_0x20c82b0/d .functor AND 1, L_0x20c63d0, L_0x20c7770, L_0x20c78d0, L_0x20c69f0;
L_0x20c82b0 .delay 1 (80,80,80) L_0x20c82b0/d;
L_0x20c8490/d .functor AND 1, L_0x20c5bb0, L_0x20c68b0, L_0x20c78d0, L_0x20c69f0;
L_0x20c8490 .delay 1 (80,80,80) L_0x20c8490/d;
L_0x20c8240/d .functor AND 1, L_0x20c3fa0, L_0x20c7770, L_0x20c6950, L_0x20c69f0;
L_0x20c8240 .delay 1 (80,80,80) L_0x20c8240/d;
L_0x20c8820/d .functor AND 1, L_0x20c3d60, L_0x20c68b0, L_0x20c6950, L_0x20c69f0;
L_0x20c8820 .delay 1 (80,80,80) L_0x20c8820/d;
L_0x20c89c0/0/0 .functor OR 1, L_0x20c7b40, L_0x20c7cf0, L_0x20c7f00, L_0x20c82b0;
L_0x20c89c0/0/4 .functor OR 1, L_0x20c8490, L_0x20c8240, L_0x20c8820, L_0x20c80e0;
L_0x20c89c0/d .functor OR 1, L_0x20c89c0/0/0, L_0x20c89c0/0/4, C4<0>, C4<0>;
L_0x20c89c0 .delay 1 (160,160,160) L_0x20c89c0/d;
v0x1f65a30_0 .net "a", 0 0, L_0x20c8db0;  1 drivers
v0x1f65af0_0 .net "addSub", 0 0, L_0x20c70b0;  1 drivers
v0x1f65bc0_0 .net "andRes", 0 0, L_0x20c63d0;  1 drivers
v0x1f65c90_0 .net "b", 0 0, L_0x20c8f10;  1 drivers
v0x1f65d60_0 .net "carryIn", 0 0, L_0x20c6810;  1 drivers
v0x1f65e00_0 .net "carryOut", 0 0, L_0x20c7570;  1 drivers
v0x1f65ed0_0 .net "initialResult", 0 0, L_0x20c89c0;  1 drivers
v0x1f65f70_0 .net "isAdd", 0 0, L_0x20c7b40;  1 drivers
v0x1f66010_0 .net "isAnd", 0 0, L_0x20c82b0;  1 drivers
v0x1f66140_0 .net "isNand", 0 0, L_0x20c8490;  1 drivers
v0x1f661e0_0 .net "isNor", 0 0, L_0x20c8240;  1 drivers
v0x1f66280_0 .net "isOr", 0 0, L_0x20c8820;  1 drivers
v0x1f66340_0 .net "isSLT", 0 0, L_0x20c80e0;  1 drivers
v0x1f66400_0 .net "isSub", 0 0, L_0x20c7cf0;  1 drivers
v0x1f664c0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f66560_0 .net "isXor", 0 0, L_0x20c7f00;  1 drivers
v0x1f66620_0 .net "nandRes", 0 0, L_0x20c5bb0;  1 drivers
v0x1f667d0_0 .net "norRes", 0 0, L_0x20c3fa0;  1 drivers
v0x1f66870_0 .net "orRes", 0 0, L_0x20c3d60;  1 drivers
v0x1f66910_0 .net "s0", 0 0, L_0x20c68b0;  1 drivers
v0x1f669b0_0 .net "s0inv", 0 0, L_0x20c7770;  1 drivers
v0x1f66a70_0 .net "s1", 0 0, L_0x20c6950;  1 drivers
v0x1f66b30_0 .net "s1inv", 0 0, L_0x20c78d0;  1 drivers
v0x1f66bf0_0 .net "s2", 0 0, L_0x20c69f0;  1 drivers
v0x1f66cb0_0 .net "s2inv", 0 0, L_0x20c7990;  1 drivers
v0x1f66d70_0 .net "xorRes", 0 0, L_0x20c6d30;  1 drivers
S_0x1f64e30 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f64b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20c6da0/d .functor XOR 1, L_0x20c8f10, L_0x20d7110, C4<0>, C4<0>;
L_0x20c6da0 .delay 1 (40,40,40) L_0x20c6da0/d;
L_0x20c6f00/d .functor XOR 1, L_0x20c8db0, L_0x20c6da0, C4<0>, C4<0>;
L_0x20c6f00 .delay 1 (40,40,40) L_0x20c6f00/d;
L_0x20c70b0/d .functor XOR 1, L_0x20c6f00, L_0x20c6810, C4<0>, C4<0>;
L_0x20c70b0 .delay 1 (40,40,40) L_0x20c70b0/d;
L_0x20c72b0/d .functor AND 1, L_0x20c8db0, L_0x20c6da0, C4<1>, C4<1>;
L_0x20c72b0 .delay 1 (40,40,40) L_0x20c72b0/d;
L_0x20c3dd0/d .functor AND 1, L_0x20c6f00, L_0x20c6810, C4<1>, C4<1>;
L_0x20c3dd0 .delay 1 (40,40,40) L_0x20c3dd0/d;
L_0x20c7570/d .functor OR 1, L_0x20c72b0, L_0x20c3dd0, C4<0>, C4<0>;
L_0x20c7570 .delay 1 (40,40,40) L_0x20c7570/d;
v0x1f650c0_0 .net "AandB", 0 0, L_0x20c72b0;  1 drivers
v0x1f651a0_0 .net "BxorSub", 0 0, L_0x20c6da0;  1 drivers
v0x1f65260_0 .net "a", 0 0, L_0x20c8db0;  alias, 1 drivers
v0x1f65330_0 .net "b", 0 0, L_0x20c8f10;  alias, 1 drivers
v0x1f653f0_0 .net "carryin", 0 0, L_0x20c6810;  alias, 1 drivers
v0x1f65500_0 .net "carryout", 0 0, L_0x20c7570;  alias, 1 drivers
v0x1f655c0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f65660_0 .net "res", 0 0, L_0x20c70b0;  alias, 1 drivers
v0x1f65720_0 .net "xAorB", 0 0, L_0x20c6f00;  1 drivers
v0x1f65870_0 .net "xAorBandCin", 0 0, L_0x20c3dd0;  1 drivers
S_0x1f66f50 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f67110 .param/l "i" 0 3 165, +C4<011100>;
S_0x1f671d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f66f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20c8e50/d .functor AND 1, L_0x20cb7c0, L_0x20cb920, C4<1>, C4<1>;
L_0x20c8e50 .delay 1 (40,40,40) L_0x20c8e50/d;
L_0x20c8680/d .functor NAND 1, L_0x20cb7c0, L_0x20cb920, C4<1>, C4<1>;
L_0x20c8680 .delay 1 (20,20,20) L_0x20c8680/d;
L_0x20c6b30/d .functor OR 1, L_0x20cb7c0, L_0x20cb920, C4<0>, C4<0>;
L_0x20c6b30 .delay 1 (40,40,40) L_0x20c6b30/d;
L_0x20c96a0/d .functor NOR 1, L_0x20cb7c0, L_0x20cb920, C4<0>, C4<0>;
L_0x20c96a0 .delay 1 (20,20,20) L_0x20c96a0/d;
L_0x20c9760/d .functor XOR 1, L_0x20cb7c0, L_0x20cb920, C4<0>, C4<0>;
L_0x20c9760 .delay 1 (40,40,40) L_0x20c9760/d;
L_0x20ca1f0/d .functor NOT 1, L_0x20cbc00, C4<0>, C4<0>, C4<0>;
L_0x20ca1f0 .delay 1 (10,10,10) L_0x20ca1f0/d;
L_0x1f68770/d .functor NOT 1, L_0x20c90c0, C4<0>, C4<0>, C4<0>;
L_0x1f68770 .delay 1 (10,10,10) L_0x1f68770/d;
L_0x20ca3a0/d .functor NOT 1, L_0x20c9160, C4<0>, C4<0>, C4<0>;
L_0x20ca3a0 .delay 1 (10,10,10) L_0x20ca3a0/d;
L_0x20ca550/d .functor AND 1, L_0x20c9b30, L_0x20ca1f0, L_0x1f68770, L_0x20ca3a0;
L_0x20ca550 .delay 1 (80,80,80) L_0x20ca550/d;
L_0x20ca700/d .functor AND 1, L_0x20c9b30, L_0x20cbc00, L_0x1f68770, L_0x20ca3a0;
L_0x20ca700 .delay 1 (80,80,80) L_0x20ca700/d;
L_0x20ca910/d .functor AND 1, L_0x20c9760, L_0x20ca1f0, L_0x20c90c0, L_0x20ca3a0;
L_0x20ca910 .delay 1 (80,80,80) L_0x20ca910/d;
L_0x20caaf0/d .functor AND 1, L_0x20c9b30, L_0x20cbc00, L_0x20c90c0, L_0x20ca3a0;
L_0x20caaf0 .delay 1 (80,80,80) L_0x20caaf0/d;
L_0x20cacc0/d .functor AND 1, L_0x20c8e50, L_0x20ca1f0, L_0x1f68770, L_0x20c9160;
L_0x20cacc0 .delay 1 (80,80,80) L_0x20cacc0/d;
L_0x20caea0/d .functor AND 1, L_0x20c8680, L_0x20cbc00, L_0x1f68770, L_0x20c9160;
L_0x20caea0 .delay 1 (80,80,80) L_0x20caea0/d;
L_0x20cac50/d .functor AND 1, L_0x20c96a0, L_0x20ca1f0, L_0x20c90c0, L_0x20c9160;
L_0x20cac50 .delay 1 (80,80,80) L_0x20cac50/d;
L_0x20cb230/d .functor AND 1, L_0x20c6b30, L_0x20cbc00, L_0x20c90c0, L_0x20c9160;
L_0x20cb230 .delay 1 (80,80,80) L_0x20cb230/d;
L_0x20cb3d0/0/0 .functor OR 1, L_0x20ca550, L_0x20ca700, L_0x20ca910, L_0x20cacc0;
L_0x20cb3d0/0/4 .functor OR 1, L_0x20caea0, L_0x20cac50, L_0x20cb230, L_0x20caaf0;
L_0x20cb3d0/d .functor OR 1, L_0x20cb3d0/0/0, L_0x20cb3d0/0/4, C4<0>, C4<0>;
L_0x20cb3d0 .delay 1 (160,160,160) L_0x20cb3d0/d;
v0x1f680d0_0 .net "a", 0 0, L_0x20cb7c0;  1 drivers
v0x1f68190_0 .net "addSub", 0 0, L_0x20c9b30;  1 drivers
v0x1f68260_0 .net "andRes", 0 0, L_0x20c8e50;  1 drivers
v0x1f68330_0 .net "b", 0 0, L_0x20cb920;  1 drivers
v0x1f68400_0 .net "carryIn", 0 0, L_0x20cbad0;  1 drivers
v0x1f684a0_0 .net "carryOut", 0 0, L_0x20c9ff0;  1 drivers
v0x1f68570_0 .net "initialResult", 0 0, L_0x20cb3d0;  1 drivers
v0x1f68610_0 .net "isAdd", 0 0, L_0x20ca550;  1 drivers
v0x1f686b0_0 .net "isAnd", 0 0, L_0x20cacc0;  1 drivers
v0x1f687e0_0 .net "isNand", 0 0, L_0x20caea0;  1 drivers
v0x1f68880_0 .net "isNor", 0 0, L_0x20cac50;  1 drivers
v0x1f68920_0 .net "isOr", 0 0, L_0x20cb230;  1 drivers
v0x1f689e0_0 .net "isSLT", 0 0, L_0x20caaf0;  1 drivers
v0x1f68aa0_0 .net "isSub", 0 0, L_0x20ca700;  1 drivers
v0x1f68b60_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f68c00_0 .net "isXor", 0 0, L_0x20ca910;  1 drivers
v0x1f68cc0_0 .net "nandRes", 0 0, L_0x20c8680;  1 drivers
v0x1f68e70_0 .net "norRes", 0 0, L_0x20c96a0;  1 drivers
v0x1f68f10_0 .net "orRes", 0 0, L_0x20c6b30;  1 drivers
v0x1f68fb0_0 .net "s0", 0 0, L_0x20cbc00;  1 drivers
v0x1f69050_0 .net "s0inv", 0 0, L_0x20ca1f0;  1 drivers
v0x1f69110_0 .net "s1", 0 0, L_0x20c90c0;  1 drivers
v0x1f691d0_0 .net "s1inv", 0 0, L_0x1f68770;  1 drivers
v0x1f69290_0 .net "s2", 0 0, L_0x20c9160;  1 drivers
v0x1f69350_0 .net "s2inv", 0 0, L_0x20ca3a0;  1 drivers
v0x1f69410_0 .net "xorRes", 0 0, L_0x20c9760;  1 drivers
S_0x1f674d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f671d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20c98c0/d .functor XOR 1, L_0x20cb920, L_0x20d7110, C4<0>, C4<0>;
L_0x20c98c0 .delay 1 (40,40,40) L_0x20c98c0/d;
L_0x20c9980/d .functor XOR 1, L_0x20cb7c0, L_0x20c98c0, C4<0>, C4<0>;
L_0x20c9980 .delay 1 (40,40,40) L_0x20c9980/d;
L_0x20c9b30/d .functor XOR 1, L_0x20c9980, L_0x20cbad0, C4<0>, C4<0>;
L_0x20c9b30 .delay 1 (40,40,40) L_0x20c9b30/d;
L_0x20c9d30/d .functor AND 1, L_0x20cb7c0, L_0x20c98c0, C4<1>, C4<1>;
L_0x20c9d30 .delay 1 (40,40,40) L_0x20c9d30/d;
L_0x20c6ba0/d .functor AND 1, L_0x20c9980, L_0x20cbad0, C4<1>, C4<1>;
L_0x20c6ba0 .delay 1 (40,40,40) L_0x20c6ba0/d;
L_0x20c9ff0/d .functor OR 1, L_0x20c9d30, L_0x20c6ba0, C4<0>, C4<0>;
L_0x20c9ff0 .delay 1 (40,40,40) L_0x20c9ff0/d;
v0x1f67760_0 .net "AandB", 0 0, L_0x20c9d30;  1 drivers
v0x1f67840_0 .net "BxorSub", 0 0, L_0x20c98c0;  1 drivers
v0x1f67900_0 .net "a", 0 0, L_0x20cb7c0;  alias, 1 drivers
v0x1f679d0_0 .net "b", 0 0, L_0x20cb920;  alias, 1 drivers
v0x1f67a90_0 .net "carryin", 0 0, L_0x20cbad0;  alias, 1 drivers
v0x1f67ba0_0 .net "carryout", 0 0, L_0x20c9ff0;  alias, 1 drivers
v0x1f67c60_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f67d00_0 .net "res", 0 0, L_0x20c9b30;  alias, 1 drivers
v0x1f67dc0_0 .net "xAorB", 0 0, L_0x20c9980;  1 drivers
v0x1f67f10_0 .net "xAorBandCin", 0 0, L_0x20c6ba0;  1 drivers
S_0x1f695f0 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f697b0 .param/l "i" 0 3 165, +C4<011101>;
S_0x1f69870 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f695f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20cb860/d .functor AND 1, L_0x20ce250, L_0x20ce3b0, C4<1>, C4<1>;
L_0x20cb860 .delay 1 (40,40,40) L_0x20cb860/d;
L_0x20cb090/d .functor NAND 1, L_0x20ce250, L_0x20ce3b0, C4<1>, C4<1>;
L_0x20cb090 .delay 1 (20,20,20) L_0x20cb090/d;
L_0x20c92f0/d .functor OR 1, L_0x20ce250, L_0x20ce3b0, C4<0>, C4<0>;
L_0x20c92f0 .delay 1 (40,40,40) L_0x20c92f0/d;
L_0x20c9490/d .functor NOR 1, L_0x20ce250, L_0x20ce3b0, C4<0>, C4<0>;
L_0x20c9490 .delay 1 (20,20,20) L_0x20c9490/d;
L_0x20cc220/d .functor XOR 1, L_0x20ce250, L_0x20ce3b0, C4<0>, C4<0>;
L_0x20cc220 .delay 1 (40,40,40) L_0x20cc220/d;
L_0x20ccc80/d .functor NOT 1, L_0x20a3690, C4<0>, C4<0>, C4<0>;
L_0x20ccc80 .delay 1 (10,10,10) L_0x20ccc80/d;
L_0x1f6ae10/d .functor NOT 1, L_0x20a3730, C4<0>, C4<0>, C4<0>;
L_0x1f6ae10 .delay 1 (10,10,10) L_0x1f6ae10/d;
L_0x20cce30/d .functor NOT 1, L_0x20cbca0, C4<0>, C4<0>, C4<0>;
L_0x20cce30 .delay 1 (10,10,10) L_0x20cce30/d;
L_0x20ccfe0/d .functor AND 1, L_0x20cc5a0, L_0x20ccc80, L_0x1f6ae10, L_0x20cce30;
L_0x20ccfe0 .delay 1 (80,80,80) L_0x20ccfe0/d;
L_0x20cd190/d .functor AND 1, L_0x20cc5a0, L_0x20a3690, L_0x1f6ae10, L_0x20cce30;
L_0x20cd190 .delay 1 (80,80,80) L_0x20cd190/d;
L_0x20cd3a0/d .functor AND 1, L_0x20cc220, L_0x20ccc80, L_0x20a3730, L_0x20cce30;
L_0x20cd3a0 .delay 1 (80,80,80) L_0x20cd3a0/d;
L_0x20cd580/d .functor AND 1, L_0x20cc5a0, L_0x20a3690, L_0x20a3730, L_0x20cce30;
L_0x20cd580 .delay 1 (80,80,80) L_0x20cd580/d;
L_0x20cd750/d .functor AND 1, L_0x20cb860, L_0x20ccc80, L_0x1f6ae10, L_0x20cbca0;
L_0x20cd750 .delay 1 (80,80,80) L_0x20cd750/d;
L_0x20cd930/d .functor AND 1, L_0x20cb090, L_0x20a3690, L_0x1f6ae10, L_0x20cbca0;
L_0x20cd930 .delay 1 (80,80,80) L_0x20cd930/d;
L_0x20cd6e0/d .functor AND 1, L_0x20c9490, L_0x20ccc80, L_0x20a3730, L_0x20cbca0;
L_0x20cd6e0 .delay 1 (80,80,80) L_0x20cd6e0/d;
L_0x20cdcc0/d .functor AND 1, L_0x20c92f0, L_0x20a3690, L_0x20a3730, L_0x20cbca0;
L_0x20cdcc0 .delay 1 (80,80,80) L_0x20cdcc0/d;
L_0x20cde60/0/0 .functor OR 1, L_0x20ccfe0, L_0x20cd190, L_0x20cd3a0, L_0x20cd750;
L_0x20cde60/0/4 .functor OR 1, L_0x20cd930, L_0x20cd6e0, L_0x20cdcc0, L_0x20cd580;
L_0x20cde60/d .functor OR 1, L_0x20cde60/0/0, L_0x20cde60/0/4, C4<0>, C4<0>;
L_0x20cde60 .delay 1 (160,160,160) L_0x20cde60/d;
v0x1f6a770_0 .net "a", 0 0, L_0x20ce250;  1 drivers
v0x1f6a830_0 .net "addSub", 0 0, L_0x20cc5a0;  1 drivers
v0x1f6a900_0 .net "andRes", 0 0, L_0x20cb860;  1 drivers
v0x1f6a9d0_0 .net "b", 0 0, L_0x20ce3b0;  1 drivers
v0x1f6aaa0_0 .net "carryIn", 0 0, L_0x20a35f0;  1 drivers
v0x1f6ab40_0 .net "carryOut", 0 0, L_0x20cca80;  1 drivers
v0x1f6ac10_0 .net "initialResult", 0 0, L_0x20cde60;  1 drivers
v0x1f6acb0_0 .net "isAdd", 0 0, L_0x20ccfe0;  1 drivers
v0x1f6ad50_0 .net "isAnd", 0 0, L_0x20cd750;  1 drivers
v0x1f6ae80_0 .net "isNand", 0 0, L_0x20cd930;  1 drivers
v0x1f6af20_0 .net "isNor", 0 0, L_0x20cd6e0;  1 drivers
v0x1f6afc0_0 .net "isOr", 0 0, L_0x20cdcc0;  1 drivers
v0x1f6b080_0 .net "isSLT", 0 0, L_0x20cd580;  1 drivers
v0x1f6b140_0 .net "isSub", 0 0, L_0x20cd190;  1 drivers
v0x1f6b200_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f6b2a0_0 .net "isXor", 0 0, L_0x20cd3a0;  1 drivers
v0x1f6b360_0 .net "nandRes", 0 0, L_0x20cb090;  1 drivers
v0x1f6b510_0 .net "norRes", 0 0, L_0x20c9490;  1 drivers
v0x1f6b5b0_0 .net "orRes", 0 0, L_0x20c92f0;  1 drivers
v0x1f6b650_0 .net "s0", 0 0, L_0x20a3690;  1 drivers
v0x1f6b6f0_0 .net "s0inv", 0 0, L_0x20ccc80;  1 drivers
v0x1f6b7b0_0 .net "s1", 0 0, L_0x20a3730;  1 drivers
v0x1f6b870_0 .net "s1inv", 0 0, L_0x1f6ae10;  1 drivers
v0x1f6b930_0 .net "s2", 0 0, L_0x20cbca0;  1 drivers
v0x1f6b9f0_0 .net "s2inv", 0 0, L_0x20cce30;  1 drivers
v0x1f6bab0_0 .net "xorRes", 0 0, L_0x20cc220;  1 drivers
S_0x1f69b70 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f69870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20cc290/d .functor XOR 1, L_0x20ce3b0, L_0x20d7110, C4<0>, C4<0>;
L_0x20cc290 .delay 1 (40,40,40) L_0x20cc290/d;
L_0x20cc3f0/d .functor XOR 1, L_0x20ce250, L_0x20cc290, C4<0>, C4<0>;
L_0x20cc3f0 .delay 1 (40,40,40) L_0x20cc3f0/d;
L_0x20cc5a0/d .functor XOR 1, L_0x20cc3f0, L_0x20a35f0, C4<0>, C4<0>;
L_0x20cc5a0 .delay 1 (40,40,40) L_0x20cc5a0/d;
L_0x20cc7a0/d .functor AND 1, L_0x20ce250, L_0x20cc290, C4<1>, C4<1>;
L_0x20cc7a0 .delay 1 (40,40,40) L_0x20cc7a0/d;
L_0x20cca10/d .functor AND 1, L_0x20cc3f0, L_0x20a35f0, C4<1>, C4<1>;
L_0x20cca10 .delay 1 (40,40,40) L_0x20cca10/d;
L_0x20cca80/d .functor OR 1, L_0x20cc7a0, L_0x20cca10, C4<0>, C4<0>;
L_0x20cca80 .delay 1 (40,40,40) L_0x20cca80/d;
v0x1f69e00_0 .net "AandB", 0 0, L_0x20cc7a0;  1 drivers
v0x1f69ee0_0 .net "BxorSub", 0 0, L_0x20cc290;  1 drivers
v0x1f69fa0_0 .net "a", 0 0, L_0x20ce250;  alias, 1 drivers
v0x1f6a070_0 .net "b", 0 0, L_0x20ce3b0;  alias, 1 drivers
v0x1f6a130_0 .net "carryin", 0 0, L_0x20a35f0;  alias, 1 drivers
v0x1f6a240_0 .net "carryout", 0 0, L_0x20cca80;  alias, 1 drivers
v0x1f6a300_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f6a3a0_0 .net "res", 0 0, L_0x20cc5a0;  alias, 1 drivers
v0x1f6a460_0 .net "xAorB", 0 0, L_0x20cc3f0;  1 drivers
v0x1f6a5b0_0 .net "xAorBandCin", 0 0, L_0x20cca10;  1 drivers
S_0x1f6bc90 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f6be50 .param/l "i" 0 3 165, +C4<011110>;
S_0x1f6bf10 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f6bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20ce2f0/d .functor AND 1, L_0x20d0e90, L_0x20d0ff0, C4<1>, C4<1>;
L_0x20ce2f0 .delay 1 (40,40,40) L_0x20ce2f0/d;
L_0x20cdb20/d .functor NAND 1, L_0x20d0e90, L_0x20d0ff0, C4<1>, C4<1>;
L_0x20cdb20 .delay 1 (20,20,20) L_0x20cdb20/d;
L_0x20cbe30/d .functor OR 1, L_0x20d0e90, L_0x20d0ff0, C4<0>, C4<0>;
L_0x20cbe30 .delay 1 (40,40,40) L_0x20cbe30/d;
L_0x20cbfd0/d .functor NOR 1, L_0x20d0e90, L_0x20d0ff0, C4<0>, C4<0>;
L_0x20cbfd0 .delay 1 (20,20,20) L_0x20cbfd0/d;
L_0x20cc180/d .functor XOR 1, L_0x20d0e90, L_0x20d0ff0, C4<0>, C4<0>;
L_0x20cc180 .delay 1 (40,40,40) L_0x20cc180/d;
L_0x20cf8c0/d .functor NOT 1, L_0x20cea10, C4<0>, C4<0>, C4<0>;
L_0x20cf8c0 .delay 1 (10,10,10) L_0x20cf8c0/d;
L_0x1f6d4b0/d .functor NOT 1, L_0x20ceab0, C4<0>, C4<0>, C4<0>;
L_0x1f6d4b0 .delay 1 (10,10,10) L_0x1f6d4b0/d;
L_0x20cfa70/d .functor NOT 1, L_0x20ceb50, C4<0>, C4<0>, C4<0>;
L_0x20cfa70 .delay 1 (10,10,10) L_0x20cfa70/d;
L_0x20cfc20/d .functor AND 1, L_0x20cf1e0, L_0x20cf8c0, L_0x1f6d4b0, L_0x20cfa70;
L_0x20cfc20 .delay 1 (80,80,80) L_0x20cfc20/d;
L_0x20cfdd0/d .functor AND 1, L_0x20cf1e0, L_0x20cea10, L_0x1f6d4b0, L_0x20cfa70;
L_0x20cfdd0 .delay 1 (80,80,80) L_0x20cfdd0/d;
L_0x20cffe0/d .functor AND 1, L_0x20cc180, L_0x20cf8c0, L_0x20ceab0, L_0x20cfa70;
L_0x20cffe0 .delay 1 (80,80,80) L_0x20cffe0/d;
L_0x20d01c0/d .functor AND 1, L_0x20cf1e0, L_0x20cea10, L_0x20ceab0, L_0x20cfa70;
L_0x20d01c0 .delay 1 (80,80,80) L_0x20d01c0/d;
L_0x20d0390/d .functor AND 1, L_0x20ce2f0, L_0x20cf8c0, L_0x1f6d4b0, L_0x20ceb50;
L_0x20d0390 .delay 1 (80,80,80) L_0x20d0390/d;
L_0x20d0570/d .functor AND 1, L_0x20cdb20, L_0x20cea10, L_0x1f6d4b0, L_0x20ceb50;
L_0x20d0570 .delay 1 (80,80,80) L_0x20d0570/d;
L_0x20d0320/d .functor AND 1, L_0x20cbfd0, L_0x20cf8c0, L_0x20ceab0, L_0x20ceb50;
L_0x20d0320 .delay 1 (80,80,80) L_0x20d0320/d;
L_0x20d0900/d .functor AND 1, L_0x20cbe30, L_0x20cea10, L_0x20ceab0, L_0x20ceb50;
L_0x20d0900 .delay 1 (80,80,80) L_0x20d0900/d;
L_0x20d0aa0/0/0 .functor OR 1, L_0x20cfc20, L_0x20cfdd0, L_0x20cffe0, L_0x20d0390;
L_0x20d0aa0/0/4 .functor OR 1, L_0x20d0570, L_0x20d0320, L_0x20d0900, L_0x20d01c0;
L_0x20d0aa0/d .functor OR 1, L_0x20d0aa0/0/0, L_0x20d0aa0/0/4, C4<0>, C4<0>;
L_0x20d0aa0 .delay 1 (160,160,160) L_0x20d0aa0/d;
v0x1f6ce10_0 .net "a", 0 0, L_0x20d0e90;  1 drivers
v0x1f6ced0_0 .net "addSub", 0 0, L_0x20cf1e0;  1 drivers
v0x1f6cfa0_0 .net "andRes", 0 0, L_0x20ce2f0;  1 drivers
v0x1f6d070_0 .net "b", 0 0, L_0x20d0ff0;  1 drivers
v0x1f6d140_0 .net "carryIn", 0 0, L_0x20ce970;  1 drivers
v0x1f6d1e0_0 .net "carryOut", 0 0, L_0x20cf6c0;  1 drivers
v0x1f6d2b0_0 .net "initialResult", 0 0, L_0x20d0aa0;  1 drivers
v0x1f6d350_0 .net "isAdd", 0 0, L_0x20cfc20;  1 drivers
v0x1f6d3f0_0 .net "isAnd", 0 0, L_0x20d0390;  1 drivers
v0x1f6d520_0 .net "isNand", 0 0, L_0x20d0570;  1 drivers
v0x1f6d5c0_0 .net "isNor", 0 0, L_0x20d0320;  1 drivers
v0x1f6d660_0 .net "isOr", 0 0, L_0x20d0900;  1 drivers
v0x1f6d720_0 .net "isSLT", 0 0, L_0x20d01c0;  1 drivers
v0x1f6d7e0_0 .net "isSub", 0 0, L_0x20cfdd0;  1 drivers
v0x1f6d8a0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f6d940_0 .net "isXor", 0 0, L_0x20cffe0;  1 drivers
v0x1f6da00_0 .net "nandRes", 0 0, L_0x20cdb20;  1 drivers
v0x1f6dbb0_0 .net "norRes", 0 0, L_0x20cbfd0;  1 drivers
v0x1f6dc50_0 .net "orRes", 0 0, L_0x20cbe30;  1 drivers
v0x1f6dcf0_0 .net "s0", 0 0, L_0x20cea10;  1 drivers
v0x1f6dd90_0 .net "s0inv", 0 0, L_0x20cf8c0;  1 drivers
v0x1f6de50_0 .net "s1", 0 0, L_0x20ceab0;  1 drivers
v0x1f6df10_0 .net "s1inv", 0 0, L_0x1f6d4b0;  1 drivers
v0x1f6dfd0_0 .net "s2", 0 0, L_0x20ceb50;  1 drivers
v0x1f6e090_0 .net "s2inv", 0 0, L_0x20cfa70;  1 drivers
v0x1f6e150_0 .net "xorRes", 0 0, L_0x20cc180;  1 drivers
S_0x1f6c210 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f6bf10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20cef70/d .functor XOR 1, L_0x20d0ff0, L_0x20d7110, C4<0>, C4<0>;
L_0x20cef70 .delay 1 (40,40,40) L_0x20cef70/d;
L_0x20cf0d0/d .functor XOR 1, L_0x20d0e90, L_0x20cef70, C4<0>, C4<0>;
L_0x20cf0d0 .delay 1 (40,40,40) L_0x20cf0d0/d;
L_0x20cf1e0/d .functor XOR 1, L_0x20cf0d0, L_0x20ce970, C4<0>, C4<0>;
L_0x20cf1e0 .delay 1 (40,40,40) L_0x20cf1e0/d;
L_0x20cf3e0/d .functor AND 1, L_0x20d0e90, L_0x20cef70, C4<1>, C4<1>;
L_0x20cf3e0 .delay 1 (40,40,40) L_0x20cf3e0/d;
L_0x20cf650/d .functor AND 1, L_0x20cf0d0, L_0x20ce970, C4<1>, C4<1>;
L_0x20cf650 .delay 1 (40,40,40) L_0x20cf650/d;
L_0x20cf6c0/d .functor OR 1, L_0x20cf3e0, L_0x20cf650, C4<0>, C4<0>;
L_0x20cf6c0 .delay 1 (40,40,40) L_0x20cf6c0/d;
v0x1f6c4a0_0 .net "AandB", 0 0, L_0x20cf3e0;  1 drivers
v0x1f6c580_0 .net "BxorSub", 0 0, L_0x20cef70;  1 drivers
v0x1f6c640_0 .net "a", 0 0, L_0x20d0e90;  alias, 1 drivers
v0x1f6c710_0 .net "b", 0 0, L_0x20d0ff0;  alias, 1 drivers
v0x1f6c7d0_0 .net "carryin", 0 0, L_0x20ce970;  alias, 1 drivers
v0x1f6c8e0_0 .net "carryout", 0 0, L_0x20cf6c0;  alias, 1 drivers
v0x1f6c9a0_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f6ca40_0 .net "res", 0 0, L_0x20cf1e0;  alias, 1 drivers
v0x1f6cb00_0 .net "xAorB", 0 0, L_0x20cf0d0;  1 drivers
v0x1f6cc50_0 .net "xAorBandCin", 0 0, L_0x20cf650;  1 drivers
S_0x1f6e330 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f6e4f0 .param/l "i" 0 3 165, +C4<011111>;
S_0x1f6e5b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1f6e330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20d0f30/d .functor AND 1, L_0x20d4530, L_0x20d11a0, C4<1>, C4<1>;
L_0x20d0f30 .delay 1 (40,40,40) L_0x20d0f30/d;
L_0x20d0760/d .functor NAND 1, L_0x20d4530, L_0x20d11a0, C4<1>, C4<1>;
L_0x20d0760 .delay 1 (20,20,20) L_0x20d0760/d;
L_0x20ced30/d .functor OR 1, L_0x20d4530, L_0x20d11a0, C4<0>, C4<0>;
L_0x20ced30 .delay 1 (40,40,40) L_0x20ced30/d;
L_0x20d1780/d .functor NOR 1, L_0x20d4530, L_0x20d11a0, C4<0>, C4<0>;
L_0x20d1780 .delay 1 (20,20,20) L_0x20d1780/d;
L_0x20d1840/d .functor XOR 1, L_0x20d4530, L_0x20d11a0, C4<0>, C4<0>;
L_0x20d1840 .delay 1 (40,40,40) L_0x20d1840/d;
L_0x20d22f0/d .functor NOT 1, L_0x20a6200, C4<0>, C4<0>, C4<0>;
L_0x20d22f0 .delay 1 (10,10,10) L_0x20d22f0/d;
L_0x1f6fb50/d .functor NOT 1, L_0x20a62a0, C4<0>, C4<0>, C4<0>;
L_0x1f6fb50 .delay 1 (10,10,10) L_0x1f6fb50/d;
L_0x20d24a0/d .functor NOT 1, L_0x20a6340, C4<0>, C4<0>, C4<0>;
L_0x20d24a0 .delay 1 (10,10,10) L_0x20d24a0/d;
L_0x20d2650/d .functor AND 1, L_0x20d1c10, L_0x20d22f0, L_0x1f6fb50, L_0x20d24a0;
L_0x20d2650 .delay 1 (80,80,80) L_0x20d2650/d;
L_0x20d2850/d .functor AND 1, L_0x20d1c10, L_0x20a6200, L_0x1f6fb50, L_0x20d24a0;
L_0x20d2850 .delay 1 (80,80,80) L_0x20d2850/d;
L_0x20d2a60/d .functor AND 1, L_0x20d1840, L_0x20d22f0, L_0x20a62a0, L_0x20d24a0;
L_0x20d2a60 .delay 1 (80,80,80) L_0x20d2a60/d;
L_0x20d2c40/d .functor AND 1, L_0x20d1c10, L_0x20a6200, L_0x20a62a0, L_0x20d24a0;
L_0x20d2c40 .delay 1 (80,80,80) L_0x20d2c40/d;
L_0x20d2e10/d .functor AND 1, L_0x20d0f30, L_0x20d22f0, L_0x1f6fb50, L_0x20a6340;
L_0x20d2e10 .delay 1 (80,80,80) L_0x20d2e10/d;
L_0x20d2ff0/d .functor AND 1, L_0x20d0760, L_0x20a6200, L_0x1f6fb50, L_0x20a6340;
L_0x20d2ff0 .delay 1 (80,80,80) L_0x20d2ff0/d;
L_0x20d2da0/d .functor AND 1, L_0x20d1780, L_0x20d22f0, L_0x20a62a0, L_0x20a6340;
L_0x20d2da0 .delay 1 (80,80,80) L_0x20d2da0/d;
L_0x20d3380/d .functor AND 1, L_0x20ced30, L_0x20a6200, L_0x20a62a0, L_0x20a6340;
L_0x20d3380 .delay 1 (80,80,80) L_0x20d3380/d;
L_0x20d3520/0/0 .functor OR 1, L_0x20d2650, L_0x20d2850, L_0x20d2a60, L_0x20d2e10;
L_0x20d3520/0/4 .functor OR 1, L_0x20d2ff0, L_0x20d2da0, L_0x20d3380, L_0x20d2c40;
L_0x20d3520/d .functor OR 1, L_0x20d3520/0/0, L_0x20d3520/0/4, C4<0>, C4<0>;
L_0x20d3520 .delay 1 (160,160,160) L_0x20d3520/d;
v0x1f6f4b0_0 .net "a", 0 0, L_0x20d4530;  1 drivers
v0x1f6f570_0 .net "addSub", 0 0, L_0x20d1c10;  1 drivers
v0x1f6f640_0 .net "andRes", 0 0, L_0x20d0f30;  1 drivers
v0x1f6f710_0 .net "b", 0 0, L_0x20d11a0;  1 drivers
v0x1f6f7e0_0 .net "carryIn", 0 0, L_0x20cee40;  1 drivers
v0x1f6f880_0 .net "carryOut", 0 0, L_0x20d20f0;  1 drivers
v0x1f6f950_0 .net "initialResult", 0 0, L_0x20d3520;  1 drivers
v0x1f6f9f0_0 .net "isAdd", 0 0, L_0x20d2650;  1 drivers
v0x1f6fa90_0 .net "isAnd", 0 0, L_0x20d2e10;  1 drivers
v0x1f6fbc0_0 .net "isNand", 0 0, L_0x20d2ff0;  1 drivers
v0x1f6fc60_0 .net "isNor", 0 0, L_0x20d2da0;  1 drivers
v0x1f6fd00_0 .net "isOr", 0 0, L_0x20d3380;  1 drivers
v0x1f6fdc0_0 .net "isSLT", 0 0, L_0x20d2c40;  1 drivers
v0x1f6fe80_0 .net "isSub", 0 0, L_0x20d2850;  1 drivers
v0x1f6ff40_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f6ffe0_0 .net "isXor", 0 0, L_0x20d2a60;  1 drivers
v0x1f700a0_0 .net "nandRes", 0 0, L_0x20d0760;  1 drivers
v0x1f70250_0 .net "norRes", 0 0, L_0x20d1780;  1 drivers
v0x1f702f0_0 .net "orRes", 0 0, L_0x20ced30;  1 drivers
v0x1f70390_0 .net "s0", 0 0, L_0x20a6200;  1 drivers
v0x1f70430_0 .net "s0inv", 0 0, L_0x20d22f0;  1 drivers
v0x1f704f0_0 .net "s1", 0 0, L_0x20a62a0;  1 drivers
v0x1f705b0_0 .net "s1inv", 0 0, L_0x1f6fb50;  1 drivers
v0x1f70670_0 .net "s2", 0 0, L_0x20a6340;  1 drivers
v0x1f70730_0 .net "s2inv", 0 0, L_0x20d24a0;  1 drivers
v0x1f707f0_0 .net "xorRes", 0 0, L_0x20d1840;  1 drivers
S_0x1f6e8b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1f6e5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20d19a0/d .functor XOR 1, L_0x20d11a0, L_0x20d7110, C4<0>, C4<0>;
L_0x20d19a0 .delay 1 (40,40,40) L_0x20d19a0/d;
L_0x20d1a60/d .functor XOR 1, L_0x20d4530, L_0x20d19a0, C4<0>, C4<0>;
L_0x20d1a60 .delay 1 (40,40,40) L_0x20d1a60/d;
L_0x20d1c10/d .functor XOR 1, L_0x20d1a60, L_0x20cee40, C4<0>, C4<0>;
L_0x20d1c10 .delay 1 (40,40,40) L_0x20d1c10/d;
L_0x20d1e10/d .functor AND 1, L_0x20d4530, L_0x20d19a0, C4<1>, C4<1>;
L_0x20d1e10 .delay 1 (40,40,40) L_0x20d1e10/d;
L_0x20d2080/d .functor AND 1, L_0x20d1a60, L_0x20cee40, C4<1>, C4<1>;
L_0x20d2080 .delay 1 (40,40,40) L_0x20d2080/d;
L_0x20d20f0/d .functor OR 1, L_0x20d1e10, L_0x20d2080, C4<0>, C4<0>;
L_0x20d20f0 .delay 1 (40,40,40) L_0x20d20f0/d;
v0x1f6eb40_0 .net "AandB", 0 0, L_0x20d1e10;  1 drivers
v0x1f6ec20_0 .net "BxorSub", 0 0, L_0x20d19a0;  1 drivers
v0x1f6ece0_0 .net "a", 0 0, L_0x20d4530;  alias, 1 drivers
v0x1f6edb0_0 .net "b", 0 0, L_0x20d11a0;  alias, 1 drivers
v0x1f6ee70_0 .net "carryin", 0 0, L_0x20cee40;  alias, 1 drivers
v0x1f6ef80_0 .net "carryout", 0 0, L_0x20d20f0;  alias, 1 drivers
v0x1f6f040_0 .net "isSubtract", 0 0, L_0x20d7110;  alias, 1 drivers
v0x1f6f0e0_0 .net "res", 0 0, L_0x20d1c10;  alias, 1 drivers
v0x1f6f1a0_0 .net "xAorB", 0 0, L_0x20d1a60;  1 drivers
v0x1f6f2f0_0 .net "xAorBandCin", 0 0, L_0x20d2080;  1 drivers
S_0x1f709d0 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f29ef0 .param/l "j" 0 3 207, +C4<00>;
L_0x20d31e0/d .functor AND 1, L_0x20d13e0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d31e0 .delay 1 (40,40,40) L_0x20d31e0/d;
v0x1f70da0_0 .net *"_s1", 0 0, L_0x20d13e0;  1 drivers
S_0x1f70e40 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f71050 .param/l "j" 0 3 207, +C4<01>;
L_0x20d1520/d .functor AND 1, L_0x20d1630, L_0x20dc490, C4<1>, C4<1>;
L_0x20d1520 .delay 1 (40,40,40) L_0x20d1520/d;
v0x1f71110_0 .net *"_s1", 0 0, L_0x20d1630;  1 drivers
S_0x1f711f0 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f71400 .param/l "j" 0 3 207, +C4<010>;
L_0x20d4620/d .functor AND 1, L_0x20d46e0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d4620 .delay 1 (40,40,40) L_0x20d4620/d;
v0x1f714c0_0 .net *"_s1", 0 0, L_0x20d46e0;  1 drivers
S_0x1f715a0 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f717b0 .param/l "j" 0 3 207, +C4<011>;
L_0x20d4780/d .functor AND 1, L_0x20d4960, L_0x20dc490, C4<1>, C4<1>;
L_0x20d4780 .delay 1 (40,40,40) L_0x20d4780/d;
v0x1f71870_0 .net *"_s1", 0 0, L_0x20d4960;  1 drivers
S_0x1f71950 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f71b60 .param/l "j" 0 3 207, +C4<0100>;
L_0x20d4a50/d .functor AND 1, L_0x20d5600, L_0x20dc490, C4<1>, C4<1>;
L_0x20d4a50 .delay 1 (40,40,40) L_0x20d4a50/d;
v0x1f71c20_0 .net *"_s1", 0 0, L_0x20d5600;  1 drivers
S_0x1f71d00 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f71f10 .param/l "j" 0 3 207, +C4<0101>;
L_0x20d4fd0/d .functor AND 1, L_0x20d5090, L_0x20dc490, C4<1>, C4<1>;
L_0x20d4fd0 .delay 1 (40,40,40) L_0x20d4fd0/d;
v0x1f71fd0_0 .net *"_s1", 0 0, L_0x20d5090;  1 drivers
S_0x1f720b0 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f722c0 .param/l "j" 0 3 207, +C4<0110>;
L_0x20d51f0/d .functor AND 1, L_0x20d52b0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d51f0 .delay 1 (40,40,40) L_0x20d51f0/d;
v0x1f72380_0 .net *"_s1", 0 0, L_0x20d52b0;  1 drivers
S_0x1f72460 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f72670 .param/l "j" 0 3 207, +C4<0111>;
L_0x20d4840/d .functor AND 1, L_0x20d5520, L_0x20dc490, C4<1>, C4<1>;
L_0x20d4840 .delay 1 (40,40,40) L_0x20d4840/d;
v0x1f72730_0 .net *"_s1", 0 0, L_0x20d5520;  1 drivers
S_0x1f72810 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f72a20 .param/l "j" 0 3 207, +C4<01000>;
L_0x20d5e50/d .functor AND 1, L_0x20d5f10, L_0x20dc490, C4<1>, C4<1>;
L_0x20d5e50 .delay 1 (40,40,40) L_0x20d5e50/d;
v0x1f72ae0_0 .net *"_s1", 0 0, L_0x20d5f10;  1 drivers
S_0x1f72bc0 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f72dd0 .param/l "j" 0 3 207, +C4<01001>;
L_0x20d56a0/d .functor AND 1, L_0x20d5760, L_0x20dc490, C4<1>, C4<1>;
L_0x20d56a0 .delay 1 (40,40,40) L_0x20d56a0/d;
v0x1f72e90_0 .net *"_s1", 0 0, L_0x20d5760;  1 drivers
S_0x1f72f70 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f73180 .param/l "j" 0 3 207, +C4<01010>;
L_0x20d58c0/d .functor AND 1, L_0x20d5980, L_0x20dc490, C4<1>, C4<1>;
L_0x20d58c0 .delay 1 (40,40,40) L_0x20d58c0/d;
v0x1f73240_0 .net *"_s1", 0 0, L_0x20d5980;  1 drivers
S_0x1f73320 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f73530 .param/l "j" 0 3 207, +C4<01011>;
L_0x20d5ae0/d .functor AND 1, L_0x20d5ba0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d5ae0 .delay 1 (40,40,40) L_0x20d5ae0/d;
v0x1f735f0_0 .net *"_s1", 0 0, L_0x20d5ba0;  1 drivers
S_0x1f736d0 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f738e0 .param/l "j" 0 3 207, +C4<01100>;
L_0x20d6730/d .functor AND 1, L_0x20d67a0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d6730 .delay 1 (40,40,40) L_0x20d6730/d;
v0x1f739a0_0 .net *"_s1", 0 0, L_0x20d67a0;  1 drivers
S_0x1f73a80 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f73c90 .param/l "j" 0 3 207, +C4<01101>;
L_0x20d6070/d .functor AND 1, L_0x20d6130, L_0x20dc490, C4<1>, C4<1>;
L_0x20d6070 .delay 1 (40,40,40) L_0x20d6070/d;
v0x1f73d50_0 .net *"_s1", 0 0, L_0x20d6130;  1 drivers
S_0x1f73e30 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f74040 .param/l "j" 0 3 207, +C4<01110>;
L_0x20d6290/d .functor AND 1, L_0x20d6350, L_0x20dc490, C4<1>, C4<1>;
L_0x20d6290 .delay 1 (40,40,40) L_0x20d6290/d;
v0x1f74100_0 .net *"_s1", 0 0, L_0x20d6350;  1 drivers
S_0x1f741e0 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f743f0 .param/l "j" 0 3 207, +C4<01111>;
L_0x20d5410/d .functor AND 1, L_0x20d5cf0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d5410 .delay 1 (40,40,40) L_0x20d5410/d;
v0x1f744b0_0 .net *"_s1", 0 0, L_0x20d5cf0;  1 drivers
S_0x1f74590 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f747a0 .param/l "j" 0 3 207, +C4<010000>;
L_0x20d71a0/d .functor AND 1, L_0x20d7260, L_0x20dc490, C4<1>, C4<1>;
L_0x20d71a0 .delay 1 (40,40,40) L_0x20d71a0/d;
v0x1f74860_0 .net *"_s1", 0 0, L_0x20d7260;  1 drivers
S_0x1f74940 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f74b50 .param/l "j" 0 3 207, +C4<010001>;
L_0x20d6900/d .functor AND 1, L_0x20d69c0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d6900 .delay 1 (40,40,40) L_0x20d6900/d;
v0x1f74c10_0 .net *"_s1", 0 0, L_0x20d69c0;  1 drivers
S_0x1f74cf0 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f74f00 .param/l "j" 0 3 207, +C4<010010>;
L_0x20d6b20/d .functor AND 1, L_0x20d6be0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d6b20 .delay 1 (40,40,40) L_0x20d6b20/d;
v0x1f74fc0_0 .net *"_s1", 0 0, L_0x20d6be0;  1 drivers
S_0x1f750a0 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f752b0 .param/l "j" 0 3 207, +C4<010011>;
L_0x20d6d40/d .functor AND 1, L_0x20d6e00, L_0x20dc490, C4<1>, C4<1>;
L_0x20d6d40 .delay 1 (40,40,40) L_0x20d6d40/d;
v0x1f75370_0 .net *"_s1", 0 0, L_0x20d6e00;  1 drivers
S_0x1f75450 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f75660 .param/l "j" 0 3 207, +C4<010100>;
L_0x20d7a70/d .functor AND 1, L_0x20d7b30, L_0x20dc490, C4<1>, C4<1>;
L_0x20d7a70 .delay 1 (40,40,40) L_0x20d7a70/d;
v0x1f75720_0 .net *"_s1", 0 0, L_0x20d7b30;  1 drivers
S_0x1f75800 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f75a10 .param/l "j" 0 3 207, +C4<010101>;
L_0x20d73c0/d .functor AND 1, L_0x20d7480, L_0x20dc490, C4<1>, C4<1>;
L_0x20d73c0 .delay 1 (40,40,40) L_0x20d73c0/d;
v0x1f75ad0_0 .net *"_s1", 0 0, L_0x20d7480;  1 drivers
S_0x1f75bb0 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f75dc0 .param/l "j" 0 3 207, +C4<010110>;
L_0x20d75e0/d .functor AND 1, L_0x20d76a0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d75e0 .delay 1 (40,40,40) L_0x20d75e0/d;
v0x1f75e80_0 .net *"_s1", 0 0, L_0x20d76a0;  1 drivers
S_0x1f75f60 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f76170 .param/l "j" 0 3 207, +C4<010111>;
L_0x20d7800/d .functor AND 1, L_0x20d78c0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d7800 .delay 1 (40,40,40) L_0x20d7800/d;
v0x1f76230_0 .net *"_s1", 0 0, L_0x20d78c0;  1 drivers
S_0x1f76310 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f76520 .param/l "j" 0 3 207, +C4<011000>;
L_0x20d7960/d .functor AND 1, L_0x20d83b0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d7960 .delay 1 (40,40,40) L_0x20d7960/d;
v0x1f765e0_0 .net *"_s1", 0 0, L_0x20d83b0;  1 drivers
S_0x1f766c0 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f768d0 .param/l "j" 0 3 207, +C4<011001>;
L_0x20d7c90/d .functor AND 1, L_0x20d7d50, L_0x20dc490, C4<1>, C4<1>;
L_0x20d7c90 .delay 1 (40,40,40) L_0x20d7c90/d;
v0x1f76990_0 .net *"_s1", 0 0, L_0x20d7d50;  1 drivers
S_0x1f76a70 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f76c80 .param/l "j" 0 3 207, +C4<011010>;
L_0x20d7eb0/d .functor AND 1, L_0x20d7f70, L_0x20dc490, C4<1>, C4<1>;
L_0x20d7eb0 .delay 1 (40,40,40) L_0x20d7eb0/d;
v0x1f76d40_0 .net *"_s1", 0 0, L_0x20d7f70;  1 drivers
S_0x1f76e20 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f77030 .param/l "j" 0 3 207, +C4<011011>;
L_0x20d80d0/d .functor AND 1, L_0x20d8190, L_0x20dc490, C4<1>, C4<1>;
L_0x20d80d0 .delay 1 (40,40,40) L_0x20d80d0/d;
v0x1f770f0_0 .net *"_s1", 0 0, L_0x20d8190;  1 drivers
S_0x1f771d0 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f773e0 .param/l "j" 0 3 207, +C4<011100>;
L_0x20d8230/d .functor AND 1, L_0x20d8c50, L_0x20dc490, C4<1>, C4<1>;
L_0x20d8230 .delay 1 (40,40,40) L_0x20d8230/d;
v0x1f774a0_0 .net *"_s1", 0 0, L_0x20d8c50;  1 drivers
S_0x1f77580 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f77790 .param/l "j" 0 3 207, +C4<011101>;
L_0x20d8510/d .functor AND 1, L_0x20d85d0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d8510 .delay 1 (40,40,40) L_0x20d8510/d;
v0x1f77850_0 .net *"_s1", 0 0, L_0x20d85d0;  1 drivers
S_0x1f77930 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f77b40 .param/l "j" 0 3 207, +C4<011110>;
L_0x20d8730/d .functor AND 1, L_0x20d87f0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d8730 .delay 1 (40,40,40) L_0x20d8730/d;
v0x1f77c00_0 .net *"_s1", 0 0, L_0x20d87f0;  1 drivers
S_0x1f77ce0 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x1f02d40;
 .timescale 0 0;
P_0x1f77ef0 .param/l "j" 0 3 207, +C4<011111>;
L_0x20d9fd0/d .functor AND 1, L_0x20d6fb0, L_0x20dc490, C4<1>, C4<1>;
L_0x20d9fd0 .delay 1 (40,40,40) L_0x20d9fd0/d;
v0x1f77fb0_0 .net *"_s1", 0 0, L_0x20d6fb0;  1 drivers
S_0x1f78090 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x1f02d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x20da590/d .functor XOR 1, L_0x20dad30, L_0x20d7110, C4<0>, C4<0>;
L_0x20da590 .delay 1 (40,40,40) L_0x20da590/d;
L_0x20da650/d .functor NOT 1, L_0x20dbb20, C4<0>, C4<0>, C4<0>;
L_0x20da650 .delay 1 (10,10,10) L_0x20da650/d;
L_0x20da7b0/d .functor NOT 1, L_0x20da590, C4<0>, C4<0>, C4<0>;
L_0x20da7b0 .delay 1 (10,10,10) L_0x20da7b0/d;
L_0x20da8c0/d .functor NOT 1, L_0x20dae20, C4<0>, C4<0>, C4<0>;
L_0x20da8c0 .delay 1 (10,10,10) L_0x20da8c0/d;
L_0x20daa20/d .functor AND 1, L_0x20dbb20, L_0x20da590, C4<1>, C4<1>;
L_0x20daa20 .delay 1 (40,40,40) L_0x20daa20/d;
L_0x20db470/d .functor AND 1, L_0x20da650, L_0x20da7b0, C4<1>, C4<1>;
L_0x20db470 .delay 1 (40,40,40) L_0x20db470/d;
L_0x20db580/d .functor AND 1, L_0x20daa20, L_0x20da8c0, C4<1>, C4<1>;
L_0x20db580 .delay 1 (40,40,40) L_0x20db580/d;
L_0x20db730/d .functor AND 1, L_0x20db470, L_0x20dae20, C4<1>, C4<1>;
L_0x20db730 .delay 1 (40,40,40) L_0x20db730/d;
L_0x20db930/d .functor OR 1, L_0x20db580, L_0x20db730, C4<0>, C4<0>;
L_0x20db930 .delay 1 (40,40,40) L_0x20db930/d;
v0x1f70c10_0 .net "BxorSub", 0 0, L_0x20da590;  1 drivers
v0x1f70cf0_0 .net "a", 0 0, L_0x20dbb20;  1 drivers
v0x1f78690_0 .net "aAndB", 0 0, L_0x20daa20;  1 drivers
v0x1f78760_0 .net "b", 0 0, L_0x20dad30;  1 drivers
v0x1f78820_0 .net "negToPos", 0 0, L_0x20db580;  1 drivers
v0x1f78930_0 .net "notA", 0 0, L_0x20da650;  1 drivers
v0x1f789f0_0 .net "notB", 0 0, L_0x20da7b0;  1 drivers
v0x1f78ab0_0 .net "notS", 0 0, L_0x20da8c0;  1 drivers
v0x1f78b70_0 .net "notaAndNotb", 0 0, L_0x20db470;  1 drivers
v0x1f78cc0_0 .net "overflow", 0 0, L_0x20db930;  alias, 1 drivers
v0x1f78d80_0 .net "posToNeg", 0 0, L_0x20db730;  1 drivers
v0x1f78e40_0 .net "s", 0 0, L_0x20dae20;  1 drivers
v0x1f78f00_0 .net "sub", 0 0, L_0x20d7110;  alias, 1 drivers
S_0x1f2abc0 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x1f02d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x20dbfe0/0/0 .functor OR 1, L_0x20dc350, L_0x20dc240, L_0x20dd1a0, L_0x20dd240;
L_0x20dbfe0/0/4 .functor OR 1, L_0x20dd330, L_0x20dd420, L_0x20dd510, L_0x20dd600;
L_0x20dbfe0/0/8 .functor OR 1, L_0x20dd740, L_0x20dd830, L_0x20dd0f0, L_0x20ddb30;
L_0x20dbfe0/0/12 .functor OR 1, L_0x20ddc90, L_0x20ddd80, L_0x20ddef0, L_0x20ddfe0;
L_0x20dbfe0/0/16 .functor OR 1, L_0x20de160, L_0x20de250, L_0x20de3e0, L_0x20de480;
L_0x20dbfe0/0/20 .functor OR 1, L_0x20de340, L_0x20de670, L_0x20de570, L_0x20de870;
L_0x20dbfe0/0/24 .functor OR 1, L_0x20de760, L_0x20dea80, L_0x20de960, L_0x20dda00;
L_0x20dbfe0/0/28 .functor OR 1, L_0x20dd920, L_0x20df070, L_0x20def80, L_0x20df210;
L_0x20dbfe0/1/0 .functor OR 1, L_0x20dbfe0/0/0, L_0x20dbfe0/0/4, L_0x20dbfe0/0/8, L_0x20dbfe0/0/12;
L_0x20dbfe0/1/4 .functor OR 1, L_0x20dbfe0/0/16, L_0x20dbfe0/0/20, L_0x20dbfe0/0/24, L_0x20dbfe0/0/28;
L_0x20dbfe0/d .functor NOR 1, L_0x20dbfe0/1/0, L_0x20dbfe0/1/4, C4<0>, C4<0>;
L_0x20dbfe0 .delay 1 (320,320,320) L_0x20dbfe0/d;
v0x1f2adb0_0 .net *"_s10", 0 0, L_0x20dd330;  1 drivers
v0x1f2aeb0_0 .net *"_s12", 0 0, L_0x20dd420;  1 drivers
v0x1f797d0_0 .net *"_s14", 0 0, L_0x20dd510;  1 drivers
v0x1f798c0_0 .net *"_s16", 0 0, L_0x20dd600;  1 drivers
v0x1f799a0_0 .net *"_s18", 0 0, L_0x20dd740;  1 drivers
v0x1f79ad0_0 .net *"_s2", 0 0, L_0x20dc350;  1 drivers
v0x1f79bb0_0 .net *"_s20", 0 0, L_0x20dd830;  1 drivers
v0x1f79c90_0 .net *"_s22", 0 0, L_0x20dd0f0;  1 drivers
v0x1f79d70_0 .net *"_s24", 0 0, L_0x20ddb30;  1 drivers
v0x1f79ee0_0 .net *"_s26", 0 0, L_0x20ddc90;  1 drivers
v0x1f79fc0_0 .net *"_s28", 0 0, L_0x20ddd80;  1 drivers
v0x1f7a0a0_0 .net *"_s30", 0 0, L_0x20ddef0;  1 drivers
v0x1f7a180_0 .net *"_s32", 0 0, L_0x20ddfe0;  1 drivers
v0x1f7a260_0 .net *"_s34", 0 0, L_0x20de160;  1 drivers
v0x1f7a340_0 .net *"_s36", 0 0, L_0x20de250;  1 drivers
v0x1f7a420_0 .net *"_s38", 0 0, L_0x20de3e0;  1 drivers
v0x1f7a500_0 .net *"_s4", 0 0, L_0x20dc240;  1 drivers
v0x1f7a6b0_0 .net *"_s40", 0 0, L_0x20de480;  1 drivers
v0x1f7a750_0 .net *"_s42", 0 0, L_0x20de340;  1 drivers
v0x1f7a830_0 .net *"_s44", 0 0, L_0x20de670;  1 drivers
v0x1f7a910_0 .net *"_s46", 0 0, L_0x20de570;  1 drivers
v0x1f7a9f0_0 .net *"_s48", 0 0, L_0x20de870;  1 drivers
v0x1f7aad0_0 .net *"_s50", 0 0, L_0x20de760;  1 drivers
v0x1f7abb0_0 .net *"_s52", 0 0, L_0x20dea80;  1 drivers
v0x1f7ac90_0 .net *"_s54", 0 0, L_0x20de960;  1 drivers
v0x1f7ad70_0 .net *"_s56", 0 0, L_0x20dda00;  1 drivers
v0x1f7ae50_0 .net *"_s58", 0 0, L_0x20dd920;  1 drivers
v0x1f7af30_0 .net *"_s6", 0 0, L_0x20dd1a0;  1 drivers
v0x1f7b010_0 .net *"_s60", 0 0, L_0x20df070;  1 drivers
v0x1f7b0f0_0 .net *"_s62", 0 0, L_0x20def80;  1 drivers
v0x1f7b1d0_0 .net *"_s64", 0 0, L_0x20df210;  1 drivers
v0x1f7b2b0_0 .net *"_s8", 0 0, L_0x20dd240;  1 drivers
v0x1f7b390_0 .net8 "bitt", 31 0, RS_0x7efc921f6e68;  alias, 2 drivers
v0x1f7a5e0_0 .net "out", 0 0, L_0x20dbfe0;  alias, 1 drivers
L_0x20dc350 .part RS_0x7efc921f6e68, 0, 1;
L_0x20dc240 .part RS_0x7efc921f6e68, 1, 1;
L_0x20dd1a0 .part RS_0x7efc921f6e68, 2, 1;
L_0x20dd240 .part RS_0x7efc921f6e68, 3, 1;
L_0x20dd330 .part RS_0x7efc921f6e68, 4, 1;
L_0x20dd420 .part RS_0x7efc921f6e68, 5, 1;
L_0x20dd510 .part RS_0x7efc921f6e68, 6, 1;
L_0x20dd600 .part RS_0x7efc921f6e68, 7, 1;
L_0x20dd740 .part RS_0x7efc921f6e68, 8, 1;
L_0x20dd830 .part RS_0x7efc921f6e68, 9, 1;
L_0x20dd0f0 .part RS_0x7efc921f6e68, 10, 1;
L_0x20ddb30 .part RS_0x7efc921f6e68, 11, 1;
L_0x20ddc90 .part RS_0x7efc921f6e68, 12, 1;
L_0x20ddd80 .part RS_0x7efc921f6e68, 13, 1;
L_0x20ddef0 .part RS_0x7efc921f6e68, 14, 1;
L_0x20ddfe0 .part RS_0x7efc921f6e68, 15, 1;
L_0x20de160 .part RS_0x7efc921f6e68, 16, 1;
L_0x20de250 .part RS_0x7efc921f6e68, 17, 1;
L_0x20de3e0 .part RS_0x7efc921f6e68, 18, 1;
L_0x20de480 .part RS_0x7efc921f6e68, 19, 1;
L_0x20de340 .part RS_0x7efc921f6e68, 20, 1;
L_0x20de670 .part RS_0x7efc921f6e68, 21, 1;
L_0x20de570 .part RS_0x7efc921f6e68, 22, 1;
L_0x20de870 .part RS_0x7efc921f6e68, 23, 1;
L_0x20de760 .part RS_0x7efc921f6e68, 24, 1;
L_0x20dea80 .part RS_0x7efc921f6e68, 25, 1;
L_0x20de960 .part RS_0x7efc921f6e68, 26, 1;
L_0x20dda00 .part RS_0x7efc921f6e68, 27, 1;
L_0x20dd920 .part RS_0x7efc921f6e68, 28, 1;
L_0x20df070 .part RS_0x7efc921f6e68, 29, 1;
L_0x20def80 .part RS_0x7efc921f6e68, 30, 1;
L_0x20df210 .part RS_0x7efc921f6e68, 31, 1;
S_0x1f7eb10 .scope module, "datamem" "datamemory" 2 151, 4 8 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataOut"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 32 "dataIn"
P_0x1f7ec90 .param/l "addresswidth" 0 4 10, +C4<00000000000000000000000000100000>;
P_0x1f7ecd0 .param/l "depth" 0 4 11, +C4<00000000000000000000000000100000>;
P_0x1f7ed10 .param/l "width" 0 4 12, +C4<00000000000000000000000000100000>;
v0x1f7efb0_0 .net8 "address", 31 0, RS_0x7efc921f6e68;  alias, 2 drivers
v0x1f7f0e0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f7f1a0_0 .net "dataIn", 31 0, L_0x207e7c0;  alias, 1 drivers
v0x1f7f260_0 .var "dataOut", 31 0;
v0x1f7f340 .array "memory", 0 31, 31 0;
v0x1f7f450_0 .net "writeEnable", 0 0, v0x1f81c80_0;  alias, 1 drivers
E_0x1dc5ec0 .event posedge, v0x1f7f0e0_0;
S_0x1f7f5b0 .scope module, "decoder" "instructiondecoder" 2 39, 5 1 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OP"
    .port_info 1 /OUTPUT 5 "RT"
    .port_info 2 /OUTPUT 5 "RS"
    .port_info 3 /OUTPUT 5 "RD"
    .port_info 4 /OUTPUT 16 "IMM16"
    .port_info 5 /OUTPUT 26 "TA"
    .port_info 6 /OUTPUT 5 "SHAMT"
    .port_info 7 /OUTPUT 6 "FUNCT"
    .port_info 8 /OUTPUT 32 "INSTRUCT"
    .port_info 9 /INPUT 32 "readAddress"
    .port_info 10 /INPUT 1 "RegWrite"
    .port_info 11 /INPUT 1 "Clk"
    .port_info 12 /INPUT 32 "DataIn"
L_0x1fa5c90 .functor BUFZ 32, L_0x1fa54f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f80360_0 .net "Clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f80470_0 .net "DataIn", 31 0, o0x7efc921f7c48;  alias, 0 drivers
v0x1f80530_0 .net "FUNCT", 5 0, L_0x1fa5bf0;  alias, 1 drivers
v0x1f805d0_0 .net "IMM16", 15 0, L_0x1fa5900;  alias, 1 drivers
v0x1f806b0_0 .net "INSTRUCT", 31 0, L_0x1fa5c90;  alias, 1 drivers
v0x1f807e0_0 .net "OP", 5 0, L_0x1fa5560;  alias, 1 drivers
v0x1f808c0_0 .net "RD", 4 0, L_0x1fa5860;  alias, 1 drivers
v0x1f809a0_0 .net "RS", 4 0, L_0x1fa5730;  alias, 1 drivers
v0x1f80a80_0 .net "RT", 4 0, L_0x1fa5600;  alias, 1 drivers
v0x1f80bf0_0 .net "RegWrite", 0 0, v0x1f81f20_0;  alias, 1 drivers
v0x1f80c90_0 .net "SHAMT", 4 0, L_0x1fa5b50;  alias, 1 drivers
v0x1f80d50_0 .net "TA", 25 0, L_0x1fa59a0;  alias, 1 drivers
v0x1f80e30_0 .net "instructions", 31 0, L_0x1fa54f0;  1 drivers
v0x1f80f20_0 .net "readAddress", 31 0, v0x1f86810_0;  alias, 1 drivers
L_0x1fa5560 .part L_0x1fa54f0, 26, 6;
L_0x1fa5600 .part L_0x1fa54f0, 16, 5;
L_0x1fa5730 .part L_0x1fa54f0, 21, 5;
L_0x1fa5860 .part L_0x1fa54f0, 11, 5;
L_0x1fa5900 .part L_0x1fa54f0, 0, 16;
L_0x1fa59a0 .part L_0x1fa54f0, 0, 26;
L_0x1fa5b50 .part L_0x1fa54f0, 6, 5;
L_0x1fa5bf0 .part L_0x1fa54f0, 0, 6;
S_0x1f7f980 .scope module, "instructionMem" "memory" 5 20, 5 33 0, S_0x1f7f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWE"
    .port_info 2 /INPUT 32 "Addr"
    .port_info 3 /INPUT 32 "DataIn"
    .port_info 4 /OUTPUT 32 "DataOut"
L_0x1fa54f0 .functor BUFZ 32, L_0x1fa5450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f7fbf0_0 .net "Addr", 31 0, v0x1f86810_0;  alias, 1 drivers
v0x1f7fcd0_0 .net "DataIn", 31 0, o0x7efc921f7c48;  alias, 0 drivers
v0x1f7fd90_0 .net "DataOut", 31 0, L_0x1fa54f0;  alias, 1 drivers
v0x1f7fe80_0 .net *"_s0", 31 0, L_0x1fa5450;  1 drivers
v0x1f7ff60_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f80050_0 .var "index", 31 0;
v0x1f80110 .array "mem", 0 2048, 31 0;
v0x1f801d0_0 .net "regWE", 0 0, v0x1f81f20_0;  alias, 1 drivers
L_0x1fa5450 .array/port v0x1f80110, v0x1f86810_0;
S_0x1f811d0 .scope module, "lut" "instructionLUT" 2 53, 6 19 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "FUNCT"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "RegWr"
    .port_info 6 /OUTPUT 1 "MemWr"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUctrl"
    .port_info 9 /OUTPUT 1 "ALUsrc"
    .port_info 10 /OUTPUT 1 "IsJump"
    .port_info 11 /OUTPUT 1 "IsJAL"
    .port_info 12 /OUTPUT 1 "IsJR"
    .port_info 13 /OUTPUT 1 "IsBranch"
v0x1f815e0_0 .var "ALUctrl", 2 0;
v0x1f816f0_0 .var "ALUsrc", 0 0;
v0x1f81790_0 .net "FUNCT", 5 0, L_0x1fa5bf0;  alias, 1 drivers
v0x1f81890_0 .var "IsBranch", 0 0;
v0x1f81930_0 .var "IsJAL", 0 0;
v0x1f81a40_0 .var "IsJR", 0 0;
v0x1f81b00_0 .var "IsJump", 0 0;
v0x1f81bc0_0 .var "MemToReg", 0 0;
v0x1f81c80_0 .var "MemWr", 0 0;
v0x1f81db0_0 .net "OP", 5 0, L_0x1fa5560;  alias, 1 drivers
v0x1f81e80_0 .var "RegDst", 0 0;
v0x1f81f20_0 .var "RegWr", 0 0;
v0x1f81fc0_0 .net "overflow", 0 0, L_0x20db930;  alias, 1 drivers
v0x1f820b0_0 .net "zero", 0 0, L_0x20dbfe0;  alias, 1 drivers
E_0x1f81580 .event edge, v0x1f78cc0_0, v0x1f7a5e0_0, v0x1f80530_0, v0x1f807e0_0;
S_0x1f823e0 .scope module, "muxalusrc" "mux2" 2 146, 7 22 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1f825b0 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x1f82650_0 .net "in0", 31 0, L_0x207e7c0;  alias, 1 drivers
v0x1f82730_0 .net "in1", 31 0, L_0x20df540;  alias, 1 drivers
v0x1f827f0_0 .net "out", 31 0, L_0x20df8f0;  alias, 1 drivers
v0x1f828f0_0 .net "sel", 0 0, v0x1f816f0_0;  alias, 1 drivers
L_0x20df8f0 .functor MUXZ 32, L_0x207e7c0, L_0x20df540, v0x1f816f0_0, C4<>;
S_0x1f82a30 .scope module, "muxisbranch" "mux2" 2 97, 7 22 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1f82c00 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x1f82d40_0 .net8 "in0", 31 0, RS_0x7efc92234198;  alias, 2 drivers
v0x1f82e20_0 .net8 "in1", 31 0, RS_0x7efc92233778;  alias, 2 drivers
v0x1f82f30_0 .net "out", 31 0, L_0x2078a00;  alias, 1 drivers
v0x1f82ff0_0 .net "sel", 0 0, v0x1f81890_0;  alias, 1 drivers
L_0x2078a00 .functor MUXZ 32, RS_0x7efc92234198, RS_0x7efc92233778, v0x1f81890_0, C4<>;
S_0x1f830d0 .scope module, "muxisjaldin" "mux2" 2 122, 7 22 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1f7f780 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x1f83420_0 .net "in0", 31 0, L_0x20df990;  alias, 1 drivers
v0x1f83520_0 .net8 "in1", 31 0, RS_0x7efc92234198;  alias, 2 drivers
v0x1f83670_0 .net "out", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f83760_0 .net "sel", 0 0, v0x1f81930_0;  alias, 1 drivers
L_0x20792e0 .functor MUXZ 32, L_0x20df990, RS_0x7efc92234198, v0x1f81930_0, C4<>;
S_0x1f838c0 .scope module, "muxisjr" "mux2" 2 107, 7 22 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1f83a40 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x1f83b80_0 .net "in0", 31 0, L_0x2078d00;  alias, 1 drivers
v0x1f83c80_0 .net "in1", 31 0, L_0x207d470;  alias, 1 drivers
v0x1f83d70_0 .net "out", 31 0, L_0x2078e30;  alias, 1 drivers
v0x1f83e40_0 .net "sel", 0 0, v0x1f81a40_0;  alias, 1 drivers
L_0x2078e30 .functor MUXZ 32, L_0x2078d00, L_0x207d470, v0x1f81a40_0, C4<>;
S_0x1f83fa0 .scope module, "muxisjump" "mux2" 2 102, 7 22 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1f84170 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x1f842b0_0 .net "in0", 31 0, L_0x2078a00;  alias, 1 drivers
v0x1f843c0_0 .net "in1", 31 0, L_0x2017a50;  alias, 1 drivers
v0x1f84490_0 .net "out", 31 0, L_0x2078d00;  alias, 1 drivers
v0x1f84560_0 .net "sel", 0 0, v0x1f81b00_0;  alias, 1 drivers
L_0x2078d00 .functor MUXZ 32, L_0x2078a00, L_0x2017a50, v0x1f81b00_0, C4<>;
S_0x1f846a0 .scope module, "muxixjalaw" "mux2" 2 117, 7 22 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x1f84870 .param/l "W" 0 7 22, +C4<00000000000000000000000000000101>;
v0x1f849b0_0 .net "in0", 4 0, L_0x2078f60;  alias, 1 drivers
L_0x7efc921a81c8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1f84ab0_0 .net "in1", 4 0, L_0x7efc921a81c8;  1 drivers
v0x1f84b90_0 .net "out", 4 0, L_0x2079090;  alias, 1 drivers
v0x1f84c80_0 .net "sel", 0 0, v0x1f81930_0;  alias, 1 drivers
L_0x2079090 .functor MUXZ 5, L_0x2078f60, L_0x7efc921a81c8, v0x1f81930_0, C4<>;
S_0x1f84df0 .scope module, "muxmem2reg" "mux2" 2 157, 7 22 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1f84fc0 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x1f85100_0 .net8 "in0", 31 0, RS_0x7efc921f6e68;  alias, 2 drivers
v0x1f851e0_0 .net "in1", 31 0, v0x1f7f260_0;  alias, 1 drivers
v0x1f852d0_0 .net "out", 31 0, L_0x20df990;  alias, 1 drivers
v0x1f853d0_0 .net "sel", 0 0, v0x1f81bc0_0;  alias, 1 drivers
L_0x20df990 .functor MUXZ 32, RS_0x7efc921f6e68, v0x1f7f260_0, v0x1f81bc0_0, C4<>;
S_0x1f854f0 .scope module, "muxregdst" "mux2" 2 112, 7 22 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x1f856c0 .param/l "W" 0 7 22, +C4<00000000000000000000000000000101>;
v0x1f85800_0 .net "in0", 4 0, L_0x1fa5600;  alias, 1 drivers
v0x1f85910_0 .net "in1", 4 0, L_0x1fa5860;  alias, 1 drivers
v0x1f859e0_0 .net "out", 4 0, L_0x2078f60;  alias, 1 drivers
v0x1f85ae0_0 .net "sel", 0 0, v0x1f81e80_0;  alias, 1 drivers
L_0x2078f60 .functor MUXZ 5, L_0x1fa5600, L_0x1fa5860, v0x1f81e80_0, C4<>;
S_0x1f85c00 .scope module, "muxshift2" "mux2" 2 84, 7 22 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1f85dd0 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x1f85f10_0 .net "in0", 31 0, L_0x2017430;  alias, 1 drivers
v0x1f86010_0 .net "in1", 31 0, L_0x20178d0;  alias, 1 drivers
v0x1f860f0_0 .net "out", 31 0, L_0x2017a50;  alias, 1 drivers
v0x1f86210_0 .net "sel", 0 0, v0x1f81890_0;  alias, 1 drivers
L_0x2017a50 .functor MUXZ 32, L_0x2017430, L_0x20178d0, v0x1f81890_0, C4<>;
S_0x1f86380 .scope module, "pccounter" "dff" 2 68, 7 7 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x1f86550 .param/l "W" 0 7 7, +C4<00000000000000000000000000100000>;
v0x1f86660_0 .net "d", 31 0, L_0x2078e30;  alias, 1 drivers
L_0x7efc921a8018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f86770_0 .net "enable", 0 0, L_0x7efc921a8018;  1 drivers
v0x1f86810_0 .var "q", 31 0;
v0x1f868e0_0 .net "trigger", 0 0, o0x7efc921f7a98;  alias, 0 drivers
S_0x1f86a30 .scope module, "register" "regfile" 2 127, 8 12 0, S_0x1d9a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x1fa1aa0_0 .net "Clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1fa1b60_0 .net "DecoderOutput", 31 0, L_0x2079f20;  1 drivers
v0x1fa1c20_0 .net "ReadData1", 31 0, L_0x207d470;  alias, 1 drivers
v0x1fa1cc0_0 .net "ReadData2", 31 0, L_0x207e7c0;  alias, 1 drivers
v0x1fa1d60_0 .net "ReadRegister1", 4 0, L_0x1fa5730;  alias, 1 drivers
v0x1fa1e70_0 .net "ReadRegister2", 4 0, L_0x1fa5600;  alias, 1 drivers
v0x1fa1f30_0 .net "RegWrite", 0 0, v0x1f81f20_0;  alias, 1 drivers
v0x1fa1fd0 .array "RegisterOutput", 0 31;
v0x1fa1fd0_0 .net v0x1fa1fd0 0, 31 0, v0x1fa1800_0; 1 drivers
v0x1fa1fd0_1 .net v0x1fa1fd0 1, 31 0, v0x1f87ce0_0; 1 drivers
v0x1fa1fd0_2 .net v0x1fa1fd0 2, 31 0, v0x1f886b0_0; 1 drivers
v0x1fa1fd0_3 .net v0x1fa1fd0 3, 31 0, v0x1f89020_0; 1 drivers
v0x1fa1fd0_4 .net v0x1fa1fd0 4, 31 0, v0x1f89a90_0; 1 drivers
v0x1fa1fd0_5 .net v0x1fa1fd0 5, 31 0, v0x1f8a4f0_0; 1 drivers
v0x1fa1fd0_6 .net v0x1fa1fd0 6, 31 0, v0x1f8ae40_0; 1 drivers
v0x1fa1fd0_7 .net v0x1fa1fd0 7, 31 0, v0x1f8b800_0; 1 drivers
v0x1fa1fd0_8 .net v0x1fa1fd0 8, 31 0, v0x1f8c310_0; 1 drivers
v0x1fa1fd0_9 .net v0x1fa1fd0 9, 31 0, v0x1f8cc40_0; 1 drivers
v0x1fa1fd0_10 .net v0x1fa1fd0 10, 31 0, v0x1f8d600_0; 1 drivers
v0x1fa1fd0_11 .net v0x1fa1fd0 11, 31 0, v0x1f8dfc0_0; 1 drivers
v0x1fa1fd0_12 .net v0x1fa1fd0 12, 31 0, v0x1f8e980_0; 1 drivers
v0x1fa1fd0_13 .net v0x1fa1fd0 13, 31 0, v0x1f8f490_0; 1 drivers
v0x1fa1fd0_14 .net v0x1fa1fd0 14, 31 0, v0x1f8fe00_0; 1 drivers
v0x1fa1fd0_15 .net v0x1fa1fd0 15, 31 0, v0x1f907c0_0; 1 drivers
v0x1fa1fd0_16 .net v0x1fa1fd0 16, 31 0, v0x1f8c200_0; 1 drivers
v0x1fa1fd0_17 .net v0x1fa1fd0 17, 31 0, v0x1f91cc0_0; 1 drivers
v0x1fa1fd0_18 .net v0x1fa1fd0 18, 31 0, v0x1f92680_0; 1 drivers
v0x1fa1fd0_19 .net v0x1fa1fd0 19, 31 0, v0x1f93040_0; 1 drivers
v0x1fa1fd0_20 .net v0x1fa1fd0 20, 31 0, v0x1f93a00_0; 1 drivers
v0x1fa1fd0_21 .net v0x1fa1fd0 21, 31 0, v0x1f943c0_0; 1 drivers
v0x1fa1fd0_22 .net v0x1fa1fd0 22, 31 0, v0x1f94d80_0; 1 drivers
v0x1fa1fd0_23 .net v0x1fa1fd0 23, 31 0, v0x1f95740_0; 1 drivers
v0x1fa1fd0_24 .net v0x1fa1fd0 24, 31 0, v0x1f96100_0; 1 drivers
v0x1fa1fd0_25 .net v0x1fa1fd0 25, 31 0, v0x1f96ac0_0; 1 drivers
v0x1fa1fd0_26 .net v0x1fa1fd0 26, 31 0, v0x1f97480_0; 1 drivers
v0x1fa1fd0_27 .net v0x1fa1fd0 27, 31 0, v0x1f97e40_0; 1 drivers
v0x1fa1fd0_28 .net v0x1fa1fd0 28, 31 0, v0x1f98800_0; 1 drivers
v0x1fa1fd0_29 .net v0x1fa1fd0 29, 31 0, v0x1f8f340_0; 1 drivers
v0x1fa1fd0_30 .net v0x1fa1fd0 30, 31 0, v0x1f99d90_0; 1 drivers
v0x1fa1fd0_31 .net v0x1fa1fd0 31, 31 0, v0x1f9a750_0; 1 drivers
v0x1fa21a0_0 .net "WriteData", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f9b890_0 .net "WriteRegister", 4 0, L_0x2079090;  alias, 1 drivers
L_0x2079380 .part L_0x2079f20, 1, 1;
L_0x2079420 .part L_0x2079f20, 2, 1;
L_0x20794c0 .part L_0x2079f20, 3, 1;
L_0x20795f0 .part L_0x2079f20, 4, 1;
L_0x2079690 .part L_0x2079f20, 5, 1;
L_0x2079730 .part L_0x2079f20, 6, 1;
L_0x20797d0 .part L_0x2079f20, 7, 1;
L_0x2079980 .part L_0x2079f20, 8, 1;
L_0x2079a20 .part L_0x2079f20, 9, 1;
L_0x2079ac0 .part L_0x2079f20, 10, 1;
L_0x2079b60 .part L_0x2079f20, 11, 1;
L_0x2079c00 .part L_0x2079f20, 12, 1;
L_0x2079ca0 .part L_0x2079f20, 13, 1;
L_0x2079d40 .part L_0x2079f20, 14, 1;
L_0x2079de0 .part L_0x2079f20, 15, 1;
L_0x2079870 .part L_0x2079f20, 16, 1;
L_0x207a090 .part L_0x2079f20, 17, 1;
L_0x207a130 .part L_0x2079f20, 18, 1;
L_0x207a270 .part L_0x2079f20, 19, 1;
L_0x207a310 .part L_0x2079f20, 20, 1;
L_0x207a1d0 .part L_0x2079f20, 21, 1;
L_0x207a460 .part L_0x2079f20, 22, 1;
L_0x207a3b0 .part L_0x2079f20, 23, 1;
L_0x207a5c0 .part L_0x2079f20, 24, 1;
L_0x207a500 .part L_0x2079f20, 25, 1;
L_0x207a730 .part L_0x2079f20, 26, 1;
L_0x207a660 .part L_0x2079f20, 27, 1;
L_0x207a8b0 .part L_0x2079f20, 28, 1;
L_0x207a7d0 .part L_0x2079f20, 29, 1;
L_0x207aa40 .part L_0x2079f20, 30, 1;
L_0x207a950 .part L_0x2079f20, 31, 1;
S_0x1f86de0 .scope module, "decoder" "decoder1to32" 8 27, 7 36 0, S_0x1f86a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x1f87000_0 .net *"_s0", 31 0, L_0x2079e80;  1 drivers
L_0x7efc921a8210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f87100_0 .net *"_s3", 30 0, L_0x7efc921a8210;  1 drivers
v0x1f871e0_0 .net "address", 4 0, L_0x2079090;  alias, 1 drivers
v0x1f872b0_0 .net "enable", 0 0, v0x1f81f20_0;  alias, 1 drivers
v0x1f87350_0 .net "out", 31 0, L_0x2079f20;  alias, 1 drivers
L_0x2079e80 .concat [ 1 31 0 0], v0x1f81f20_0, L_0x7efc921a8210;
L_0x2079f20 .shift/l 32, L_0x2079e80, L_0x2079090;
S_0x1f874e0 .scope generate, "genblk1[1]" "genblk1[1]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f876d0 .param/l "i" 0 8 31, +C4<01>;
S_0x1f87790 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f874e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f87960 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f87aa0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f87bf0_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f87ce0_0 .var "q", 31 0;
v0x1f87db0_0 .net "wrenable", 0 0, L_0x2079380;  1 drivers
S_0x1f87f20 .scope generate, "genblk1[2]" "genblk1[2]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f880e0 .param/l "i" 0 8 31, +C4<010>;
S_0x1f88180 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f87f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f88350 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f88520_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f885c0_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f886b0_0 .var "q", 31 0;
v0x1f88750_0 .net "wrenable", 0 0, L_0x2079420;  1 drivers
S_0x1f888c0 .scope generate, "genblk1[3]" "genblk1[3]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f88ad0 .param/l "i" 0 8 31, +C4<011>;
S_0x1f88b90 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f888c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f88d60 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f88ea0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f88f60_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f89020_0 .var "q", 31 0;
v0x1f89110_0 .net "wrenable", 0 0, L_0x20794c0;  1 drivers
S_0x1f89280 .scope generate, "genblk1[4]" "genblk1[4]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f894e0 .param/l "i" 0 8 31, +C4<0100>;
S_0x1f895a0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f89280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f89770 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f89880_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f89940_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f89a90_0 .var "q", 31 0;
v0x1f89b80_0 .net "wrenable", 0 0, L_0x20795f0;  1 drivers
S_0x1f89cf0 .scope generate, "genblk1[5]" "genblk1[5]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f89eb0 .param/l "i" 0 8 31, +C4<0101>;
S_0x1f89f70 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f89cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f8a140 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f8a280_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8a450_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8a4f0_0 .var "q", 31 0;
v0x1f8a590_0 .net "wrenable", 0 0, L_0x2079690;  1 drivers
S_0x1f8a6e0 .scope generate, "genblk1[6]" "genblk1[6]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f8a8f0 .param/l "i" 0 8 31, +C4<0110>;
S_0x1f8a9b0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f8a6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f8ab80 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f8acc0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8ad80_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8ae40_0 .var "q", 31 0;
v0x1f8af30_0 .net "wrenable", 0 0, L_0x2079730;  1 drivers
S_0x1f8b0a0 .scope generate, "genblk1[7]" "genblk1[7]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f8b2b0 .param/l "i" 0 8 31, +C4<0111>;
S_0x1f8b370 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f8b0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f8b540 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f8b680_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8b740_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8b800_0 .var "q", 31 0;
v0x1f8b8f0_0 .net "wrenable", 0 0, L_0x20797d0;  1 drivers
S_0x1f8ba60 .scope generate, "genblk1[8]" "genblk1[8]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f89490 .param/l "i" 0 8 31, +C4<01000>;
S_0x1f8bd70 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f8ba60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f8bf40 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f8c080_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8c140_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8c310_0 .var "q", 31 0;
v0x1f8c3b0_0 .net "wrenable", 0 0, L_0x2079980;  1 drivers
S_0x1f8c4e0 .scope generate, "genblk1[9]" "genblk1[9]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f8c6f0 .param/l "i" 0 8 31, +C4<01001>;
S_0x1f8c7b0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f8c4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f8c980 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f8cac0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8cb80_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8cc40_0 .var "q", 31 0;
v0x1f8cd30_0 .net "wrenable", 0 0, L_0x2079a20;  1 drivers
S_0x1f8cea0 .scope generate, "genblk1[10]" "genblk1[10]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f8d0b0 .param/l "i" 0 8 31, +C4<01010>;
S_0x1f8d170 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f8cea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f8d340 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f8d480_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8d540_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8d600_0 .var "q", 31 0;
v0x1f8d6f0_0 .net "wrenable", 0 0, L_0x2079ac0;  1 drivers
S_0x1f8d860 .scope generate, "genblk1[11]" "genblk1[11]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f8da70 .param/l "i" 0 8 31, +C4<01011>;
S_0x1f8db30 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f8d860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f8dd00 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f8de40_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8df00_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8dfc0_0 .var "q", 31 0;
v0x1f8e0b0_0 .net "wrenable", 0 0, L_0x2079b60;  1 drivers
S_0x1f8e220 .scope generate, "genblk1[12]" "genblk1[12]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f8e430 .param/l "i" 0 8 31, +C4<01100>;
S_0x1f8e4f0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f8e220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f8e6c0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f8e800_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8e8c0_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8e980_0 .var "q", 31 0;
v0x1f8ea70_0 .net "wrenable", 0 0, L_0x2079c00;  1 drivers
S_0x1f8ebe0 .scope generate, "genblk1[13]" "genblk1[13]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f8edf0 .param/l "i" 0 8 31, +C4<01101>;
S_0x1f8eeb0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f8ebe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f8f080 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f8f1c0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8a340_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8f490_0 .var "q", 31 0;
v0x1f8f530_0 .net "wrenable", 0 0, L_0x2079ca0;  1 drivers
S_0x1f8f6a0 .scope generate, "genblk1[14]" "genblk1[14]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f8f8b0 .param/l "i" 0 8 31, +C4<01110>;
S_0x1f8f970 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f8f6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f8fb40 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f8fc80_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8fd40_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8fe00_0 .var "q", 31 0;
v0x1f8fef0_0 .net "wrenable", 0 0, L_0x2079d40;  1 drivers
S_0x1f90060 .scope generate, "genblk1[15]" "genblk1[15]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f90270 .param/l "i" 0 8 31, +C4<01111>;
S_0x1f90330 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f90060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f90500 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f90640_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f90700_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f907c0_0 .var "q", 31 0;
v0x1f908b0_0 .net "wrenable", 0 0, L_0x2079de0;  1 drivers
S_0x1f90a20 .scope generate, "genblk1[16]" "genblk1[16]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f8bc70 .param/l "i" 0 8 31, +C4<010000>;
S_0x1f90d90 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f90a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f90f60 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f910a0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f91140_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8c200_0 .var "q", 31 0;
v0x1f91410_0 .net "wrenable", 0 0, L_0x2079870;  1 drivers
S_0x1f91560 .scope generate, "genblk1[17]" "genblk1[17]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f91770 .param/l "i" 0 8 31, +C4<010001>;
S_0x1f91830 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f91560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f91a00 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f91b40_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f91c00_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f91cc0_0 .var "q", 31 0;
v0x1f91db0_0 .net "wrenable", 0 0, L_0x207a090;  1 drivers
S_0x1f91f20 .scope generate, "genblk1[18]" "genblk1[18]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f92130 .param/l "i" 0 8 31, +C4<010010>;
S_0x1f921f0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f91f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f923c0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f92500_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f925c0_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f92680_0 .var "q", 31 0;
v0x1f92770_0 .net "wrenable", 0 0, L_0x207a130;  1 drivers
S_0x1f928e0 .scope generate, "genblk1[19]" "genblk1[19]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f92af0 .param/l "i" 0 8 31, +C4<010011>;
S_0x1f92bb0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f928e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f92d80 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f92ec0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f92f80_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f93040_0 .var "q", 31 0;
v0x1f93130_0 .net "wrenable", 0 0, L_0x207a270;  1 drivers
S_0x1f932a0 .scope generate, "genblk1[20]" "genblk1[20]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f934b0 .param/l "i" 0 8 31, +C4<010100>;
S_0x1f93570 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f932a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f93740 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f93880_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f93940_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f93a00_0 .var "q", 31 0;
v0x1f93af0_0 .net "wrenable", 0 0, L_0x207a310;  1 drivers
S_0x1f93c60 .scope generate, "genblk1[21]" "genblk1[21]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f93e70 .param/l "i" 0 8 31, +C4<010101>;
S_0x1f93f30 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f93c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f94100 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f94240_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f94300_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f943c0_0 .var "q", 31 0;
v0x1f944b0_0 .net "wrenable", 0 0, L_0x207a1d0;  1 drivers
S_0x1f94620 .scope generate, "genblk1[22]" "genblk1[22]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f94830 .param/l "i" 0 8 31, +C4<010110>;
S_0x1f948f0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f94620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f94ac0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f94c00_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f94cc0_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f94d80_0 .var "q", 31 0;
v0x1f94e70_0 .net "wrenable", 0 0, L_0x207a460;  1 drivers
S_0x1f94fe0 .scope generate, "genblk1[23]" "genblk1[23]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f951f0 .param/l "i" 0 8 31, +C4<010111>;
S_0x1f952b0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f94fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f95480 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f955c0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f95680_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f95740_0 .var "q", 31 0;
v0x1f95830_0 .net "wrenable", 0 0, L_0x207a3b0;  1 drivers
S_0x1f959a0 .scope generate, "genblk1[24]" "genblk1[24]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f95bb0 .param/l "i" 0 8 31, +C4<011000>;
S_0x1f95c70 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f959a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f95e40 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f95f80_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f96040_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f96100_0 .var "q", 31 0;
v0x1f961f0_0 .net "wrenable", 0 0, L_0x207a5c0;  1 drivers
S_0x1f96360 .scope generate, "genblk1[25]" "genblk1[25]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f96570 .param/l "i" 0 8 31, +C4<011001>;
S_0x1f96630 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f96360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f96800 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f96940_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f96a00_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f96ac0_0 .var "q", 31 0;
v0x1f96bb0_0 .net "wrenable", 0 0, L_0x207a500;  1 drivers
S_0x1f96d20 .scope generate, "genblk1[26]" "genblk1[26]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f96f30 .param/l "i" 0 8 31, +C4<011010>;
S_0x1f96ff0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f96d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f971c0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f97300_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f973c0_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f97480_0 .var "q", 31 0;
v0x1f97570_0 .net "wrenable", 0 0, L_0x207a730;  1 drivers
S_0x1f976e0 .scope generate, "genblk1[27]" "genblk1[27]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f978f0 .param/l "i" 0 8 31, +C4<011011>;
S_0x1f979b0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f976e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f97b80 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f97cc0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f97d80_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f97e40_0 .var "q", 31 0;
v0x1f97f30_0 .net "wrenable", 0 0, L_0x207a660;  1 drivers
S_0x1f980a0 .scope generate, "genblk1[28]" "genblk1[28]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f982b0 .param/l "i" 0 8 31, +C4<011100>;
S_0x1f98370 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f980a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f98540 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f98680_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f98740_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f98800_0 .var "q", 31 0;
v0x1f988f0_0 .net "wrenable", 0 0, L_0x207a8b0;  1 drivers
S_0x1f98a60 .scope generate, "genblk1[29]" "genblk1[29]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f98c70 .param/l "i" 0 8 31, +C4<011101>;
S_0x1f98d30 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f98a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f98f00 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f99040_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f8f280_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f8f340_0 .var "q", 31 0;
v0x1f99510_0 .net "wrenable", 0 0, L_0x207a7d0;  1 drivers
S_0x1f99630 .scope generate, "genblk1[30]" "genblk1[30]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f99840 .param/l "i" 0 8 31, +C4<011110>;
S_0x1f99900 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f99630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f99ad0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f99c10_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f99cd0_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f99d90_0 .var "q", 31 0;
v0x1f99e80_0 .net "wrenable", 0 0, L_0x207aa40;  1 drivers
S_0x1f99ff0 .scope generate, "genblk1[31]" "genblk1[31]" 8 31, 8 31 0, S_0x1f86a30;
 .timescale 0 0;
P_0x1f9a200 .param/l "i" 0 8 31, +C4<011111>;
S_0x1f9a2c0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x1f99ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f9a490 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x1f9a5d0_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1f9a690_0 .net "d", 31 0, L_0x20792e0;  alias, 1 drivers
v0x1f9a750_0 .var "q", 31 0;
v0x1f9a840_0 .net "wrenable", 0 0, L_0x207a950;  1 drivers
S_0x1f9a9b0 .scope module, "multiplexer1" "mux32to1by32" 8 36, 7 60 0, S_0x1f86a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x2079910 .functor BUFZ 32, v0x1fa1800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2079fc0 .functor BUFZ 32, v0x1f87ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207b080 .functor BUFZ 32, v0x1f886b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207b180 .functor BUFZ 32, v0x1f89020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207b280 .functor BUFZ 32, v0x1f89a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207b380 .functor BUFZ 32, v0x1f8a4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207b480 .functor BUFZ 32, v0x1f8ae40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207b580 .functor BUFZ 32, v0x1f8b800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207b680 .functor BUFZ 32, v0x1f8c310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207b780 .functor BUFZ 32, v0x1f8cc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207b880 .functor BUFZ 32, v0x1f8d600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207b980 .functor BUFZ 32, v0x1f8dfc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207baf0 .functor BUFZ 32, v0x1f8e980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207bbf0 .functor BUFZ 32, v0x1f8f490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207ba80 .functor BUFZ 32, v0x1f8fe00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207be00 .functor BUFZ 32, v0x1f907c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207bf90 .functor BUFZ 32, v0x1f8c200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207c090 .functor BUFZ 32, v0x1f91cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207bf00 .functor BUFZ 32, v0x1f92680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207c2c0 .functor BUFZ 32, v0x1f93040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207c190 .functor BUFZ 32, v0x1f93a00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207c500 .functor BUFZ 32, v0x1f943c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207c3c0 .functor BUFZ 32, v0x1f94d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207c750 .functor BUFZ 32, v0x1f95740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207c600 .functor BUFZ 32, v0x1f96100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207c9b0 .functor BUFZ 32, v0x1f96ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207c850 .functor BUFZ 32, v0x1f97480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207cc20 .functor BUFZ 32, v0x1f97e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207cab0 .functor BUFZ 32, v0x1f98800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207cea0 .functor BUFZ 32, v0x1f8f340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207cd20 .functor BUFZ 32, v0x1f99d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d130 .functor BUFZ 32, v0x1f9a750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d470 .functor BUFZ 32, L_0x207cfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7efc921a8258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f90c30_0 .net *"_s101", 1 0, L_0x7efc921a8258;  1 drivers
v0x1f9b1f0_0 .net *"_s96", 31 0, L_0x207cfa0;  1 drivers
v0x1f9b2d0_0 .net *"_s98", 6 0, L_0x207d340;  1 drivers
v0x1f9b390_0 .net "address", 4 0, L_0x1fa5730;  alias, 1 drivers
v0x1f9b480_0 .net "input0", 31 0, v0x1fa1800_0;  alias, 1 drivers
v0x1f9b590_0 .net "input1", 31 0, v0x1f87ce0_0;  alias, 1 drivers
v0x1f9b650_0 .net "input10", 31 0, v0x1f8d600_0;  alias, 1 drivers
v0x1f9b720_0 .net "input11", 31 0, v0x1f8dfc0_0;  alias, 1 drivers
v0x1f9b7f0_0 .net "input12", 31 0, v0x1f8e980_0;  alias, 1 drivers
v0x1f9b950_0 .net "input13", 31 0, v0x1f8f490_0;  alias, 1 drivers
v0x1f9ba20_0 .net "input14", 31 0, v0x1f8fe00_0;  alias, 1 drivers
v0x1f9baf0_0 .net "input15", 31 0, v0x1f907c0_0;  alias, 1 drivers
v0x1f9bbc0_0 .net "input16", 31 0, v0x1f8c200_0;  alias, 1 drivers
v0x1f9bc90_0 .net "input17", 31 0, v0x1f91cc0_0;  alias, 1 drivers
v0x1f9bd60_0 .net "input18", 31 0, v0x1f92680_0;  alias, 1 drivers
v0x1f9be30_0 .net "input19", 31 0, v0x1f93040_0;  alias, 1 drivers
v0x1f9bf00_0 .net "input2", 31 0, v0x1f886b0_0;  alias, 1 drivers
v0x1f9c0b0_0 .net "input20", 31 0, v0x1f93a00_0;  alias, 1 drivers
v0x1f9c150_0 .net "input21", 31 0, v0x1f943c0_0;  alias, 1 drivers
v0x1f9c1f0_0 .net "input22", 31 0, v0x1f94d80_0;  alias, 1 drivers
v0x1f9c2c0_0 .net "input23", 31 0, v0x1f95740_0;  alias, 1 drivers
v0x1f9c390_0 .net "input24", 31 0, v0x1f96100_0;  alias, 1 drivers
v0x1f9c460_0 .net "input25", 31 0, v0x1f96ac0_0;  alias, 1 drivers
v0x1f9c530_0 .net "input26", 31 0, v0x1f97480_0;  alias, 1 drivers
v0x1f9c600_0 .net "input27", 31 0, v0x1f97e40_0;  alias, 1 drivers
v0x1f9c6d0_0 .net "input28", 31 0, v0x1f98800_0;  alias, 1 drivers
v0x1f9c7a0_0 .net "input29", 31 0, v0x1f8f340_0;  alias, 1 drivers
v0x1f9c870_0 .net "input3", 31 0, v0x1f89020_0;  alias, 1 drivers
v0x1f9c940_0 .net "input30", 31 0, v0x1f99d90_0;  alias, 1 drivers
v0x1f9ca10_0 .net "input31", 31 0, v0x1f9a750_0;  alias, 1 drivers
v0x1f9cae0_0 .net "input4", 31 0, v0x1f89a90_0;  alias, 1 drivers
v0x1f9cbb0_0 .net "input5", 31 0, v0x1f8a4f0_0;  alias, 1 drivers
v0x1f9cc80_0 .net "input6", 31 0, v0x1f8ae40_0;  alias, 1 drivers
v0x1f9bfd0_0 .net "input7", 31 0, v0x1f8b800_0;  alias, 1 drivers
v0x1f9cf30_0 .net "input8", 31 0, v0x1f8c310_0;  alias, 1 drivers
v0x1f9d000_0 .net "input9", 31 0, v0x1f8cc40_0;  alias, 1 drivers
v0x1f9d0d0 .array "mux", 0 31;
v0x1f9d0d0_0 .net v0x1f9d0d0 0, 31 0, L_0x2079910; 1 drivers
v0x1f9d0d0_1 .net v0x1f9d0d0 1, 31 0, L_0x2079fc0; 1 drivers
v0x1f9d0d0_2 .net v0x1f9d0d0 2, 31 0, L_0x207b080; 1 drivers
v0x1f9d0d0_3 .net v0x1f9d0d0 3, 31 0, L_0x207b180; 1 drivers
v0x1f9d0d0_4 .net v0x1f9d0d0 4, 31 0, L_0x207b280; 1 drivers
v0x1f9d0d0_5 .net v0x1f9d0d0 5, 31 0, L_0x207b380; 1 drivers
v0x1f9d0d0_6 .net v0x1f9d0d0 6, 31 0, L_0x207b480; 1 drivers
v0x1f9d0d0_7 .net v0x1f9d0d0 7, 31 0, L_0x207b580; 1 drivers
v0x1f9d0d0_8 .net v0x1f9d0d0 8, 31 0, L_0x207b680; 1 drivers
v0x1f9d0d0_9 .net v0x1f9d0d0 9, 31 0, L_0x207b780; 1 drivers
v0x1f9d0d0_10 .net v0x1f9d0d0 10, 31 0, L_0x207b880; 1 drivers
v0x1f9d0d0_11 .net v0x1f9d0d0 11, 31 0, L_0x207b980; 1 drivers
v0x1f9d0d0_12 .net v0x1f9d0d0 12, 31 0, L_0x207baf0; 1 drivers
v0x1f9d0d0_13 .net v0x1f9d0d0 13, 31 0, L_0x207bbf0; 1 drivers
v0x1f9d0d0_14 .net v0x1f9d0d0 14, 31 0, L_0x207ba80; 1 drivers
v0x1f9d0d0_15 .net v0x1f9d0d0 15, 31 0, L_0x207be00; 1 drivers
v0x1f9d0d0_16 .net v0x1f9d0d0 16, 31 0, L_0x207bf90; 1 drivers
v0x1f9d0d0_17 .net v0x1f9d0d0 17, 31 0, L_0x207c090; 1 drivers
v0x1f9d0d0_18 .net v0x1f9d0d0 18, 31 0, L_0x207bf00; 1 drivers
v0x1f9d0d0_19 .net v0x1f9d0d0 19, 31 0, L_0x207c2c0; 1 drivers
v0x1f9d0d0_20 .net v0x1f9d0d0 20, 31 0, L_0x207c190; 1 drivers
v0x1f9d0d0_21 .net v0x1f9d0d0 21, 31 0, L_0x207c500; 1 drivers
v0x1f9d0d0_22 .net v0x1f9d0d0 22, 31 0, L_0x207c3c0; 1 drivers
v0x1f9d0d0_23 .net v0x1f9d0d0 23, 31 0, L_0x207c750; 1 drivers
v0x1f9d0d0_24 .net v0x1f9d0d0 24, 31 0, L_0x207c600; 1 drivers
v0x1f9d0d0_25 .net v0x1f9d0d0 25, 31 0, L_0x207c9b0; 1 drivers
v0x1f9d0d0_26 .net v0x1f9d0d0 26, 31 0, L_0x207c850; 1 drivers
v0x1f9d0d0_27 .net v0x1f9d0d0 27, 31 0, L_0x207cc20; 1 drivers
v0x1f9d0d0_28 .net v0x1f9d0d0 28, 31 0, L_0x207cab0; 1 drivers
v0x1f9d0d0_29 .net v0x1f9d0d0 29, 31 0, L_0x207cea0; 1 drivers
v0x1f9d0d0_30 .net v0x1f9d0d0 30, 31 0, L_0x207cd20; 1 drivers
v0x1f9d0d0_31 .net v0x1f9d0d0 31, 31 0, L_0x207d130; 1 drivers
v0x1f9d680_0 .net "out", 31 0, L_0x207d470;  alias, 1 drivers
L_0x207cfa0 .array/port v0x1f9d0d0, L_0x207d340;
L_0x207d340 .concat [ 5 2 0 0], L_0x1fa5730, L_0x7efc921a8258;
S_0x1f9dca0 .scope module, "multiplexer2" "mux32to1by32" 8 42, 7 60 0, S_0x1f86a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x207d4e0 .functor BUFZ 32, v0x1fa1800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d550 .functor BUFZ 32, v0x1f87ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d5c0 .functor BUFZ 32, v0x1f886b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d630 .functor BUFZ 32, v0x1f89020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d6a0 .functor BUFZ 32, v0x1f89a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d710 .functor BUFZ 32, v0x1f8a4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d780 .functor BUFZ 32, v0x1f8ae40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d7f0 .functor BUFZ 32, v0x1f8b800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d860 .functor BUFZ 32, v0x1f8c310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d8d0 .functor BUFZ 32, v0x1f8cc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d940 .functor BUFZ 32, v0x1f8d600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207d9b0 .functor BUFZ 32, v0x1f8dfc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207da90 .functor BUFZ 32, v0x1f8e980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207db00 .functor BUFZ 32, v0x1f8f490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207da20 .functor BUFZ 32, v0x1f8fe00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207db70 .functor BUFZ 32, v0x1f907c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207dc70 .functor BUFZ 32, v0x1f8c200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207dce0 .functor BUFZ 32, v0x1f91cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207dbe0 .functor BUFZ 32, v0x1f92680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207ddf0 .functor BUFZ 32, v0x1f93040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207dd50 .functor BUFZ 32, v0x1f93a00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207df10 .functor BUFZ 32, v0x1f943c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207de60 .functor BUFZ 32, v0x1f94d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207e040 .functor BUFZ 32, v0x1f95740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207df80 .functor BUFZ 32, v0x1f96100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207e180 .functor BUFZ 32, v0x1f96ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207e0b0 .functor BUFZ 32, v0x1f97480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207e2d0 .functor BUFZ 32, v0x1f97e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207e1f0 .functor BUFZ 32, v0x1f98800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207e430 .functor BUFZ 32, v0x1f8f340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207e340 .functor BUFZ 32, v0x1f99d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207e5a0 .functor BUFZ 32, v0x1f9a750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x207e7c0 .functor BUFZ 32, L_0x207e4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7efc921a82a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f9ade0_0 .net *"_s101", 1 0, L_0x7efc921a82a0;  1 drivers
v0x1f9e2c0_0 .net *"_s96", 31 0, L_0x207e4a0;  1 drivers
v0x1f9e3c0_0 .net *"_s98", 6 0, L_0x207e720;  1 drivers
v0x1f9e480_0 .net "address", 4 0, L_0x1fa5600;  alias, 1 drivers
v0x1f9e590_0 .net "input0", 31 0, v0x1fa1800_0;  alias, 1 drivers
v0x1f9e6a0_0 .net "input1", 31 0, v0x1f87ce0_0;  alias, 1 drivers
v0x1f9e790_0 .net "input10", 31 0, v0x1f8d600_0;  alias, 1 drivers
v0x1f9e8a0_0 .net "input11", 31 0, v0x1f8dfc0_0;  alias, 1 drivers
v0x1f9e9b0_0 .net "input12", 31 0, v0x1f8e980_0;  alias, 1 drivers
v0x1f9eb00_0 .net "input13", 31 0, v0x1f8f490_0;  alias, 1 drivers
v0x1f9ec10_0 .net "input14", 31 0, v0x1f8fe00_0;  alias, 1 drivers
v0x1f9ed20_0 .net "input15", 31 0, v0x1f907c0_0;  alias, 1 drivers
v0x1f9ee30_0 .net "input16", 31 0, v0x1f8c200_0;  alias, 1 drivers
v0x1f9ef40_0 .net "input17", 31 0, v0x1f91cc0_0;  alias, 1 drivers
v0x1f9f050_0 .net "input18", 31 0, v0x1f92680_0;  alias, 1 drivers
v0x1f9f160_0 .net "input19", 31 0, v0x1f93040_0;  alias, 1 drivers
v0x1f9f270_0 .net "input2", 31 0, v0x1f886b0_0;  alias, 1 drivers
v0x1f9f420_0 .net "input20", 31 0, v0x1f93a00_0;  alias, 1 drivers
v0x1f9f510_0 .net "input21", 31 0, v0x1f943c0_0;  alias, 1 drivers
v0x1f9f620_0 .net "input22", 31 0, v0x1f94d80_0;  alias, 1 drivers
v0x1f9f730_0 .net "input23", 31 0, v0x1f95740_0;  alias, 1 drivers
v0x1f9f840_0 .net "input24", 31 0, v0x1f96100_0;  alias, 1 drivers
v0x1f9f950_0 .net "input25", 31 0, v0x1f96ac0_0;  alias, 1 drivers
v0x1f9fa60_0 .net "input26", 31 0, v0x1f97480_0;  alias, 1 drivers
v0x1f9fb70_0 .net "input27", 31 0, v0x1f97e40_0;  alias, 1 drivers
v0x1f9fc80_0 .net "input28", 31 0, v0x1f98800_0;  alias, 1 drivers
v0x1f9fd90_0 .net "input29", 31 0, v0x1f8f340_0;  alias, 1 drivers
v0x1f9fea0_0 .net "input3", 31 0, v0x1f89020_0;  alias, 1 drivers
v0x1f9ffb0_0 .net "input30", 31 0, v0x1f99d90_0;  alias, 1 drivers
v0x1fa00c0_0 .net "input31", 31 0, v0x1f9a750_0;  alias, 1 drivers
v0x1fa01d0_0 .net "input4", 31 0, v0x1f89a90_0;  alias, 1 drivers
v0x1fa02e0_0 .net "input5", 31 0, v0x1f8a4f0_0;  alias, 1 drivers
v0x1fa03f0_0 .net "input6", 31 0, v0x1f8ae40_0;  alias, 1 drivers
v0x1f9f380_0 .net "input7", 31 0, v0x1f8b800_0;  alias, 1 drivers
v0x1fa0710_0 .net "input8", 31 0, v0x1f8c310_0;  alias, 1 drivers
v0x1fa0820_0 .net "input9", 31 0, v0x1f8cc40_0;  alias, 1 drivers
v0x1fa0930 .array "mux", 0 31;
v0x1fa0930_0 .net v0x1fa0930 0, 31 0, L_0x207d4e0; 1 drivers
v0x1fa0930_1 .net v0x1fa0930 1, 31 0, L_0x207d550; 1 drivers
v0x1fa0930_2 .net v0x1fa0930 2, 31 0, L_0x207d5c0; 1 drivers
v0x1fa0930_3 .net v0x1fa0930 3, 31 0, L_0x207d630; 1 drivers
v0x1fa0930_4 .net v0x1fa0930 4, 31 0, L_0x207d6a0; 1 drivers
v0x1fa0930_5 .net v0x1fa0930 5, 31 0, L_0x207d710; 1 drivers
v0x1fa0930_6 .net v0x1fa0930 6, 31 0, L_0x207d780; 1 drivers
v0x1fa0930_7 .net v0x1fa0930 7, 31 0, L_0x207d7f0; 1 drivers
v0x1fa0930_8 .net v0x1fa0930 8, 31 0, L_0x207d860; 1 drivers
v0x1fa0930_9 .net v0x1fa0930 9, 31 0, L_0x207d8d0; 1 drivers
v0x1fa0930_10 .net v0x1fa0930 10, 31 0, L_0x207d940; 1 drivers
v0x1fa0930_11 .net v0x1fa0930 11, 31 0, L_0x207d9b0; 1 drivers
v0x1fa0930_12 .net v0x1fa0930 12, 31 0, L_0x207da90; 1 drivers
v0x1fa0930_13 .net v0x1fa0930 13, 31 0, L_0x207db00; 1 drivers
v0x1fa0930_14 .net v0x1fa0930 14, 31 0, L_0x207da20; 1 drivers
v0x1fa0930_15 .net v0x1fa0930 15, 31 0, L_0x207db70; 1 drivers
v0x1fa0930_16 .net v0x1fa0930 16, 31 0, L_0x207dc70; 1 drivers
v0x1fa0930_17 .net v0x1fa0930 17, 31 0, L_0x207dce0; 1 drivers
v0x1fa0930_18 .net v0x1fa0930 18, 31 0, L_0x207dbe0; 1 drivers
v0x1fa0930_19 .net v0x1fa0930 19, 31 0, L_0x207ddf0; 1 drivers
v0x1fa0930_20 .net v0x1fa0930 20, 31 0, L_0x207dd50; 1 drivers
v0x1fa0930_21 .net v0x1fa0930 21, 31 0, L_0x207df10; 1 drivers
v0x1fa0930_22 .net v0x1fa0930 22, 31 0, L_0x207de60; 1 drivers
v0x1fa0930_23 .net v0x1fa0930 23, 31 0, L_0x207e040; 1 drivers
v0x1fa0930_24 .net v0x1fa0930 24, 31 0, L_0x207df80; 1 drivers
v0x1fa0930_25 .net v0x1fa0930 25, 31 0, L_0x207e180; 1 drivers
v0x1fa0930_26 .net v0x1fa0930 26, 31 0, L_0x207e0b0; 1 drivers
v0x1fa0930_27 .net v0x1fa0930 27, 31 0, L_0x207e2d0; 1 drivers
v0x1fa0930_28 .net v0x1fa0930 28, 31 0, L_0x207e1f0; 1 drivers
v0x1fa0930_29 .net v0x1fa0930 29, 31 0, L_0x207e430; 1 drivers
v0x1fa0930_30 .net v0x1fa0930 30, 31 0, L_0x207e340; 1 drivers
v0x1fa0930_31 .net v0x1fa0930 31, 31 0, L_0x207e5a0; 1 drivers
v0x1fa0f00_0 .net "out", 31 0, L_0x207e7c0;  alias, 1 drivers
L_0x207e4a0 .array/port v0x1fa0930, L_0x207e720;
L_0x207e720 .concat [ 5 2 0 0], L_0x1fa5600, L_0x7efc921a82a0;
S_0x1fa1570 .scope module, "register0" "register32zero" 8 28, 9 37 0, S_0x1f86a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 1 "wrenable"
    .port_info 2 /INPUT 1 "clk"
P_0x1f9de70 .param/l "W" 0 9 37, +C4<00000000000000000000000000100000>;
v0x1fa1740_0 .net "clk", 0 0, o0x7efc921f7a98;  alias, 0 drivers
v0x1fa1800_0 .var "q", 31 0;
v0x1fa1910_0 .net "wrenable", 0 0, v0x1f81f20_0;  alias, 1 drivers
    .scope S_0x1f7f980;
T_0 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f7fbf0_0;
    %parti/s 1, 31, 6;
    %replicate 2;
    %load/vec4 v0x1f7fbf0_0;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1f80050_0, 0;
    %load/vec4 v0x1f801d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1f7fcd0_0;
    %ix/getv 3, v0x1f80050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80110, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1f7f980;
T_1 ;
    %vpi_call 5 51 "$readmemh", "mem.dat", v0x1f80110, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f811d0;
T_2 ;
    %wait E_0x1f81580;
    %load/vec4 v0x1f81db0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %vpi_call 6 197 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %load/vec4 v0x1f820b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f81fc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
T_2.12 ;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %load/vec4 v0x1f820b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f81fc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
T_2.14 ;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x1f81790_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %vpi_call 6 192 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f81f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81bc0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1f815e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f81890_0, 0, 1;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1f86380;
T_3 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f86770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1f86660_0;
    %assign/vec4 v0x1f86810_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1f87790;
T_4 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f87db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1f87bf0_0;
    %assign/vec4 v0x1f87ce0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f88180;
T_5 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f88750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1f885c0_0;
    %assign/vec4 v0x1f886b0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f88b90;
T_6 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f89110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f88f60_0;
    %assign/vec4 v0x1f89020_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f895a0;
T_7 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f89b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1f89940_0;
    %assign/vec4 v0x1f89a90_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f89f70;
T_8 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f8a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f8a450_0;
    %assign/vec4 v0x1f8a4f0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1f8a9b0;
T_9 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f8af30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f8ad80_0;
    %assign/vec4 v0x1f8ae40_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1f8b370;
T_10 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f8b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f8b740_0;
    %assign/vec4 v0x1f8b800_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1f8bd70;
T_11 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f8c3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1f8c140_0;
    %assign/vec4 v0x1f8c310_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1f8c7b0;
T_12 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f8cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1f8cb80_0;
    %assign/vec4 v0x1f8cc40_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1f8d170;
T_13 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f8d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1f8d540_0;
    %assign/vec4 v0x1f8d600_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1f8db30;
T_14 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f8e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1f8df00_0;
    %assign/vec4 v0x1f8dfc0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1f8e4f0;
T_15 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f8ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1f8e8c0_0;
    %assign/vec4 v0x1f8e980_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1f8eeb0;
T_16 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f8f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1f8a340_0;
    %assign/vec4 v0x1f8f490_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1f8f970;
T_17 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f8fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1f8fd40_0;
    %assign/vec4 v0x1f8fe00_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f90330;
T_18 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f908b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1f90700_0;
    %assign/vec4 v0x1f907c0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1f90d90;
T_19 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f91410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1f91140_0;
    %assign/vec4 v0x1f8c200_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1f91830;
T_20 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f91db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1f91c00_0;
    %assign/vec4 v0x1f91cc0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1f921f0;
T_21 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f92770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1f925c0_0;
    %assign/vec4 v0x1f92680_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1f92bb0;
T_22 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f93130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1f92f80_0;
    %assign/vec4 v0x1f93040_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1f93570;
T_23 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f93af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1f93940_0;
    %assign/vec4 v0x1f93a00_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1f93f30;
T_24 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f944b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1f94300_0;
    %assign/vec4 v0x1f943c0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1f948f0;
T_25 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f94e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1f94cc0_0;
    %assign/vec4 v0x1f94d80_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1f952b0;
T_26 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f95830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1f95680_0;
    %assign/vec4 v0x1f95740_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1f95c70;
T_27 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f961f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1f96040_0;
    %assign/vec4 v0x1f96100_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1f96630;
T_28 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f96bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1f96a00_0;
    %assign/vec4 v0x1f96ac0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1f96ff0;
T_29 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f97570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1f973c0_0;
    %assign/vec4 v0x1f97480_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1f979b0;
T_30 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1f97d80_0;
    %assign/vec4 v0x1f97e40_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1f98370;
T_31 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f988f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1f98740_0;
    %assign/vec4 v0x1f98800_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1f98d30;
T_32 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f99510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1f8f280_0;
    %assign/vec4 v0x1f8f340_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1f99900;
T_33 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f99e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1f99cd0_0;
    %assign/vec4 v0x1f99d90_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1f9a2c0;
T_34 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f9a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1f9a690_0;
    %assign/vec4 v0x1f9a750_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1fa1570;
T_35 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1fa1910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1fa1800_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1f7eb10;
T_36 ;
    %wait E_0x1dc5ec0;
    %load/vec4 v0x1f7f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1f7f1a0_0;
    %ix/getv 3, v0x1f7efb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7f340, 0, 4;
T_36.0 ;
    %ix/getv 4, v0x1f7efb0_0;
    %load/vec4a v0x1f7f340, 4;
    %assign/vec4 v0x1f7f260_0, 0;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "execution.v";
    "./alu.v";
    "./datamemory.v";
    "./instructiondecoder.v";
    "./lut.v";
    "./basicbuildingblocks.v";
    "./regfile.v";
    "./registers.v";
