m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sathiralanka/Desktop/FPGA/processor/simulation/modelsim
vAC
Z1 !s110 1624770691
!i10b 1
!s100 c;X4^<FBfQfDfA:>@gPU43
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IF7BjaAf9_4H^o6=f?5Mle1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1624769970
8C:/Users/sathiralanka/Desktop/FPGA/processor/AC.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/AC.v
!i122 6
L0 1 28
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1624770691.000000
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/AC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/AC.v|
!i113 1
Z7 o-vlog01compat -work work
Z8 !s92 -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/FPGA/processor
Z9 tCvgOpt 0
n@a@c
vALU
Z10 !s110 1624770692
!i10b 1
!s100 6E:R<bE=Tf4BYema575G]1
R2
IBP5_H@ob2b[:E37Z42R2k3
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/ALU.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/ALU.v
!i122 9
L0 1 80
R5
r1
!s85 0
31
R6
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/ALU.v|
!i113 1
R7
R8
R9
n@a@l@u
vAR
R1
!i10b 1
!s100 Poj<53BiGJEU61Je6XzCi0
R2
IR7PZWezA=lVgB;MVX2e=23
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/AR.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/AR.v
!i122 8
L0 9 38
R5
r1
!s85 0
31
R6
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/AR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/AR.v|
!i113 1
R7
R8
R9
n@a@r
vControl_Unit
Z11 !s110 1624770690
!i10b 1
!s100 mLl0UUNEzUEGC7bW8VZHA2
R2
IhzR24@X1V0c7Bo:g7K=7H2
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/Control_Unit.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/Control_Unit.v
!i122 2
L0 6 841
R5
r1
!s85 0
31
Z12 !s108 1624770690.000000
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/Control_Unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/Control_Unit.v|
!i113 1
R7
R8
R9
n@control_@unit
vData_bus
R1
!i10b 1
!s100 S2Ca9^OWZ_BI;:DHYZ8S[1
R2
Im9B]RCGzQIToOlX0BkW=[2
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/Data_bus.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/Data_bus.v
!i122 5
L0 1 53
R5
r1
!s85 0
31
R6
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/Data_bus.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/Data_bus.v|
!i113 1
R7
R8
R9
n@data_bus
vDR
R1
!i10b 1
!s100 UofI>RJLhc^?Uh@ALAX7h0
R2
I00HLi8RE>4A?k^mkAOh6`1
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/DR.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/DR.v
!i122 7
L0 10 54
R5
r1
!s85 0
31
R6
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/DR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/DR.v|
!i113 1
R7
R8
R9
n@d@r
vFull_System_Copy
R11
!i10b 1
!s100 Mc4RD]ifk`fLiG0k6QP4k2
R2
IkEcS^2Dg>ig08=SDA[XCF3
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/Full_System_Copy.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/Full_System_Copy.v
!i122 1
L0 2 150
R5
r1
!s85 0
31
R12
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/Full_System_Copy.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/Full_System_Copy.v|
!i113 1
R7
R8
R9
n@full_@system_@copy
vIns_Memory
R10
!i10b 1
!s100 SUkdQc6;_F=COS1eSS_YX3
R2
I9V4Im_U?NW>zzALa2OVF]2
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/Ins_Memory.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/Ins_Memory.v
!i122 11
Z13 L0 39 67
R5
r1
!s85 0
31
Z14 !s108 1624770692.000000
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/Ins_Memory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/Ins_Memory.v|
!i113 1
R7
R8
R9
n@ins_@memory
vIR
R11
!i10b 1
!s100 cYgT9gI31cBKh@ddo]:HD3
R2
I:fQ_J@5OHzAmnlleDSh5k1
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/IR.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/IR.v
!i122 3
L0 2 30
R5
r1
!s85 0
31
R12
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/IR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/IR.v|
!i113 1
R7
R8
R9
n@i@r
vMemory_AR_DR_CU_tb
R10
!i10b 1
!s100 dI0@Rjfz[@c2_JLgQh2kU3
R2
I2I4I6TIzUDn_;?WIcJcQj2
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/Memory_AR_DR_CU_tb.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/Memory_AR_DR_CU_tb.v
!i122 12
L0 3 167
R5
r1
!s85 0
31
R14
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/Memory_AR_DR_CU_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/Memory_AR_DR_CU_tb.v|
!i113 1
R7
R8
R9
n@memory_@a@r_@d@r_@c@u_tb
vMemoryQ
R10
!i10b 1
!s100 ?KRlcjNRYYPEjYXjE?_?F1
R2
IJHZj6PHY<LHViGXoBL5@=1
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/MemoryQ.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/MemoryQ.v
!i122 10
R13
R5
r1
!s85 0
31
R14
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/MemoryQ.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/MemoryQ.v|
!i113 1
R7
R8
R9
n@memory@q
vPC
R11
!i10b 1
!s100 A0X@G;gV?PRSBj3hBdG;G3
R2
Ib`WbN34o2J[TfkZXe4[?_1
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/PC.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/PC.v
!i122 4
L0 1 26
R5
r1
!s85 0
31
R12
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/PC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/PC.v|
!i113 1
R7
R8
R9
n@p@c
vRegister_File
R11
!i10b 1
!s100 Do5ndP1@@fT;YA56>0Rig1
R2
IBg9NRP6I95_D[<<4eJQQ91
R3
R0
R4
8C:/Users/sathiralanka/Desktop/FPGA/processor/Register_File.v
FC:/Users/sathiralanka/Desktop/FPGA/processor/Register_File.v
!i122 0
L0 1 165
R5
r1
!s85 0
31
!s108 1624770689.000000
!s107 C:/Users/sathiralanka/Desktop/FPGA/processor/Register_File.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sathiralanka/Desktop/FPGA/processor|C:/Users/sathiralanka/Desktop/FPGA/processor/Register_File.v|
!i113 1
R7
R8
R9
n@register_@file
