{"vcs1":{"timestamp_begin":1682186073.804706900, "rt":0.49, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1682186074.361453779, "rt":0.60, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1682186075.021245505, "rt":0.23, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682186073.520493059}
{"VCS_COMP_START_TIME": 1682186073.520493059}
{"VCS_COMP_END_TIME": 1682186075.326668329}
{"VCS_USER_OPTIONS": "+lint=all -sverilog test.sv library.sv"}
{"vcs1": {"peak_mem": 336964}}
{"stitch_vcselab": {"peak_mem": 222608}}
