<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002354A1-20030102-D00000.TIF SYSTEM "US20030002354A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002354A1-20030102-D00001.TIF SYSTEM "US20030002354A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002354A1-20030102-D00002.TIF SYSTEM "US20030002354A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002354A1-20030102-D00003.TIF SYSTEM "US20030002354A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002354A1-20030102-D00004.TIF SYSTEM "US20030002354A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002354A1-20030102-D00005.TIF SYSTEM "US20030002354A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002354</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10180818</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020626</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>10131007.2</doc-number>
</priority-application-number>
<filing-date>20010627</filing-date>
<country-code>DE</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G11C007/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>365</class>
<subclass>189110</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Device for driving a memory cell of a memory module</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Peter</given-name>
<family-name>Schroegmeier</family-name>
</name>
<residence>
<residence-non-us>
<city>Munchen</city>
<country-code>DE</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Thilo</given-name>
<family-name>Marx</family-name>
</name>
<residence>
<residence-non-us>
<city>Villingen-Schwenningen</city>
<country-code>DE</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Manfred</given-name>
<family-name>Dobler</family-name>
</name>
<residence>
<residence-non-us>
<city>Ergoldsbach</city>
<country-code>DE</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>JENKINS &amp; WILSON, PA</name-1>
<name-2></name-2>
<address>
<address-1>3100 TOWER BLVD</address-1>
<address-2>SUITE 1400</address-2>
<city>DURHAM</city>
<state>NC</state>
<postalcode>27707</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">The present invention provides a device for driving a memory cell (<highlight><bold>601</bold></highlight>) of a memory module which can be operated with an external voltage (V<highlight><subscript>EXT</subscript></highlight>) and an operating frequency (f<highlight><subscript>CLK</subscript></highlight>), the memory cell (<highlight><bold>601</bold></highlight>) having a capacitance (<highlight><bold>600</bold></highlight>) for storing charges and a transistor (<highlight><bold>602</bold></highlight>) for reading charges from the capacitance (<highlight><bold>600</bold></highlight>) and for writing charges to the capacitance (<highlight><bold>600</bold></highlight>), which transistor can be controlled with a control voltage (V<highlight><subscript>PP</subscript></highlight>), having a charge store (<highlight><bold>614</bold></highlight>) for supplying a control voltage (V<highlight><subscript>PP</subscript></highlight>) which is greater than the external voltage (V<highlight><subscript>EXT</subscript></highlight>), the charge store (<highlight><bold>614</bold></highlight>) being able to be charged by the external voltage (V<highlight><subscript>EXT</subscript></highlight>), and the charging of the charge store (<highlight><bold>614</bold></highlight>) being able to be controlled by a charging control frequency (f<highlight><subscript>CC</subscript></highlight>) derived from the operating frequency (f<highlight><subscript>CLK</subscript></highlight>) of the memory module. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to a device for driving a memory cell and in particular to a device for driving a memory cell of a memory module. </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows a typical memory cell which is used for example in a dynamic random access memory (DRAM). The memory cell has a capacitance <highlight><bold>100</bold></highlight> or a cell capacitance for storing charges, in which information items can be stored, and a transistor <highlight><bold>102</bold></highlight>, which preferably has a field-effect transistor, for driving the capacitance <highlight><bold>100</bold></highlight>. The transistor <highlight><bold>102</bold></highlight> is also referred to as selection transistor or cell transistor and is used for reading charges into the capacitance <highlight><bold>100</bold></highlight> and for reading charges from the capacitance <highlight><bold>100</bold></highlight>. During a process of writing charges to the capacitance <highlight><bold>100</bold></highlight> or a write operation the transistor <highlight><bold>102</bold></highlight> is opened with the aid of a control voltage V<highlight><subscript>PP </subscript></highlight>at a control input <highlight><bold>104</bold></highlight> of said transistor, e.g. at the gate of the field-effect transistor, and a logic low level or a local 0 or a logic high level or a logic 1 is written to the capacitance <highlight><bold>100</bold></highlight>. Afterward, the transistor <highlight><bold>102</bold></highlight> is closed, and the information is stored. In order to read out the information, the transistor <highlight><bold>102</bold></highlight> is opened again, and the stored charge can be evaluated. In order to amplify the very small charge or voltage stored in the capacitance <highlight><bold>100</bold></highlight>, a differential amplifier <highlight><bold>106</bold></highlight> is furthermore provided outside the memory cell, which amplifier compares the voltage across the capacitance <highlight><bold>100</bold></highlight> with a reference voltage V<highlight><subscript>REF </subscript></highlight>and amplifies it. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> The transistors used in memory cells are usually NPN field-effect transistors, which are turned on in the event of a logic high level of a respective control voltage V<highlight><subscript>PP</subscript></highlight>, present at the control input or the gate terminal of the transistor. Since the charge to be read out in the capacitance of the memory cell only leads to very small voltage differences of typically 10-30 mV at the differential amplifier, the control voltage V<highlight><subscript>PP </subscript></highlight>at the control input of the transistor is raised by means of the normal internal voltage V<highlight><subscript>INT </subscript></highlight>of the memory cell or of the memory module having the memory cell. This measure leads to a very small resistance of the NPN field-effect transistor and prevents, for the most part, the small voltage present across the capacitance from being dropped across the transistor. The voltage drop of typically 300-500 mV which normally occurs at the transistor is therefore reduced </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The raising of the control voltage V<highlight><subscript>PP </subscript></highlight>at the control input of the transistor in order to reduce the resistance thereof is usually carried out by a charge pump which generates a control voltage V<highlight><subscript>PP </subscript></highlight>which typically even lies above the supply voltage or the external voltage V<highlight><subscript>EXT </subscript></highlight>of a memory module. Usual values for the external voltage V<highlight><subscript>EXT </subscript></highlight>at the memory module, for the internal voltage V<highlight><subscript>INT </subscript></highlight>in the memory module and for the raised control voltage V<highlight><subscript>PP </subscript></highlight>are V<highlight><subscript>EXT</subscript></highlight>&equals;2.5 V, V<highlight><subscript>INT</subscript></highlight>&equals;1.8 V and V<highlight><subscript>PP</subscript></highlight>&equals;3.4 V. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows a typical memory cell which is driven by a charge pump. The memory cell has, as in <cross-reference target="DRAWINGS">FIG. 1, a</cross-reference> capacitance <highlight><bold>200</bold></highlight> for storing charges and a transistor <highlight><bold>202</bold></highlight> for writing charges to the capacitance <highlight><bold>200</bold></highlight> and for reading charges from the capacitance <highlight><bold>200</bold></highlight>. The transistor <highlight><bold>202</bold></highlight> has a control input <highlight><bold>204</bold></highlight>, at which a control voltage V<highlight><subscript>PP </subscript></highlight>can be applied in order to block or enable the writing-in or reading-out of charges. The transistor <highlight><bold>202</bold></highlight> is typically a field-effect transistor having a gate terminal as control input, a source terminal as input and a drain terminal as output. The input of the transistor <highlight><bold>202</bold></highlight> is connected to the capacitance <highlight><bold>200</bold></highlight>, and the output of the transistor <highlight><bold>202</bold></highlight> is connected to a differential amplifier <highlight><bold>206</bold></highlight>. For the operation of the differential amplifier <highlight><bold>206</bold></highlight>, the latter is supplied with the module-internal voltage V<highlight><subscript>INT</subscript></highlight>, which is generated from the external voltage V<highlight><subscript>EXT </subscript></highlight>or supply voltage of the memory module by a generator <highlight><bold>208</bold></highlight>. The internal voltage V<highlight><subscript>INT </subscript></highlight>is usually less than or equal to the external voltage V<highlight><subscript>EXT</subscript></highlight>. The generator <highlight><bold>208</bold></highlight> furthermore generates a reference voltage V<highlight><subscript>REF </subscript></highlight>for the differential amplifier <highlight><bold>206</bold></highlight>, the voltage across the capacitance <highlight><bold>200</bold></highlight> being compared with said reference voltage. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The line which connects the transistor <highlight><bold>202</bold></highlight> to the differential amplifier <highlight><bold>206</bold></highlight> is usually referred to as bit line (BL). The differential amplifier <highlight><bold>206</bold></highlight>, which is also called read/write amplifier, therefore serves for identifying and amplifying a very small voltage difference on the bit line. The control input <highlight><bold>204</bold></highlight> of the transistor <highlight><bold>202</bold></highlight> is connected to a row select line <highlight><bold>210</bold></highlight> or a word line (WL) which drives the transistor <highlight><bold>202</bold></highlight>. This row select line <highlight><bold>210</bold></highlight> assumes a logic high level whenever the corresponding row of the memory module is addressed by a row select circuit <highlight><bold>212</bold></highlight>. If the corresponding row is not addressed, then there is a logic low level on the row select line <highlight><bold>210</bold></highlight>. A logic high level on the row select line <highlight><bold>210</bold></highlight> opens the transistor <highlight><bold>202</bold></highlight>, so that the charge stored on the capacitance <highlight><bold>200</bold></highlight> can alter the value on the bit line. In this case, it is important, as mentioned, that as little voltage as possible is dropped across the transistor <highlight><bold>200</bold></highlight>. This is achieved by means of a comparatively high control voltage V<highlight><subscript>PP </subscript></highlight>at the control input <highlight><bold>204</bold></highlight> of the transistor <highlight><bold>202</bold></highlight>. A good value for the control voltage V<highlight><subscript>PP </subscript></highlight>lies above the value of the external voltage V<highlight><subscript>EXT</subscript></highlight>. The value of V<highlight><subscript>PP </subscript></highlight>is defined by the technology, such as e.g. the gate thickness, etc., with which a memory module is fabricated. In order to generate the high control voltage V<highlight><subscript>PP </subscript></highlight>a charge pump <highlight><bold>214</bold></highlight> is furthermore shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, said charge pump being used to generate the control voltage V<highlight><subscript>PP </subscript></highlight>from the low external voltage V<highlight><subscript>EXT</subscript></highlight>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The charge pump <highlight><bold>214</bold></highlight> is connected by an input thereof to the external voltage V<highlight><subscript>EXT</subscript></highlight>, while an output thereof is connected to the row select line <highlight><bold>210</bold></highlight>, in a manner allowing disconnection by the row select circuit <highlight><bold>212</bold></highlight>. The charge pump <highlight><bold>214</bold></highlight> or a V<highlight><subscript>PP </subscript></highlight>network, having the charge pump <highlight><bold>214</bold></highlight> supplies all the row select lines of all the memory cells which are situated in a memory module with the voltage V<highlight><subscript>PP</subscript></highlight>. A V<highlight><subscript>PP </subscript></highlight>network thus comprises, in principle, all the word lines of a memory module, and the word lines comprise several thousands, of word lines, depending on the architecture and storage capacity of the memory module. All the selection transistors of the memory module are attached, in turn, to the word lines. In a 256M memory module, by way of example, 256&times;1 024&times;1 024 transistors are attached to the word lines and thus, in principle, to the V<highlight><subscript>PP </subscript></highlight>network. Of course, only a small portion of the selection transistors will ever be driven simultaneously, i.e. supplied with the control voltage V<highlight><subscript>PP </subscript></highlight>at the gale thereof. Each time a new row is activated, the voltage V<highlight><subscript>PP </subscript></highlight>is applied to a row select line WL, and the connected transistors draw current from the V<highlight><subscript>PP </subscript></highlight>network or the charge pump <highlight><bold>214</bold></highlight>. The current at the V<highlight><subscript>PP </subscript></highlight>network behaves in a manner dependent on how often such activation of a row select line takes place per unit time. For high operating frequencies of the memory module, such activation operations take place more often per unit time, and it is evident that at a high operating frequency, a V<highlight><subscript>PP </subscript></highlight>network or the charge pump <highlight><bold>214</bold></highlight> must supply more power, i.e. more charge per unit time or current. A maximum current is established in the V<highlight><subscript>PP </subscript></highlight>network at the maximum operating frequency of the memory module. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A and 3B</cross-reference> show the construction and the function of a typical charge pump. The charge pump is connected to the external voltage V<highlight><subscript>EXT </subscript></highlight>and supplies, at its output, the control voltage V<highlight><subscript>PP </subscript></highlight>for example for the transistor <highlight><bold>202</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. The charge pump has a first capacitance <highlight><bold>316</bold></highlight> and a second capacitance <highlight><bold>318</bold></highlight> and a first group of switches <highlight><bold>320</bold></highlight>, <highlight><bold>322</bold></highlight> and a second. group of switches <highlight><bold>324</bold></highlight>, <highlight><bold>326</bold></highlight>, <highlight><bold>327</bold></highlight>. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> shows a charging operation of the charge pump or of the capacitances <highlight><bold>316</bold></highlight> and <highlight><bold>318</bold></highlight>. During the charging operation, the capacitances are connected in parallel with one another by the closing of the switches <highlight><bold>324</bold></highlight>, <highlight><bold>326</bold></highlight>, <highlight><bold>327</bold></highlight> and by the opening of the switches <highlight><bold>320</bold></highlight>, <highlight><bold>322</bold></highlight> and are charged with the external voltage V<highlight><subscript>EXT </subscript></highlight>in parallel with one another. By contrast, <cross-reference target="DRAWINGS">FIG. 3B</cross-reference> shows a discharging operation, during which the charge pump outputs the charge taken up and supplies the generated control voltage V<highlight><subscript>PP </subscript></highlight>to a transistor. During the discharging operation, the capacitances <highlight><bold>316</bold></highlight> and <highlight><bold>318</bold></highlight> are connected in series with one another by the opening of the switches <highlight><bold>324</bold></highlight>, <highlight><bold>326</bold></highlight>, <highlight><bold>327</bold></highlight> and by the closing of the switches <highlight><bold>320</bold></highlight>, <highlight><bold>322</bold></highlight>, in order to supply a voltage which is greater than the external voltage V<highlight><subscript>EXT</subscript></highlight>. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> The charging operation and the discharging operation are carried out periodically until the desired voltage level of the control voltage V<highlight><subscript>PP </subscript></highlight>is established, the charge pump then being deactivated. If the value of the control voltage V<highlight><subscript>PP </subscript></highlight>falls below a specific value, then the charge pump is activated again on the basis of a threshold comparison. The time interval between two charging operations is determined by a clock. This clock must be chosen optimally. On the one hand, the clock must be as high as possible in order that the V<highlight><subscript>PP </subscript></highlight>network is charged as rapidly as possible and, during charge flow, the V<highlight><subscript>PP </subscript></highlight>network is held at the desired voltage level thereof; on the other hand, a specific maximum frequency of the clock must not be exceeded, in order that the charge pump can still function properly. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows a charge pump <highlight><bold>414</bold></highlight> and the typical construction of a drive arrangement for the charge pump <highlight><bold>414</bold></highlight>. The charge pump <highlight><bold>414</bold></highlight> is supplied with the external voltage V<highlight><subscript>EXT </subscript></highlight>and supplies the control voltage V<highlight><subscript>PP </subscript></highlight>at its output. The drive arrangement <highlight><bold>414</bold></highlight> of the charge pump has an oscillator <highlight><bold>426</bold></highlight>, which feeds to the charge pump <highlight><bold>414</bold></highlight> a charging control frequency f<highlight><subscript>CC </subscript></highlight><highlight><bold>430</bold></highlight> or a clock which temporally controls the charging of the charge pump <highlight><bold>414</bold></highlight>, such as e.g. the capacitances in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. The oscillator <highlight><bold>428</bold></highlight> is a circuit element which is additionally provided in a memory module and which generates a defined charging control frequency which cannot be varied. This charging control frequency is typically fixed at a frequency which precisely enables the charge pump to generate, at the maximum operating frequency of a memory module or chip, a sufficient charge or stable control voltage V<highlight><subscript>PP </subscript></highlight>for all of the driven memory cells in the memory module. Therefore, the oscillator <highlight><bold>428</bold></highlight> is designed precisely for this maximum operating frequency in terms of circuitry. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The drive arrangement for the charge pump <highlight><bold>414</bold></highlight> furthermore has a regulator <highlight><bold>432</bold></highlight>, which activates the charging of the charge pump if the control voltage V<highlight><subscript>PP </subscript></highlight>of a transistor of a memory cell or the control voltage V<highlight><subscript>PP </subscript></highlight>of the transistors of memory cells of a memory module falls below a specific reference voltage V<highlight><subscript>REF</subscript></highlight>. To that end, the regulator <highlight><bold>432</bold></highlight> has an input for the control voltage V<highlight><subscript>PP </subscript></highlight>and an input for the reference voltage V<highlight><subscript>REF</subscript></highlight>. The charge pump <highlight><bold>414</bold></highlight> and the charging of the charge pump <highlight><bold>414</bold></highlight> are typically controlled by means of an on/off signal <highlight><bold>434</bold></highlight>, which can activate and deactivate both the charge pump <highlight><bold>414</bold></highlight> and the oscillator <highlight><bold>428</bold></highlight>. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows the power of a charge pump from <cross-reference target="DRAWINGS">FIG. 3</cross-reference> as a function of the charging control frequency f<highlight><subscript>CC </subscript></highlight>of an oscillator, such as e.g. the oscillator <highlight><bold>428</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, which temporally controls the charge pump. The curve of the power P shows that the power P is higher, the higher the frequency f<highlight><subscript>CC</subscript></highlight>. However, starting from a specific maximum charging control frequency f<highlight><subscript>MAX</subscript></highlight>, the power of the charge pump dips, which, with reference to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, is determined on the one hand by temporal superposition of charging that is still being carried out and the capacitances already being connected in parallel, and on the other hand by excessively short periods of time available for the charging operation and the discharging operation. This point of the maximum frequency fad can be determined by simulation of the entire V<highlight><subscript>PP </subscript></highlight>pump. The oscillator is designed in such a way that it supplies an oscillator frequency or charging control frequency which lies just before the truncation of the power P of the charge pump and is assigned to the maximum operating frequency f<highlight><subscript>CLK </subscript></highlight>of the memory module and the power demand or the control voltage demand of the memory cells at this maximum operating frequency f<highlight><subscript>CLK</subscript></highlight>. The charging control frequency f<highlight><subscript>CC </subscript></highlight>supplied is lower than the maximum charging control frequency f<highlight><subscript>MAX</subscript></highlight>, in order that the maximum charging control frequency f<highlight><subscript>MAX </subscript></highlight>is not exceeded in the event of frequency fluctuations as a result of the technology, the temperature and as a result of supply voltage fluctuations. The oscillator can only supply this defined charging control frequency, irrespective of the operating frequency with, which a memory module is actually operated. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> One disadvantage of a drive arrangement for a charge pump as is shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> therefore consists in the fact that the oscillator <highlight><bold>428</bold></highlight> drives the charge pump <highlight><bold>414</bold></highlight> with a defined charging control frequency which is assigned to a maximum operating frequency of a memory module in order to supply sufficient voltage at this maximum operating frequency. Thus, at lower operating frequencies or varying lower operating frequencies of the memory module, the charge pump <highlight><bold>414</bold></highlight> generates too much charge and the entire circuit therefore consumes too much current in these cases. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> A further disadvantage is that chip area is taken up by the oscillator which is to be additionally accommodated in the memory module and is provided for the temporal control of the charge pump. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The object of the present invention is to provide a device for driving a memory cell of a memory module and a memory module which enable more energy-efficient and simplified memory modules. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> This object is achieved by means of a device for driving a memory cell of a memory module in accordance with Claim 1 and a memory module in accordance with Claim 7. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> One advantage of the device and the memory module of the present invention is that they enable the operation of a charge pump at an optimal operating point. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> A further advantage is that the power of a charge pump is determined by the operating frequency of the memory module, and the current consumption of the charge pump is automatically controlled with the respective operating frequency chosen for the memory module and is thus reduced in comparison with the prior art. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> A further advantage is that chip area is saved by the charge pump construction according to the invention. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> Advantageous developments and improvements of the device specified in Claim 1 and of the memory module specified in Claim 7 are found in the subclaims. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> In accordance with one preferred development of the device of the present invention, the charging control frequency corresponds to the operating frequency. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> In accordance with a further preferred development of the device of the present invention, the device has a frequency divider, which generates the charging control frequency from the operating frequency by frequency division. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> In accordance with a further preferred development of the device of the present invention, the device furthermore has a regulator, which activates the charging of the charge score if the control voltage falls below a specific reference value. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> In accordance with a further preferred development of the device of the present invention, the charge store has at least two capacitances which are controlled by the charging control frequency in such a way that, during a first section of a clock cycle of the charging control frequency, they are connected in parallel with one another in order to be charged with the external voltage and, during a second section of a clock cycle of the charging control frequency, they are connected in series with one another in order to generate the control voltage. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> In accordance with a further preferred development of the device of the present invention, the transistor has a field-effect transistor with a gate terminal at which the control voltage is present. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> In accordance with a preferred development of the memory module according to the present invention, the memory module has a memory module from a group having a dynamic random access memory (DRAM), a synchronous data random access memory (SDRAM), an enhanced data out random, access memory (EDORAM) and a double data rate synchronous graphics random access memory (DDR SGRAM).</paragraph>
</summary-of-invention>
<brief-description-of-drawings>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Preferred exemplary embodiments of the present invention are explained in more detail below with reference to the accompanying drawings, in which: </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows a typical memory cell of a memory module; </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows a typical memory cell which is driven by a charge pump; </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A and 3B</cross-reference> show the construction and the function of a typical charge pump; </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows a charge pump and the typical construction of a drive arrangement for a charge pump; </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows the power of a charge pump from <cross-reference target="DRAWINGS">FIG. 3</cross-reference> as a function of a charging control frequency; </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> shows a preferred exemplary embodiment of a device for driving a memory cell according to the present invention; and </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> shows the power of a charge pump in a device according to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>.</paragraph>
</brief-description-of-drawings>
<detailed-description>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> shows an exemplary embodiment of a device for driving a memory cell of a memory module according to the present invention. The memory module preferably has a memory module which is selected from a group having a dynamic random access memory (DRAM), a synchronous data random access memory (SDRAM), an enhanced data out random access memory (EDORAM) and a double data rate synchronous graphics random access memory (DDR SGRAM; DDR SGRAM&equals;Double Data Rate Synchronous Graphics Dynamic &lsqb;sic&rsqb; Access Memory). However, the memory module may also have other customary memory modules with the memory cells described. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> firstly shows a memory cell <highlight><bold>601</bold></highlight> having a capacitance <highlight><bold>600</bold></highlight> for storing charges and a transistor <highlight><bold>602</bold></highlight> for writing charges to the capacitance <highlight><bold>600</bold></highlight> and for reading charges from the capacitance <highlight><bold>600</bold></highlight>. The transistor <highlight><bold>602</bold></highlight> has a control input <highlight><bold>604</bold></highlight>, at which a control voltage V<highlight><subscript>FF </subscript></highlight>ran be applied in order to block or enable the writing-in or reading-out of charges. The transistor <highlight><bold>602</bold></highlight> is preferably a field-effect transistor having a gate terminal as control input <highlight><bold>604</bold></highlight>, a source terminal as input and a drain terminal as output. The input of the transistor <highlight><bold>602</bold></highlight> is connected to the capacitance <highlight><bold>600</bold></highlight>, and the output of the transistor <highlight><bold>602</bold></highlight> is connected to a differential amplifier <highlight><bold>606</bold></highlight>. For the operation of the differential amplifier <highlight><bold>606</bold></highlight>, the latter is supplied with the module-internal voltage V<highlight><subscript>INT </subscript></highlight>and with a reference voltage V<highlight><subscript>REF</subscript></highlight>, with which the voltage across the capacitance <highlight><bold>600</bold></highlight> is compared, V<highlight><subscript>INT </subscript></highlight>and V<highlight><subscript>REF </subscript></highlight>being generated from the external voltage V<highlight><subscript>EXT </subscript></highlight>or supply voltage of the memory module by a generator <highlight><bold>608</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> The control input <highlight><bold>604</bold></highlight> of the transistor <highlight><bold>602</bold></highlight> is connected to a row select line <highlight><bold>610</bold></highlight>, which drives the transistor <highlight><bold>602</bold></highlight>. This row select line <highlight><bold>610</bold></highlight> assumes a logic high level for opening the transistor <highlight><bold>602</bold></highlight> whenever the corresponding row of the memory module is addressed by a row select circuit <highlight><bold>612</bold></highlight>. If the corresponding row is not addressed, then there is a logic low level on the row select line <highlight><bold>610</bold></highlight>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> A device <highlight><bold>613</bold></highlight> for driving the memory cell <highlight><bold>601</bold></highlight> has a charge store <highlight><bold>614</bold></highlight>, preferably a charge pump <highlight><bold>614</bold></highlight>, which generates the high control voltage V<highlight><subscript>PP </subscript></highlight>from the low external voltage V<highlight><subscript>EXT</subscript></highlight>. The charge pump <highlight><bold>614</bold></highlight> is connected by an input thereof to the external voltage V<highlight><subscript>EXT</subscript></highlight>, while an output thereof is connected to the row select line <highlight><bold>610</bold></highlight>, in a manner allowing disconnection by the row select circuit <highlight><bold>612</bold></highlight>. The charging of the charge pump <highlight><bold>614</bold></highlight> is controlled by a charging control frequency f<highlight><subscript>CC </subscript></highlight><highlight><bold>630</bold></highlight> which, in contrast to the prior art, is not generated by an oscillator, but rather is derived from the operating frequency or clock frequency f<highlight><subscript>CLK </subscript></highlight>of the memory module. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> In the preferred exemplary embodiment of the present invention as shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the devise <highlight><bold>613</bold></highlight> for driving a memory cell of a memory module furthermore has a frequency divider <highlight><bold>636</bold></highlight>, which is arranged upstream of the charge pump <highlight><bold>614</bold></highlight> and generates the charging control frequency f<highlight><subscript>CC </subscript></highlight><highlight><bold>630</bold></highlight> from the operating frequency f<highlight><subscript>CLK </subscript></highlight>of the memory module by frequency division. The device <highlight><bold>613</bold></highlight> for driving a memory cell furthermore has a regulator <highlight><bold>632</bold></highlight>, which activates the charging of the charge pump <highlight><bold>614</bold></highlight> if the control voltage V<highlight><subscript>PP </subscript></highlight>of the transistor <highlight><bold>602</bold></highlight> of the memory cell <highlight><bold>601</bold></highlight> falls below a specific reference value V<highlight><subscript>REF</subscript></highlight>. To that end, the regulator <highlight><bold>632</bold></highlight> comprises an input at which the control voltage V<highlight><subscript>PP </subscript></highlight>is present, and a further input at which the reference voltage V<highlight><subscript>REF </subscript></highlight>is present, which is supplied by the generator <highlight><bold>608</bold></highlight>. The charging of the charge pump <highlight><bold>614</bold></highlight> is then controlled by the regulator <highlight><bold>632</bold></highlight> preferably by means of an on/off signal <highlight><bold>634</bold></highlight>, which can activate and deactivate the charge pump <highlight><bold>614</bold></highlight>. The regulator <highlight><bold>632</bold></highlight> preferably has a comparator which compares the control voltage V<highlight><subscript>PP </subscript></highlight>with the reference voltage V<highlight><subscript>REF </subscript></highlight>and generates the on/off signal <highlight><bold>634</bold></highlight> therefrom. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> In the preferred exemplary embodiment shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the frequency divider <highlight><bold>636</bold></highlight> is also activated or deactivated by the on/off signal <highlight><bold>634</bold></highlight> of the regulator <highlight><bold>632</bold></highlight>. In an alternative variant (not shown) of this exemplary embodiment, the frequency divider <highlight><bold>636</bold></highlight> is operated continually. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> In a further exemplary embodiment of the device for driving a memory cell according to the present invention, the charge pump <highlight><bold>614</bold></highlight> is driven directly by the operating frequency of the memory module and a frequency divider <highlight><bold>636</bold></highlight> as in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is not provided. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> shows the power of a charge pump in a device <highlight><bold>613</bold></highlight> for driving a memory cell according to <cross-reference target="DRAWINGS">FIG. 6</cross-reference> as a function of the operating frequency f<highlight><subscript>CLK </subscript></highlight>of a memory module. A memory module cat usually be operated in a frequency range between a minimum operating frequency f<highlight><subscript>MIN </subscript></highlight>and a maximum operating frequency f<highlight><subscript>MAX</subscript></highlight>. As mentioned with respect to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, in the prior art, an oscillator <highlight><bold>428</bold></highlight> for operating a charge pump therefore supplies a defined frequency which is assigned or corresponds to the maximum operating frequency f<highlight><subscript>MAX </subscript></highlight>in order to ensure that at the maximum operating frequency, which also corresponds to an elevated number of accesses to the memory cells, a sufficient control voltage V<highlight><subscript>PP </subscript></highlight>is supplied for all the memory cells of a memory module. In the case of the present invention, however, the oscillator <highlight><bold>428</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is dispensed with, and the charging control frequency f<highlight><subscript>CC </subscript></highlight>of the charge pump <highlight><bold>614</bold></highlight> is derived from the operating frequency f<highlight><subscript>CLK </subscript></highlight>of the memory module either directly, so that it corresponds to the operating frequency f<highlight><subscript>CLK</subscript></highlight>, or by frequency division, so that it is proportional to the operating frequency f<highlight><subscript>CLK</subscript></highlight>. Through direct control of the charge pump <highlight><bold>614</bold></highlight> by means of the operating frequency f<highlight><subscript>CLK </subscript></highlight>or through indirect control of the charge pump <highlight><bold>614</bold></highlight> by means of a frequency-divided operating frequency f<highlight><subscript>CLK</subscript></highlight>, the power of the charge pump is proportional to the operating frequency f<highlight><subscript>CLK</subscript></highlight>. This has the result that, as is shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, the supplied power P and thus the power consumption of the charge pump <highlight><bold>614</bold></highlight> is coupled to the operating frequency f<highlight><subscript>CLK</subscript></highlight>, and the actual line &lsqb;sic&rsqb; demand and follows the operating frequency f<highlight><subscript>CLK </subscript></highlight>between the minimum operating frequency f<highlight><subscript>MIN </subscript></highlight>and the maximum operating frequency f<highlight><subscript>MAX </subscript></highlight>and therefore enables a need-conforming and energy-efficient operation of the charge pump <highlight><bold>614</bold></highlight> and therefore of the memory module at every operating frequency <highlight><bold>702</bold></highlight> between the minimum operating frequency f<highlight><subscript>MIN </subscript></highlight>and the maximum operating frequency f<highlight><subscript>MAX</subscript></highlight>. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> One advantage of the present invention therefore consists in the fact that the charging control frequency of the charge pump is derived from the operating frequency of the memory module and it is thereby guaranteed that the charge pump always supplies exactly the correct amount of charge and the external current consumption of the memory module is thereby optimized. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> A further advantage is that the customary oscillator can be replaced by a simple frequency divider circuit, which takes up less chip area. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> List of reference symbols: </paragraph>
<paragraph id="P-0047" lvl="1"><number>&lsqb;0047&rsqb;</number> <highlight><bold>100</bold></highlight> Capacitance </paragraph>
<paragraph id="P-0048" lvl="1"><number>&lsqb;0048&rsqb;</number> <highlight><bold>102</bold></highlight> Transistor </paragraph>
<paragraph id="P-0049" lvl="1"><number>&lsqb;0049&rsqb;</number> <highlight><bold>104</bold></highlight> Control input of <highlight><bold>102</bold></highlight> </paragraph>
<paragraph id="P-0050" lvl="1"><number>&lsqb;0050&rsqb;</number> <highlight><bold>106</bold></highlight> Differential amplifier </paragraph>
<paragraph id="P-0051" lvl="1"><number>&lsqb;0051&rsqb;</number> <highlight><bold>200</bold></highlight> Capacitance </paragraph>
<paragraph id="P-0052" lvl="1"><number>&lsqb;0052&rsqb;</number> <highlight><bold>202</bold></highlight> Transistor </paragraph>
<paragraph id="P-0053" lvl="1"><number>&lsqb;0053&rsqb;</number> <highlight><bold>204</bold></highlight> Control input of <highlight><bold>202</bold></highlight> </paragraph>
<paragraph id="P-0054" lvl="1"><number>&lsqb;0054&rsqb;</number> <highlight><bold>206</bold></highlight> Differential amplifier </paragraph>
<paragraph id="P-0055" lvl="1"><number>&lsqb;0055&rsqb;</number> <highlight><bold>208</bold></highlight> Generator </paragraph>
<paragraph id="P-0056" lvl="1"><number>&lsqb;0056&rsqb;</number> <highlight><bold>210</bold></highlight> Row select line </paragraph>
<paragraph id="P-0057" lvl="1"><number>&lsqb;0057&rsqb;</number> <highlight><bold>212</bold></highlight> Row select circuit </paragraph>
<paragraph id="P-0058" lvl="1"><number>&lsqb;0058&rsqb;</number> <highlight><bold>214</bold></highlight> Charge pump </paragraph>
<paragraph id="P-0059" lvl="1"><number>&lsqb;0059&rsqb;</number> <highlight><bold>316</bold></highlight> First capacitance </paragraph>
<paragraph id="P-0060" lvl="1"><number>&lsqb;0060&rsqb;</number> <highlight><bold>318</bold></highlight> Second capacitance </paragraph>
<paragraph id="P-0061" lvl="1"><number>&lsqb;0061&rsqb;</number> <highlight><bold>320</bold></highlight> Switch </paragraph>
<paragraph id="P-0062" lvl="1"><number>&lsqb;0062&rsqb;</number> <highlight><bold>322</bold></highlight> Switch </paragraph>
<paragraph id="P-0063" lvl="1"><number>&lsqb;0063&rsqb;</number> <highlight><bold>324</bold></highlight> Switch </paragraph>
<paragraph id="P-0064" lvl="1"><number>&lsqb;0064&rsqb;</number> <highlight><bold>326</bold></highlight> Switch </paragraph>
<paragraph id="P-0065" lvl="1"><number>&lsqb;0065&rsqb;</number> <highlight><bold>327</bold></highlight> Switch </paragraph>
<paragraph id="P-0066" lvl="1"><number>&lsqb;0066&rsqb;</number> <highlight><bold>414</bold></highlight> Charge pump </paragraph>
<paragraph id="P-0067" lvl="1"><number>&lsqb;0067&rsqb;</number> <highlight><bold>428</bold></highlight> Oscillator </paragraph>
<paragraph id="P-0068" lvl="1"><number>&lsqb;0068&rsqb;</number> <highlight><bold>430</bold></highlight> Charging control frequency </paragraph>
<paragraph id="P-0069" lvl="1"><number>&lsqb;0069&rsqb;</number> <highlight><bold>432</bold></highlight> Regulator </paragraph>
<paragraph id="P-0070" lvl="1"><number>&lsqb;0070&rsqb;</number> <highlight><bold>434</bold></highlight> On/off signal </paragraph>
<paragraph id="P-0071" lvl="1"><number>&lsqb;0071&rsqb;</number> <highlight><bold>600</bold></highlight> Capacitance </paragraph>
<paragraph id="P-0072" lvl="1"><number>&lsqb;0072&rsqb;</number> <highlight><bold>601</bold></highlight> Memory cell </paragraph>
<paragraph id="P-0073" lvl="1"><number>&lsqb;0073&rsqb;</number> <highlight><bold>602</bold></highlight> Transistor </paragraph>
<paragraph id="P-0074" lvl="1"><number>&lsqb;0074&rsqb;</number> <highlight><bold>604</bold></highlight> Control input of <highlight><bold>602</bold></highlight> </paragraph>
<paragraph id="P-0075" lvl="1"><number>&lsqb;0075&rsqb;</number> <highlight><bold>606</bold></highlight> Differential amplifier </paragraph>
<paragraph id="P-0076" lvl="1"><number>&lsqb;0076&rsqb;</number> <highlight><bold>608</bold></highlight> Generator </paragraph>
<paragraph id="P-0077" lvl="1"><number>&lsqb;0077&rsqb;</number> <highlight><bold>610</bold></highlight> Row select line </paragraph>
<paragraph id="P-0078" lvl="1"><number>&lsqb;0078&rsqb;</number> <highlight><bold>612</bold></highlight> Row select circuit </paragraph>
<paragraph id="P-0079" lvl="1"><number>&lsqb;0079&rsqb;</number> <highlight><bold>614</bold></highlight> Charge pump </paragraph>
<paragraph id="P-0080" lvl="1"><number>&lsqb;0080&rsqb;</number> <highlight><bold>628</bold></highlight> Oscillator </paragraph>
<paragraph id="P-0081" lvl="1"><number>&lsqb;0081&rsqb;</number> <highlight><bold>630</bold></highlight> Charging control frequency </paragraph>
<paragraph id="P-0082" lvl="1"><number>&lsqb;0082&rsqb;</number> <highlight><bold>632</bold></highlight> Regulator </paragraph>
<paragraph id="P-0083" lvl="1"><number>&lsqb;0083&rsqb;</number> <highlight><bold>634</bold></highlight> On/off signal </paragraph>
<paragraph id="P-0084" lvl="1"><number>&lsqb;0084&rsqb;</number> <highlight><bold>636</bold></highlight> Frequency divider </paragraph>
<paragraph id="P-0085" lvl="1"><number>&lsqb;0085&rsqb;</number> <highlight><bold>702</bold></highlight> Operating frequency </paragraph>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. Device for driving a memory cell (<highlight><bold>601</bold></highlight>) of a memory module which can be operated with an external voltage (V<highlight><subscript>EXT</subscript></highlight>) and an operating frequency (f<highlight><subscript>CLK</subscript></highlight>), the memory cell (<highlight><bold>601</bold></highlight>) having a capacitance (<highlight><bold>600</bold></highlight>) for storing charges and a transistor (<highlight><bold>602</bold></highlight>) for reading charges from the capacitance (<highlight><bold>600</bold></highlight>) and for writing charges to the capacitance (<highlight><bold>600</bold></highlight>), which transistor can be controlled with a control voltage (V<highlight><subscript>PP</subscript></highlight>), having a charge store (<highlight><bold>614</bold></highlight>) for supplying a control voltage (V<highlight><subscript>PP</subscript></highlight>) which is greater than the external voltage (V<highlight><subscript>EXT</subscript></highlight>) , the charge store (<highlight><bold>614</bold></highlight>) being able to be charged by the external voltage (V<highlight><subscript>EXT</subscript></highlight>), and the charging of the charge store (<highlight><bold>614</bold></highlight>) being able to be controlled temporally by a charging control frequency (f<highlight><subscript>CC</subscript></highlight>) derived from the operating frequency (f<highlight><subscript>CLK</subscript></highlight>) of the memory module. </claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. Device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, in which the charging control frequency (f<highlight><subscript>CC</subscript></highlight>) corresponds to the operating frequency (f<highlight><subscript>CLK</subscript></highlight>). </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. Device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, which furthermore has a frequency divider (<highlight><bold>636</bold></highlight>), which generates the charging control frequency (f<highlight><subscript>CC</subscript></highlight>) from the operating frequency (f<highlight><subscript>CLK</subscript></highlight>) by frequency division. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. Device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, <highlight><bold>2</bold></highlight> or <highlight><bold>3</bold></highlight>, which furthermore has a regulator (<highlight><bold>632</bold></highlight>), which activates the charging of the charge store (<highlight><bold>614</bold></highlight>) if the control voltage (V<highlight><subscript>PP</subscript></highlight>) falls below a specific reference value (V<highlight><subscript>REF</subscript></highlight>). </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. Device according to one of the preceding claims, in which the charge store (<highlight><bold>614</bold></highlight>) has at least two capacitances which are controlled by the charging control frequency (f<highlight><subscript>CC</subscript></highlight>) in such a way that, during a first section of a clock cycle of the charging control frequency (f<highlight><subscript>CC</subscript></highlight>), they are connected in parallel with one another in order to be charged with the external voltage (V<highlight><subscript>EXT</subscript></highlight>) and, during a second section of a clock cycle of the charging control frequency (f<highlight><subscript>CC</subscript></highlight>) , they are connected in series with one another in order to generate the control voltage (V<highlight><subscript>PP</subscript></highlight>). </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. Device according to one of the preceding claims, in which the transistor (<highlight><bold>602</bold></highlight>) has a field-effect transistor with a gate terminal at which the control voltage (V<highlight><subscript>PP</subscript></highlight>) is present. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. Memory module having at least one memory cell, each memory cell having a device for driving a memory cell in accordance with one of the preceding claims. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. Memory module according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, which has a memory module from a group having a dynamic random access memory (DRAM), a synchronous data random access memory (SDRAM), an enhanced data out random access memory (EDORAM) and a double data rate synchronous graphics random access memory (DDR SGRAM).</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>6</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002354A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002354A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002354A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002354A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002354A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002354A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
