Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 20:31:03 2020
| Host         : LAPTOP-CD0JQ47T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bcdDisplay4_timing_summary_routed.rpt -pb bcdDisplay4_timing_summary_routed.pb -rpx bcdDisplay4_timing_summary_routed.rpx -warn_on_violation
| Design       : bcdDisplay4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (17)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: L3/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Submit/now_stable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Submit/stable_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.797        0.000                      0                  115        0.179        0.000                      0                  115        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.797        0.000                      0                  115        0.179        0.000                      0                  115        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 L3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.704ns (18.949%)  route 3.011ns (81.051%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  L3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.397    L3/period_count_reg[18]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.521 r  L3/period_count[0]_i_5/O
                         net (fo=1, routed)           0.967     7.488    L3/period_count[0]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  L3/period_count[0]_i_1/O
                         net (fo=22, routed)          1.183     8.794    L3/period_count[0]_i_1_n_0
    SLICE_X55Y30         FDRE                                         r  L3/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    L3/CLK
    SLICE_X55Y30         FDRE                                         r  L3/period_count_reg[20]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y30         FDRE (Setup_fdre_C_R)       -0.429    14.592    L3/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 L3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.704ns (19.702%)  route 2.869ns (80.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  L3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.397    L3/period_count_reg[18]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.521 r  L3/period_count[0]_i_5/O
                         net (fo=1, routed)           0.967     7.488    L3/period_count[0]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  L3/period_count[0]_i_1/O
                         net (fo=22, routed)          1.041     8.653    L3/period_count[0]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[16]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X55Y29         FDRE (Setup_fdre_C_R)       -0.429    14.615    L3/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 L3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.704ns (19.702%)  route 2.869ns (80.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  L3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.397    L3/period_count_reg[18]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.521 r  L3/period_count[0]_i_5/O
                         net (fo=1, routed)           0.967     7.488    L3/period_count[0]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  L3/period_count[0]_i_1/O
                         net (fo=22, routed)          1.041     8.653    L3/period_count[0]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[17]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X55Y29         FDRE (Setup_fdre_C_R)       -0.429    14.615    L3/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 L3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.704ns (19.702%)  route 2.869ns (80.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  L3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.397    L3/period_count_reg[18]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.521 r  L3/period_count[0]_i_5/O
                         net (fo=1, routed)           0.967     7.488    L3/period_count[0]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  L3/period_count[0]_i_1/O
                         net (fo=22, routed)          1.041     8.653    L3/period_count[0]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X55Y29         FDRE (Setup_fdre_C_R)       -0.429    14.615    L3/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 L3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.704ns (19.702%)  route 2.869ns (80.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  L3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.397    L3/period_count_reg[18]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.521 r  L3/period_count[0]_i_5/O
                         net (fo=1, routed)           0.967     7.488    L3/period_count[0]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  L3/period_count[0]_i_1/O
                         net (fo=22, routed)          1.041     8.653    L3/period_count[0]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[19]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X55Y29         FDRE (Setup_fdre_C_R)       -0.429    14.615    L3/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 L3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.704ns (20.576%)  route 2.718ns (79.424%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  L3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.397    L3/period_count_reg[18]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.521 r  L3/period_count[0]_i_5/O
                         net (fo=1, routed)           0.967     7.488    L3/period_count[0]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  L3/period_count[0]_i_1/O
                         net (fo=22, routed)          0.889     8.501    L3/period_count[0]_i_1_n_0
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    L3/CLK
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[12]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X55Y28         FDRE (Setup_fdre_C_R)       -0.429    14.591    L3/period_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 L3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.704ns (20.576%)  route 2.718ns (79.424%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  L3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.397    L3/period_count_reg[18]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.521 r  L3/period_count[0]_i_5/O
                         net (fo=1, routed)           0.967     7.488    L3/period_count[0]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  L3/period_count[0]_i_1/O
                         net (fo=22, routed)          0.889     8.501    L3/period_count[0]_i_1_n_0
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    L3/CLK
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[13]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X55Y28         FDRE (Setup_fdre_C_R)       -0.429    14.591    L3/period_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 L3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.704ns (20.576%)  route 2.718ns (79.424%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  L3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.397    L3/period_count_reg[18]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.521 r  L3/period_count[0]_i_5/O
                         net (fo=1, routed)           0.967     7.488    L3/period_count[0]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  L3/period_count[0]_i_1/O
                         net (fo=22, routed)          0.889     8.501    L3/period_count[0]_i_1_n_0
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    L3/CLK
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[14]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X55Y28         FDRE (Setup_fdre_C_R)       -0.429    14.591    L3/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 L3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.704ns (20.576%)  route 2.718ns (79.424%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  L3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.397    L3/period_count_reg[18]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.521 r  L3/period_count[0]_i_5/O
                         net (fo=1, routed)           0.967     7.488    L3/period_count[0]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  L3/period_count[0]_i_1/O
                         net (fo=22, routed)          0.889     8.501    L3/period_count[0]_i_1_n_0
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    L3/CLK
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[15]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X55Y28         FDRE (Setup_fdre_C_R)       -0.429    14.591    L3/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 L7/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L7/code_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 2.225ns (58.297%)  route 1.592ns (41.702%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.633     5.154    L7/CLK
    SLICE_X0Y13          FDRE                                         r  L7/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  L7/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.782     6.392    L7/tempCounter_reg[0]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.972 r  L7/code_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.972    L7/code_reg[14]_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  L7/code_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.086    L7/code_reg[14]_i_7_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  L7/code_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    L7/code_reg[14]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  L7/code_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.314    L7/code_reg[14]_i_5_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  L7/code_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.428    L7/code_reg[14]_i_4_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  L7/code_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    L7/code_reg[14]_i_3_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.855 r  L7/code_reg[14]_i_2/O[3]
                         net (fo=4, routed)           0.810     8.665    L7/code_reg[14]_i_2_n_4
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.306     8.971 r  L7/code[14]_i_1/O
                         net (fo=1, routed)           0.000     8.971    L7/code[14]
    SLICE_X1Y20          FDRE                                         r  L7/code_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.508    14.849    L7/CLK
    SLICE_X1Y20          FDRE                                         r  L7/code_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.031    15.119    L7/code_reg[14]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Submit/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Submit/now_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.911%)  route 0.142ns (50.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.553     1.436    Submit/CLK
    SLICE_X53Y24         FDRE                                         r  Submit/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Submit/stable_reg/Q
                         net (fo=2, routed)           0.142     1.719    Submit/stable_reg_n_0
    SLICE_X55Y24         FDRE                                         r  Submit/now_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    Submit/CLK
    SLICE_X55Y24         FDRE                                         r  Submit/now_stable_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.070     1.540    Submit/now_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 L3/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.723%)  route 0.160ns (46.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.553     1.436    L3/CLK
    SLICE_X55Y25         FDRE                                         r  L3/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  L3/period_count_reg[2]/Q
                         net (fo=2, routed)           0.160     1.737    L3/period_count_reg[2]
    SLICE_X56Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  L3/period_count[0]_i_1/O
                         net (fo=22, routed)          0.000     1.782    L3/period_count[0]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  L3/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.822     1.949    L3/CLK
    SLICE_X56Y26         FDRE                                         r  L3/clk_out_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.120     1.591    L3/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 L3/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.557     1.440    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  L3/period_count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.700    L3/period_count_reg[19]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  L3/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    L3/period_count_reg[16]_i_1_n_4
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.953    L3/CLK
    SLICE_X55Y29         FDRE                                         r  L3/period_count_reg[19]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.105     1.545    L3/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 L3/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    L3/CLK
    SLICE_X55Y27         FDRE                                         r  L3/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  L3/period_count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.700    L3/period_count_reg[11]
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  L3/period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    L3/period_count_reg[8]_i_1_n_4
    SLICE_X55Y27         FDRE                                         r  L3/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.824     1.951    L3/CLK
    SLICE_X55Y27         FDRE                                         r  L3/period_count_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    L3/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 L3/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.554     1.437    L3/CLK
    SLICE_X55Y26         FDRE                                         r  L3/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  L3/period_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.698    L3/period_count_reg[7]
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  L3/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    L3/period_count_reg[4]_i_1_n_4
    SLICE_X55Y26         FDRE                                         r  L3/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.822     1.949    L3/CLK
    SLICE_X55Y26         FDRE                                         r  L3/period_count_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    L3/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 L3/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    L3/CLK
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  L3/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.700    L3/period_count_reg[15]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  L3/period_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    L3/period_count_reg[12]_i_1_n_4
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.825     1.952    L3/CLK
    SLICE_X55Y28         FDRE                                         r  L3/period_count_reg[15]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.105     1.544    L3/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 L3/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.553     1.436    L3/CLK
    SLICE_X55Y25         FDRE                                         r  L3/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  L3/period_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.697    L3/period_count_reg[3]
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  L3/period_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.805    L3/period_count_reg[0]_i_2_n_4
    SLICE_X55Y25         FDRE                                         r  L3/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    L3/CLK
    SLICE_X55Y25         FDRE                                         r  L3/period_count_reg[3]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    L3/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Submit/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Submit/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.554     1.437    Submit/CLK
    SLICE_X54Y26         FDRE                                         r  Submit/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  Submit/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.728    Submit/count_reg[6]
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  Submit/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    Submit/count_reg[4]_i_1_n_5
    SLICE_X54Y26         FDRE                                         r  Submit/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.822     1.949    Submit/CLK
    SLICE_X54Y26         FDRE                                         r  Submit/count_reg[6]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.134     1.571    Submit/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Submit/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Submit/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.553     1.436    Submit/CLK
    SLICE_X54Y25         FDRE                                         r  Submit/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Submit/count_reg[2]/Q
                         net (fo=3, routed)           0.127     1.727    Submit/count_reg[2]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  Submit/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.837    Submit/count_reg[0]_i_2_n_5
    SLICE_X54Y25         FDRE                                         r  Submit/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    Submit/CLK
    SLICE_X54Y25         FDRE                                         r  Submit/count_reg[2]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y25         FDRE (Hold_fdre_C_D)         0.134     1.570    Submit/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Submit/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Submit/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    Submit/CLK
    SLICE_X54Y27         FDRE                                         r  Submit/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Submit/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.730    Submit/count_reg[10]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  Submit/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    Submit/count_reg[8]_i_1_n_5
    SLICE_X54Y27         FDRE                                         r  Submit/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.824     1.951    Submit/CLK
    SLICE_X54Y27         FDRE                                         r  Submit/count_reg[10]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.134     1.573    Submit/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   L3/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y25   L3/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y27   L3/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y27   L3/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   L3/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   L3/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   L3/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   L3/period_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29   L3/period_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   L3/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   L3/period_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   L3/period_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   L3/period_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   L3/period_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    L7/code_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    L7/code_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    L7/code_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    L7/code_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    L7/tempCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   L3/period_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   L3/period_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   L3/period_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   L3/period_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   L3/period_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   L3/period_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   L3/period_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   L3/period_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   L3/period_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   L3/period_count_reg[19]/C



