Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr  9 17:29:17 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fsm_global_timing_summary_routed.rpt -rpx fsm_global_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm_global
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: CONT/SAMP/sc_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 359 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.305     -142.748                     16                  668        0.035        0.000                      0                  668        3.000        0.000                       0                   367  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga                      {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator    {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator      {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator_1  {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_100MHz_clk_generator         -9.305     -142.748                     16                  650        0.109        0.000                      0                  650        4.500        0.000                       0                   344  
  clk_50MHz_clk_generator           7.365        0.000                      0                   16        0.246        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100MHz_clk_generator_1       -9.304     -142.734                     16                  650        0.109        0.000                      0                  650        4.500        0.000                       0                   344  
  clk_50MHz_clk_generator_1         7.366        0.000                      0                   16        0.246        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_generator     clk_100MHz_clk_generator          5.350        0.000                      0                    8        0.241        0.000                      0                    8  
clk_100MHz_clk_generator_1  clk_100MHz_clk_generator         -9.305     -142.748                     16                  650        0.035        0.000                      0                  650  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator          5.350        0.000                      0                    8        0.241        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator           7.660        0.000                      0                    1        0.201        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator           7.660        0.000                      0                    1        0.201        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_50MHz_clk_generator           7.365        0.000                      0                   16        0.172        0.000                      0                   16  
clk_100MHz_clk_generator    clk_100MHz_clk_generator_1       -9.305     -142.748                     16                  650        0.035        0.000                      0                  650  
clk_50MHz_clk_generator     clk_100MHz_clk_generator_1        5.350        0.000                      0                    8        0.241        0.000                      0                    8  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator_1        5.351        0.000                      0                    8        0.242        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator_1         7.660        0.000                      0                    1        0.201        0.000                      0                    1  
clk_50MHz_clk_generator     clk_50MHz_clk_generator_1         7.365        0.000                      0                   16        0.172        0.000                      0                   16  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator_1         7.661        0.000                      0                    1        0.202        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :           16  Failing Endpoints,  Worst Slack       -9.305ns,  Total Violation     -142.748ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.305ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 9.455ns (48.853%)  route 9.899ns (51.147%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.037 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.037    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.265 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.455    17.720    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.313    18.033 r  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.294    18.327    CONT/output_sample[15]_i_3_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124    18.451 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.451    CONT/output_sample_next[15]
    SLICE_X2Y89          FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y89          FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.079     9.147    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                 -9.305    

Slack (VIOLATED) :        -9.261ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 9.437ns (48.863%)  route 9.876ns (51.137%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.257 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.415    17.673    CONT/output_sample_next12_in[10]
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.303    17.976 r  CONT/output_sample[10]_i_3/O
                         net (fo=1, routed)           0.310    18.286    CONT/output_sample[10]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.410 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.410    CONT/output_sample_next[10]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.081     9.149    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                         -18.410    
  -------------------------------------------------------------------
                         slack                                 -9.261    

Slack (VIOLATED) :        -9.192ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.192ns  (logic 9.435ns (49.161%)  route 9.757ns (50.839%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.037 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.037    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.259 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.456    17.715    CONT/output_sample_next12_in[13]
    SLICE_X5Y91          LUT6 (Prop_lut6_I4_O)        0.299    18.014 r  CONT/output_sample[13]_i_3/O
                         net (fo=1, routed)           0.151    18.165    CONT/output_sample[13]_i_3_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I1_O)        0.124    18.289 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    18.289    CONT/output_sample_next[13]
    SLICE_X5Y91          FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X5Y91          FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.031     9.098    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 -9.192    

Slack (VIOLATED) :        -9.191ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.239ns  (logic 9.419ns (48.958%)  route 9.820ns (51.042%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.236 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.505    17.741    CONT/output_sample_next12_in[12]
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.306    18.047 r  CONT/output_sample[12]_i_3/O
                         net (fo=1, routed)           0.165    18.212    CONT/output_sample[12]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.336 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.336    CONT/output_sample_next[12]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.077     9.145    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                         -18.336    
  -------------------------------------------------------------------
                         slack                                 -9.191    

Slack (VIOLATED) :        -9.063ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 9.323ns (48.903%)  route 9.741ns (51.097%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.143 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.440    17.583    CONT/output_sample_next12_in[6]
    SLICE_X1Y89          LUT6 (Prop_lut6_I4_O)        0.303    17.886 r  CONT/output_sample[6]_i_3/O
                         net (fo=1, routed)           0.151    18.038    CONT/output_sample[6]_i_3_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124    18.162 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.162    CONT/output_sample_next[6]
    SLICE_X1Y89          FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X1Y89          FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.162    
  -------------------------------------------------------------------
                         slack                                 -9.063    

Slack (VIOLATED) :        -9.056ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.106ns  (logic 9.341ns (48.890%)  route 9.765ns (51.110%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.162 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.311    17.473    CONT/output_sample_next12_in[11]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.302    17.775 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.304    18.079    CONT/output_sample[11]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.203 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.203    CONT/output_sample_next[11]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.079     9.147    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 -9.056    

Slack (VIOLATED) :        -9.040ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.042ns  (logic 9.321ns (48.951%)  route 9.721ns (51.049%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.145 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.419    17.565    CONT/output_sample_next12_in[9]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.299    17.864 r  CONT/output_sample[9]_i_3/O
                         net (fo=1, routed)           0.151    18.015    CONT/output_sample[9]_i_3_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.139 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.139    CONT/output_sample_next[9]
    SLICE_X1Y90          FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X1Y90          FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.139    
  -------------------------------------------------------------------
                         slack                                 -9.040    

Slack (VIOLATED) :        -8.954ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.950ns  (logic 9.054ns (47.777%)  route 9.896ns (52.223%))
  Logic Levels:           28  (CARRY4=14 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.871 r  CONT/output_sample_next00_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.451    17.323    CONT/output_sample_next12_in[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.306    17.629 r  CONT/output_sample[4]_i_3/O
                         net (fo=1, routed)           0.295    17.924    CONT/output_sample[4]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  CONT/output_sample[4]_i_1/O
                         net (fo=1, routed)           0.000    18.048    CONT/output_sample_next[4]
    SLICE_X5Y84          FDCE                                         r  CONT/output_sample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.597     8.577    CONT/clk_100MHz
    SLICE_X5Y84          FDCE                                         r  CONT/output_sample_reg[4]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.074     9.062    
    SLICE_X5Y84          FDCE (Setup_fdce_C_D)        0.032     9.094    CONT/output_sample_reg[4]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                 -8.954    

Slack (VIOLATED) :        -8.941ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.939ns  (logic 8.887ns (46.923%)  route 10.052ns (53.077%))
  Logic Levels:           28  (CARRY4=14 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    16.711 r  CONT/output_sample_next00_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.473    17.184    CONT/output_sample_next12_in[1]
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.299    17.483 r  CONT/output_sample[1]_i_3/O
                         net (fo=1, routed)           0.429    17.913    CONT/output_sample[1]_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.124    18.037 r  CONT/output_sample[1]_i_1/O
                         net (fo=1, routed)           0.000    18.037    CONT/output_sample_next[1]
    SLICE_X1Y88          FDCE                                         r  CONT/output_sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X1Y88          FDCE                                         r  CONT/output_sample_reg[1]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.029     9.096    CONT/output_sample_reg[1]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                         -18.037    
  -------------------------------------------------------------------
                         slack                                 -8.941    

Slack (VIOLATED) :        -8.937ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.983ns  (logic 9.227ns (48.608%)  route 9.756ns (51.392%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.048 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.440    17.489    CONT/output_sample_next12_in[7]
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.302    17.791 f  CONT/output_sample[7]_i_3/O
                         net (fo=1, routed)           0.165    17.956    CONT/output_sample[7]_i_3_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124    18.080 r  CONT/output_sample[7]_i_1/O
                         net (fo=1, routed)           0.000    18.080    CONT/output_sample_next[7]
    SLICE_X6Y90          FDCE                                         r  CONT/output_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.601     8.581    CONT/clk_100MHz
    SLICE_X6Y90          FDCE                                         r  CONT/output_sample_reg[7]/C
                         clock pessimism              0.559     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.077     9.143    CONT/output_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                 -8.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.251    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X8Y75          FDCE                                         r  CONT/memo1_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/memo1_address_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.231    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X8Y75          FDCE                                         r  CONT/memo1_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/memo1_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.230    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.567    -0.597    CONT/clk_100MHz
    SLICE_X8Y80          FDRE                                         r  CONT/memo2_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  CONT/memo2_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.225    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.355    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X8Y79          FDRE                                         r  CONT/memo2_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/memo2_address_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.224    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.355    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.563    -0.601    CONT/clk_100MHz
    SLICE_X8Y76          FDCE                                         r  CONT/memo1_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  CONT/memo1_address_reg[0]/Q
                         net (fo=1, routed)           0.210    -0.227    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.568%)  route 0.255ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[6]/Q
                         net (fo=1, routed)           0.255    -0.206    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.318%)  route 0.258ns (64.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[5]/Q
                         net (fo=1, routed)           0.258    -0.203    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.080%)  route 0.212ns (58.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.563    -0.601    CONT/clk_100MHz
    SLICE_X8Y76          FDCE                                         r  CONT/memo1_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  CONT/memo1_address_reg[9]/Q
                         net (fo=1, routed)           0.212    -0.241    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130    -0.413    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.488%)  route 0.273ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.599    CONT/clk_100MHz
    SLICE_X10Y78         FDRE                                         r  CONT/memo2_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CONT/memo2_address_reg[4]/Q
                         net (fo=1, routed)           0.273    -0.162    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.334    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y91      CONT/DATA_OUTr_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y92      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y92      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y92      CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y81     CONT/WIN1/result_pre_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y81     CONT/WIN1/result_pre_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y81     CONT/WIN1/result_pre_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y81     CONT/WIN1/result_pre_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      CONT/DATA_OUTr_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      CONT/DATA_OUTr_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y86     CONT/WIN2/result_pre_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y86     CONT/WIN2/result_pre_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.842ns (32.835%)  route 1.722ns (67.165%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.824     1.608    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     1.732 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.732    CONT/SAMP/plusOp[6]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.842ns (32.928%)  route 1.715ns (67.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.817     1.601    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I2_O)        0.124     1.725 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.725    CONT/SAMP/plusOp[8]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.870ns (33.560%)  route 1.722ns (66.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.824     1.608    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.152     1.760 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.760    CONT/SAMP/plusOp[7]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.143    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.870ns (33.654%)  route 1.715ns (66.346%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.817     1.601    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.152     1.753 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.753    CONT/SAMP/plusOp[9]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.143    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.715ns (33.416%)  route 1.425ns (66.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           1.123     1.308    CONT/SAMP/p_0_in
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.605     8.585    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.480     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)       -0.031     8.960    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.715ns (44.066%)  route 0.908ns (55.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.606     0.790    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)       -0.081     8.990    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  8.200    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.718ns (44.465%)  route 0.897ns (55.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.897     0.484    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.299     0.783 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.783    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.883     0.470    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.327     0.797 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.797    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.715ns (49.885%)  route 0.718ns (50.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.416     0.601    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)       -0.067     9.004    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.743ns (51.342%)  route 0.704ns (48.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[4]/Q
                         net (fo=3, routed)           0.704     0.291    CONT/SAMP/count_reg_n_0_[4]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.324     0.615 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.615    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  8.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.485%)  route 0.168ns (47.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.168    -0.258    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.459    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.253    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT5 (Prop_lut5_I3_O)        0.043    -0.210 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[9]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.042    -0.200 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[7]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.043    -0.198 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.253    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.045    -0.208 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    CONT/SAMP/plusOp[8]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.042    -0.188 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.587%)  route 0.215ns (60.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.215    -0.211    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.066    -0.484    CONT/SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    CONT/SAMP/plusOp[6]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.091    -0.476    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.045    -0.196 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CONT/SAMP/plusOp[1]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091    -0.476    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     CONT/SAMP/sc_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     CONT/SAMP/sc_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :           16  Failing Endpoints,  Worst Slack       -9.304ns,  Total Violation     -142.734ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.304ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 9.455ns (48.853%)  route 9.899ns (51.147%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.037 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.037    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.265 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.455    17.720    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.313    18.033 r  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.294    18.327    CONT/output_sample[15]_i_3_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124    18.451 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.451    CONT/output_sample_next[15]
    SLICE_X2Y89          FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y89          FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.069    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.079     9.148    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                 -9.304    

Slack (VIOLATED) :        -9.261ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 9.437ns (48.863%)  route 9.876ns (51.137%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.257 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.415    17.673    CONT/output_sample_next12_in[10]
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.303    17.976 r  CONT/output_sample[10]_i_3/O
                         net (fo=1, routed)           0.310    18.286    CONT/output_sample[10]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.410 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.410    CONT/output_sample_next[10]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.069    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.081     9.150    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                         -18.410    
  -------------------------------------------------------------------
                         slack                                 -9.261    

Slack (VIOLATED) :        -9.191ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.192ns  (logic 9.435ns (49.161%)  route 9.757ns (50.839%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.037 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.037    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.259 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.456    17.715    CONT/output_sample_next12_in[13]
    SLICE_X5Y91          LUT6 (Prop_lut6_I4_O)        0.299    18.014 r  CONT/output_sample[13]_i_3/O
                         net (fo=1, routed)           0.151    18.165    CONT/output_sample[13]_i_3_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I1_O)        0.124    18.289 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    18.289    CONT/output_sample_next[13]
    SLICE_X5Y91          FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X5Y91          FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 -9.191    

Slack (VIOLATED) :        -9.191ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.239ns  (logic 9.419ns (48.958%)  route 9.820ns (51.042%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.236 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.505    17.741    CONT/output_sample_next12_in[12]
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.306    18.047 r  CONT/output_sample[12]_i_3/O
                         net (fo=1, routed)           0.165    18.212    CONT/output_sample[12]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.336 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.336    CONT/output_sample_next[12]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.069    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.077     9.146    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                         -18.336    
  -------------------------------------------------------------------
                         slack                                 -9.191    

Slack (VIOLATED) :        -9.062ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 9.323ns (48.903%)  route 9.741ns (51.097%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.143 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.440    17.583    CONT/output_sample_next12_in[6]
    SLICE_X1Y89          LUT6 (Prop_lut6_I4_O)        0.303    17.886 r  CONT/output_sample[6]_i_3/O
                         net (fo=1, routed)           0.151    18.038    CONT/output_sample[6]_i_3_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124    18.162 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.162    CONT/output_sample_next[6]
    SLICE_X1Y89          FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X1Y89          FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -18.162    
  -------------------------------------------------------------------
                         slack                                 -9.062    

Slack (VIOLATED) :        -9.056ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.106ns  (logic 9.341ns (48.890%)  route 9.765ns (51.110%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.162 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.311    17.473    CONT/output_sample_next12_in[11]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.302    17.775 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.304    18.079    CONT/output_sample[11]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.203 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.203    CONT/output_sample_next[11]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.069    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.079     9.148    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 -9.056    

Slack (VIOLATED) :        -9.039ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.042ns  (logic 9.321ns (48.951%)  route 9.721ns (51.049%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.145 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.419    17.565    CONT/output_sample_next12_in[9]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.299    17.864 r  CONT/output_sample[9]_i_3/O
                         net (fo=1, routed)           0.151    18.015    CONT/output_sample[9]_i_3_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.139 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.139    CONT/output_sample_next[9]
    SLICE_X1Y90          FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X1Y90          FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -18.139    
  -------------------------------------------------------------------
                         slack                                 -9.039    

Slack (VIOLATED) :        -8.953ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.950ns  (logic 9.054ns (47.777%)  route 9.896ns (52.223%))
  Logic Levels:           28  (CARRY4=14 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.871 r  CONT/output_sample_next00_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.451    17.323    CONT/output_sample_next12_in[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.306    17.629 r  CONT/output_sample[4]_i_3/O
                         net (fo=1, routed)           0.295    17.924    CONT/output_sample[4]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  CONT/output_sample[4]_i_1/O
                         net (fo=1, routed)           0.000    18.048    CONT/output_sample_next[4]
    SLICE_X5Y84          FDCE                                         r  CONT/output_sample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.597     8.577    CONT/clk_100MHz
    SLICE_X5Y84          FDCE                                         r  CONT/output_sample_reg[4]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.074     9.063    
    SLICE_X5Y84          FDCE (Setup_fdce_C_D)        0.032     9.095    CONT/output_sample_reg[4]
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                 -8.953    

Slack (VIOLATED) :        -8.940ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.939ns  (logic 8.887ns (46.923%)  route 10.052ns (53.077%))
  Logic Levels:           28  (CARRY4=14 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    16.711 r  CONT/output_sample_next00_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.473    17.184    CONT/output_sample_next12_in[1]
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.299    17.483 r  CONT/output_sample[1]_i_3/O
                         net (fo=1, routed)           0.429    17.913    CONT/output_sample[1]_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.124    18.037 r  CONT/output_sample[1]_i_1/O
                         net (fo=1, routed)           0.000    18.037    CONT/output_sample_next[1]
    SLICE_X1Y88          FDCE                                         r  CONT/output_sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X1Y88          FDCE                                         r  CONT/output_sample_reg[1]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/output_sample_reg[1]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                         -18.037    
  -------------------------------------------------------------------
                         slack                                 -8.940    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.983ns  (logic 9.227ns (48.608%)  route 9.756ns (51.392%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.048 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.440    17.489    CONT/output_sample_next12_in[7]
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.302    17.791 f  CONT/output_sample[7]_i_3/O
                         net (fo=1, routed)           0.165    17.956    CONT/output_sample[7]_i_3_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124    18.080 r  CONT/output_sample[7]_i_1/O
                         net (fo=1, routed)           0.000    18.080    CONT/output_sample_next[7]
    SLICE_X6Y90          FDCE                                         r  CONT/output_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.601     8.581    CONT/clk_100MHz
    SLICE_X6Y90          FDCE                                         r  CONT/output_sample_reg[7]/C
                         clock pessimism              0.559     9.140    
                         clock uncertainty           -0.074     9.067    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.077     9.144    CONT/output_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                 -8.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.251    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X8Y75          FDCE                                         r  CONT/memo1_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/memo1_address_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.231    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X8Y75          FDCE                                         r  CONT/memo1_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/memo1_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.230    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.567    -0.597    CONT/clk_100MHz
    SLICE_X8Y80          FDRE                                         r  CONT/memo2_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  CONT/memo2_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.225    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.355    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X8Y79          FDRE                                         r  CONT/memo2_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/memo2_address_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.224    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.355    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.563    -0.601    CONT/clk_100MHz
    SLICE_X8Y76          FDCE                                         r  CONT/memo1_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  CONT/memo1_address_reg[0]/Q
                         net (fo=1, routed)           0.210    -0.227    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.568%)  route 0.255ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[6]/Q
                         net (fo=1, routed)           0.255    -0.206    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.318%)  route 0.258ns (64.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[5]/Q
                         net (fo=1, routed)           0.258    -0.203    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.360    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.080%)  route 0.212ns (58.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.563    -0.601    CONT/clk_100MHz
    SLICE_X8Y76          FDCE                                         r  CONT/memo1_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  CONT/memo1_address_reg[9]/Q
                         net (fo=1, routed)           0.212    -0.241    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130    -0.413    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.488%)  route 0.273ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.599    CONT/clk_100MHz
    SLICE_X10Y78         FDRE                                         r  CONT/memo2_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CONT/memo2_address_reg[4]/Q
                         net (fo=1, routed)           0.273    -0.162    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.334    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y91      CONT/DATA_OUTr_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y92      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y92      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y92      CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y81     CONT/WIN1/result_pre_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y81     CONT/WIN1/result_pre_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y81     CONT/WIN1/result_pre_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y81     CONT/WIN1/result_pre_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     CONT/WIN1/result_pre_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      CONT/DATA_OUTr_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      CONT/DATA_OUTr_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y86     CONT/WIN2/result_pre_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y86     CONT/WIN2/result_pre_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y85     CONT/WIN2/result_pre_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.842ns (32.835%)  route 1.722ns (67.165%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.824     1.608    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     1.732 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.732    CONT/SAMP/plusOp[6]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.029     9.098    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.842ns (32.928%)  route 1.715ns (67.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.817     1.601    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I2_O)        0.124     1.725 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.725    CONT/SAMP/plusOp[8]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.870ns (33.560%)  route 1.722ns (66.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.824     1.608    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.152     1.760 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.760    CONT/SAMP/plusOp[7]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.870ns (33.654%)  route 1.715ns (66.346%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.817     1.601    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.152     1.753 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.753    CONT/SAMP/plusOp[9]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.653ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.715ns (33.416%)  route 1.425ns (66.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           1.123     1.308    CONT/SAMP/p_0_in
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.605     8.585    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.480     9.065    
                         clock uncertainty           -0.074     8.992    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)       -0.031     8.961    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  7.653    

Slack (MET) :             8.201ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.715ns (44.066%)  route 0.908ns (55.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.606     0.790    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)       -0.081     8.991    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  8.201    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.718ns (44.465%)  route 0.897ns (55.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.897     0.484    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.299     0.783 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.783    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.125    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.883     0.470    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.327     0.797 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.797    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.169    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.715ns (49.885%)  route 0.718ns (50.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.416     0.601    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)       -0.067     9.005    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.743ns (51.342%)  route 0.704ns (48.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[4]/Q
                         net (fo=3, routed)           0.704     0.291    CONT/SAMP/count_reg_n_0_[4]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.324     0.615 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.615    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.169    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  8.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.485%)  route 0.168ns (47.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.168    -0.258    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.459    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.253    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT5 (Prop_lut5_I3_O)        0.043    -0.210 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[9]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.042    -0.200 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[7]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.043    -0.198 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.253    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.045    -0.208 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    CONT/SAMP/plusOp[8]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.042    -0.188 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.587%)  route 0.215ns (60.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.215    -0.211    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.066    -0.484    CONT/SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    CONT/SAMP/plusOp[6]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.091    -0.476    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.045    -0.196 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CONT/SAMP/plusOp[1]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091    -0.476    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     CONT/SAMP/sc_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     CONT/SAMP/sc_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        5.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.277ns (29.861%)  route 3.000ns (70.139%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.840     3.165    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.297     3.462 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.462    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.277ns (31.202%)  route 2.816ns (68.798%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.657     2.981    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.297     3.278 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.278    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.277ns (33.957%)  route 2.484ns (66.043%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.325     2.649    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.297     2.946 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.946    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.031     8.814    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.580ns (19.467%)  route 2.399ns (80.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.399     2.024    CONT/SAMP/CLK
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.124     2.148 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.148    CONT/SAMP/control_next[0]
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/SAMP/clk_100MHz
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X5Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.615%)  route 2.233ns (79.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.233     1.858    CONT/SAMP/CLK
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.982 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    CONT/SAMP/control_next[1]
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.604     8.584    CONT/SAMP/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.029     8.814    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.982    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.642ns (23.988%)  route 2.034ns (76.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.034     1.738    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.862 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.862    CONT/enable_shift_next
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.604     8.584    CONT/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.031     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.580ns (24.835%)  route 1.755ns (75.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          1.755     1.380    CONT/SAMP/CLK
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.124     1.504 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     1.504    CONT/SAMP/control_next[2]
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/SAMP/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.032     8.815    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.642ns (32.203%)  route 1.352ns (67.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.352     1.055    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.124     1.179 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.179    CONT/SAMP/init_next_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)        0.029     8.813    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  7.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.745%)  route 0.636ns (75.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.636     0.239    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.045     0.284 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.284    CONT/SAMP/init_next_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.091     0.043    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.209ns (22.767%)  route 0.709ns (77.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.709     0.313    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.358 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    CONT/SAMP/control_next[1]
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/SAMP/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.194    -0.046    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.091     0.045    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.157%)  route 0.734ns (77.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.734     0.338    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.383 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    CONT/SAMP/control_next[0]
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/SAMP/clk_100MHz
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.094%)  route 0.737ns (77.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.737     0.341    CONT/SAMP/control_reg[1]_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.045     0.386 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    CONT/SAMP/control_next[2]
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/SAMP/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.209ns (18.857%)  route 0.899ns (81.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.899     0.503    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.045     0.548 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.548    CONT/enable_shift_next
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.194    -0.046    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     0.046    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.424ns (29.825%)  route 0.998ns (70.175%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.135     0.753    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.108     0.861 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.861    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.424ns (27.955%)  route 1.093ns (72.045%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.230     0.848    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.108     0.956 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.956    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.424ns (26.575%)  route 1.171ns (73.425%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.308     0.927    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.108     1.035 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.035    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.993    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :           16  Failing Endpoints,  Worst Slack       -9.305ns,  Total Violation     -142.748ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.305ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 9.455ns (48.853%)  route 9.899ns (51.147%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.037 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.037    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.265 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.455    17.720    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.313    18.033 r  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.294    18.327    CONT/output_sample[15]_i_3_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124    18.451 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.451    CONT/output_sample_next[15]
    SLICE_X2Y89          FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y89          FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.079     9.147    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                 -9.305    

Slack (VIOLATED) :        -9.261ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 9.437ns (48.863%)  route 9.876ns (51.137%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.257 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.415    17.673    CONT/output_sample_next12_in[10]
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.303    17.976 r  CONT/output_sample[10]_i_3/O
                         net (fo=1, routed)           0.310    18.286    CONT/output_sample[10]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.410 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.410    CONT/output_sample_next[10]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.081     9.149    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                         -18.410    
  -------------------------------------------------------------------
                         slack                                 -9.261    

Slack (VIOLATED) :        -9.192ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.192ns  (logic 9.435ns (49.161%)  route 9.757ns (50.839%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.037 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.037    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.259 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.456    17.715    CONT/output_sample_next12_in[13]
    SLICE_X5Y91          LUT6 (Prop_lut6_I4_O)        0.299    18.014 r  CONT/output_sample[13]_i_3/O
                         net (fo=1, routed)           0.151    18.165    CONT/output_sample[13]_i_3_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I1_O)        0.124    18.289 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    18.289    CONT/output_sample_next[13]
    SLICE_X5Y91          FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X5Y91          FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.031     9.098    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 -9.192    

Slack (VIOLATED) :        -9.191ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.239ns  (logic 9.419ns (48.958%)  route 9.820ns (51.042%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.236 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.505    17.741    CONT/output_sample_next12_in[12]
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.306    18.047 r  CONT/output_sample[12]_i_3/O
                         net (fo=1, routed)           0.165    18.212    CONT/output_sample[12]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.336 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.336    CONT/output_sample_next[12]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.077     9.145    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                         -18.336    
  -------------------------------------------------------------------
                         slack                                 -9.191    

Slack (VIOLATED) :        -9.063ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 9.323ns (48.903%)  route 9.741ns (51.097%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.143 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.440    17.583    CONT/output_sample_next12_in[6]
    SLICE_X1Y89          LUT6 (Prop_lut6_I4_O)        0.303    17.886 r  CONT/output_sample[6]_i_3/O
                         net (fo=1, routed)           0.151    18.038    CONT/output_sample[6]_i_3_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124    18.162 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.162    CONT/output_sample_next[6]
    SLICE_X1Y89          FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X1Y89          FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.162    
  -------------------------------------------------------------------
                         slack                                 -9.063    

Slack (VIOLATED) :        -9.056ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.106ns  (logic 9.341ns (48.890%)  route 9.765ns (51.110%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.162 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.311    17.473    CONT/output_sample_next12_in[11]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.302    17.775 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.304    18.079    CONT/output_sample[11]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.203 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.203    CONT/output_sample_next[11]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.079     9.147    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 -9.056    

Slack (VIOLATED) :        -9.040ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.042ns  (logic 9.321ns (48.951%)  route 9.721ns (51.049%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.145 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.419    17.565    CONT/output_sample_next12_in[9]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.299    17.864 r  CONT/output_sample[9]_i_3/O
                         net (fo=1, routed)           0.151    18.015    CONT/output_sample[9]_i_3_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.139 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.139    CONT/output_sample_next[9]
    SLICE_X1Y90          FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X1Y90          FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.139    
  -------------------------------------------------------------------
                         slack                                 -9.040    

Slack (VIOLATED) :        -8.954ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.950ns  (logic 9.054ns (47.777%)  route 9.896ns (52.223%))
  Logic Levels:           28  (CARRY4=14 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.871 r  CONT/output_sample_next00_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.451    17.323    CONT/output_sample_next12_in[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.306    17.629 r  CONT/output_sample[4]_i_3/O
                         net (fo=1, routed)           0.295    17.924    CONT/output_sample[4]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  CONT/output_sample[4]_i_1/O
                         net (fo=1, routed)           0.000    18.048    CONT/output_sample_next[4]
    SLICE_X5Y84          FDCE                                         r  CONT/output_sample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.597     8.577    CONT/clk_100MHz
    SLICE_X5Y84          FDCE                                         r  CONT/output_sample_reg[4]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.074     9.062    
    SLICE_X5Y84          FDCE (Setup_fdce_C_D)        0.032     9.094    CONT/output_sample_reg[4]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                 -8.954    

Slack (VIOLATED) :        -8.941ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.939ns  (logic 8.887ns (46.923%)  route 10.052ns (53.077%))
  Logic Levels:           28  (CARRY4=14 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    16.711 r  CONT/output_sample_next00_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.473    17.184    CONT/output_sample_next12_in[1]
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.299    17.483 r  CONT/output_sample[1]_i_3/O
                         net (fo=1, routed)           0.429    17.913    CONT/output_sample[1]_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.124    18.037 r  CONT/output_sample[1]_i_1/O
                         net (fo=1, routed)           0.000    18.037    CONT/output_sample_next[1]
    SLICE_X1Y88          FDCE                                         r  CONT/output_sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X1Y88          FDCE                                         r  CONT/output_sample_reg[1]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.029     9.096    CONT/output_sample_reg[1]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                         -18.037    
  -------------------------------------------------------------------
                         slack                                 -8.941    

Slack (VIOLATED) :        -8.937ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.983ns  (logic 9.227ns (48.608%)  route 9.756ns (51.392%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.048 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.440    17.489    CONT/output_sample_next12_in[7]
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.302    17.791 f  CONT/output_sample[7]_i_3/O
                         net (fo=1, routed)           0.165    17.956    CONT/output_sample[7]_i_3_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124    18.080 r  CONT/output_sample[7]_i_1/O
                         net (fo=1, routed)           0.000    18.080    CONT/output_sample_next[7]
    SLICE_X6Y90          FDCE                                         r  CONT/output_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.601     8.581    CONT/clk_100MHz
    SLICE_X6Y90          FDCE                                         r  CONT/output_sample_reg[7]/C
                         clock pessimism              0.559     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.077     9.143    CONT/output_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                 -8.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.251    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X8Y75          FDCE                                         r  CONT/memo1_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/memo1_address_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.231    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X8Y75          FDCE                                         r  CONT/memo1_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/memo1_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.230    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.567    -0.597    CONT/clk_100MHz
    SLICE_X8Y80          FDRE                                         r  CONT/memo2_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  CONT/memo2_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.225    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
                         clock uncertainty            0.074    -0.463    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.280    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X8Y79          FDRE                                         r  CONT/memo2_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/memo2_address_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.224    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
                         clock uncertainty            0.074    -0.463    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.280    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.563    -0.601    CONT/clk_100MHz
    SLICE_X8Y76          FDCE                                         r  CONT/memo1_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  CONT/memo1_address_reg[0]/Q
                         net (fo=1, routed)           0.210    -0.227    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.568%)  route 0.255ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[6]/Q
                         net (fo=1, routed)           0.255    -0.206    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.318%)  route 0.258ns (64.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[5]/Q
                         net (fo=1, routed)           0.258    -0.203    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.080%)  route 0.212ns (58.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.563    -0.601    CONT/clk_100MHz
    SLICE_X8Y76          FDCE                                         r  CONT/memo1_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  CONT/memo1_address_reg[9]/Q
                         net (fo=1, routed)           0.212    -0.241    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130    -0.338    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.488%)  route 0.273ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.599    CONT/clk_100MHz
    SLICE_X10Y78         FDRE                                         r  CONT/memo2_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CONT/memo2_address_reg[4]/Q
                         net (fo=1, routed)           0.273    -0.162    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
                         clock uncertainty            0.074    -0.442    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.259    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        5.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.277ns (29.861%)  route 3.000ns (70.139%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.840     3.165    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.297     3.462 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.462    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.277ns (31.202%)  route 2.816ns (68.798%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.657     2.981    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.297     3.278 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.278    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.277ns (33.957%)  route 2.484ns (66.043%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.325     2.649    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.297     2.946 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.946    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.031     8.814    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.580ns (19.467%)  route 2.399ns (80.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.399     2.024    CONT/SAMP/CLK
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.124     2.148 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.148    CONT/SAMP/control_next[0]
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/SAMP/clk_100MHz
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X5Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.615%)  route 2.233ns (79.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.233     1.858    CONT/SAMP/CLK
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.982 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    CONT/SAMP/control_next[1]
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.604     8.584    CONT/SAMP/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.029     8.814    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.982    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.642ns (23.988%)  route 2.034ns (76.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.034     1.738    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.862 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.862    CONT/enable_shift_next
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.604     8.584    CONT/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.031     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.580ns (24.835%)  route 1.755ns (75.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          1.755     1.380    CONT/SAMP/CLK
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.124     1.504 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     1.504    CONT/SAMP/control_next[2]
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/SAMP/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.032     8.815    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.642ns (32.203%)  route 1.352ns (67.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.352     1.055    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.124     1.179 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.179    CONT/SAMP/init_next_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)        0.029     8.813    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  7.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.745%)  route 0.636ns (75.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.636     0.239    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.045     0.284 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.284    CONT/SAMP/init_next_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.091     0.043    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.209ns (22.767%)  route 0.709ns (77.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.709     0.313    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.358 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    CONT/SAMP/control_next[1]
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/SAMP/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.194    -0.046    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.091     0.045    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.157%)  route 0.734ns (77.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.734     0.338    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.383 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    CONT/SAMP/control_next[0]
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/SAMP/clk_100MHz
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.094%)  route 0.737ns (77.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.737     0.341    CONT/SAMP/control_reg[1]_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.045     0.386 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    CONT/SAMP/control_next[2]
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/SAMP/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.209ns (18.857%)  route 0.899ns (81.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.899     0.503    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.045     0.548 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.548    CONT/enable_shift_next
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.194    -0.046    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     0.046    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.424ns (29.825%)  route 0.998ns (70.175%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.135     0.753    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.108     0.861 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.861    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.424ns (27.955%)  route 1.093ns (72.045%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.230     0.848    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.108     0.956 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.956    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.424ns (26.575%)  route 1.171ns (73.425%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.308     0.927    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.108     1.035 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.035    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.993    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.359%)  route 1.416ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.724    -0.816    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.416     1.056    CONT/SAMP/init_next
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.603     8.583    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y95          FDPE (Setup_fdpe_C_D)       -0.067     8.717    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.984%)  route 0.643ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.603    -0.561    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.643     0.223    CONT/SAMP/init_next
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.874    -0.799    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y95          FDPE (Hold_fdpe_C_D)         0.070     0.022    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.359%)  route 1.416ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.724    -0.816    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.416     1.056    CONT/SAMP/init_next
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.603     8.583    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y95          FDPE (Setup_fdpe_C_D)       -0.067     8.717    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.984%)  route 0.643ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.603    -0.561    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.643     0.223    CONT/SAMP/init_next
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.874    -0.799    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y95          FDPE (Hold_fdpe_C_D)         0.070     0.022    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.842ns (32.835%)  route 1.722ns (67.165%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.824     1.608    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     1.732 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.732    CONT/SAMP/plusOp[6]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.842ns (32.928%)  route 1.715ns (67.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.817     1.601    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I2_O)        0.124     1.725 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.725    CONT/SAMP/plusOp[8]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.870ns (33.560%)  route 1.722ns (66.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.824     1.608    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.152     1.760 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.760    CONT/SAMP/plusOp[7]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.143    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.870ns (33.654%)  route 1.715ns (66.346%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.817     1.601    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.152     1.753 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.753    CONT/SAMP/plusOp[9]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.143    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.715ns (33.416%)  route 1.425ns (66.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           1.123     1.308    CONT/SAMP/p_0_in
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.605     8.585    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.480     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)       -0.031     8.960    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.715ns (44.066%)  route 0.908ns (55.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.606     0.790    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)       -0.081     8.990    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  8.200    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.718ns (44.465%)  route 0.897ns (55.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.897     0.484    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.299     0.783 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.783    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.883     0.470    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.327     0.797 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.797    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.715ns (49.885%)  route 0.718ns (50.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.416     0.601    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)       -0.067     9.004    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.743ns (51.342%)  route 0.704ns (48.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[4]/Q
                         net (fo=3, routed)           0.704     0.291    CONT/SAMP/count_reg_n_0_[4]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.324     0.615 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.615    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  8.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.485%)  route 0.168ns (47.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.168    -0.258    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.385    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.253    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT5 (Prop_lut5_I3_O)        0.043    -0.210 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[9]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.042    -0.200 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[7]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.043    -0.198 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.253    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.045    -0.208 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    CONT/SAMP/plusOp[8]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.042    -0.188 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.587%)  route 0.215ns (60.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.215    -0.211    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.066    -0.410    CONT/SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    CONT/SAMP/plusOp[6]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.091    -0.402    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.045    -0.196 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CONT/SAMP/plusOp[1]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091    -0.402    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :           16  Failing Endpoints,  Worst Slack       -9.305ns,  Total Violation     -142.748ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.305ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 9.455ns (48.853%)  route 9.899ns (51.147%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.037 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.037    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.265 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.455    17.720    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.313    18.033 r  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.294    18.327    CONT/output_sample[15]_i_3_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124    18.451 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.451    CONT/output_sample_next[15]
    SLICE_X2Y89          FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y89          FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.079     9.147    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                 -9.305    

Slack (VIOLATED) :        -9.261ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 9.437ns (48.863%)  route 9.876ns (51.137%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.257 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.415    17.673    CONT/output_sample_next12_in[10]
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.303    17.976 r  CONT/output_sample[10]_i_3/O
                         net (fo=1, routed)           0.310    18.286    CONT/output_sample[10]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.410 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.410    CONT/output_sample_next[10]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.081     9.149    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                         -18.410    
  -------------------------------------------------------------------
                         slack                                 -9.261    

Slack (VIOLATED) :        -9.192ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.192ns  (logic 9.435ns (49.161%)  route 9.757ns (50.839%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.037 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.037    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.259 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.456    17.715    CONT/output_sample_next12_in[13]
    SLICE_X5Y91          LUT6 (Prop_lut6_I4_O)        0.299    18.014 r  CONT/output_sample[13]_i_3/O
                         net (fo=1, routed)           0.151    18.165    CONT/output_sample[13]_i_3_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I1_O)        0.124    18.289 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    18.289    CONT/output_sample_next[13]
    SLICE_X5Y91          FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X5Y91          FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.031     9.098    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 -9.192    

Slack (VIOLATED) :        -9.191ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.239ns  (logic 9.419ns (48.958%)  route 9.820ns (51.042%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.236 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.505    17.741    CONT/output_sample_next12_in[12]
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.306    18.047 r  CONT/output_sample[12]_i_3/O
                         net (fo=1, routed)           0.165    18.212    CONT/output_sample[12]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.336 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.336    CONT/output_sample_next[12]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.077     9.145    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                         -18.336    
  -------------------------------------------------------------------
                         slack                                 -9.191    

Slack (VIOLATED) :        -9.063ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 9.323ns (48.903%)  route 9.741ns (51.097%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.143 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.440    17.583    CONT/output_sample_next12_in[6]
    SLICE_X1Y89          LUT6 (Prop_lut6_I4_O)        0.303    17.886 r  CONT/output_sample[6]_i_3/O
                         net (fo=1, routed)           0.151    18.038    CONT/output_sample[6]_i_3_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124    18.162 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.162    CONT/output_sample_next[6]
    SLICE_X1Y89          FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X1Y89          FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.162    
  -------------------------------------------------------------------
                         slack                                 -9.063    

Slack (VIOLATED) :        -9.056ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.106ns  (logic 9.341ns (48.890%)  route 9.765ns (51.110%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.162 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.311    17.473    CONT/output_sample_next12_in[11]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.302    17.775 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.304    18.079    CONT/output_sample[11]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.203 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.203    CONT/output_sample_next[11]
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X2Y90          FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.079     9.147    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 -9.056    

Slack (VIOLATED) :        -9.040ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.042ns  (logic 9.321ns (48.951%)  route 9.721ns (51.049%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.923 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.923    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.145 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.419    17.565    CONT/output_sample_next12_in[9]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.299    17.864 r  CONT/output_sample[9]_i_3/O
                         net (fo=1, routed)           0.151    18.015    CONT/output_sample[9]_i_3_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    18.139 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.139    CONT/output_sample_next[9]
    SLICE_X1Y90          FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X1Y90          FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.139    
  -------------------------------------------------------------------
                         slack                                 -9.040    

Slack (VIOLATED) :        -8.954ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.950ns  (logic 9.054ns (47.777%)  route 9.896ns (52.223%))
  Logic Levels:           28  (CARRY4=14 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.871 r  CONT/output_sample_next00_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.451    17.323    CONT/output_sample_next12_in[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.306    17.629 r  CONT/output_sample[4]_i_3/O
                         net (fo=1, routed)           0.295    17.924    CONT/output_sample[4]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  CONT/output_sample[4]_i_1/O
                         net (fo=1, routed)           0.000    18.048    CONT/output_sample_next[4]
    SLICE_X5Y84          FDCE                                         r  CONT/output_sample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.597     8.577    CONT/clk_100MHz
    SLICE_X5Y84          FDCE                                         r  CONT/output_sample_reg[4]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.074     9.062    
    SLICE_X5Y84          FDCE (Setup_fdce_C_D)        0.032     9.094    CONT/output_sample_reg[4]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                 -8.954    

Slack (VIOLATED) :        -8.941ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.939ns  (logic 8.887ns (46.923%)  route 10.052ns (53.077%))
  Logic Levels:           28  (CARRY4=14 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    16.711 r  CONT/output_sample_next00_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.473    17.184    CONT/output_sample_next12_in[1]
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.299    17.483 r  CONT/output_sample[1]_i_3/O
                         net (fo=1, routed)           0.429    17.913    CONT/output_sample[1]_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.124    18.037 r  CONT/output_sample[1]_i_1/O
                         net (fo=1, routed)           0.000    18.037    CONT/output_sample_next[1]
    SLICE_X1Y88          FDCE                                         r  CONT/output_sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X1Y88          FDCE                                         r  CONT/output_sample_reg[1]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.029     9.096    CONT/output_sample_reg[1]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                         -18.037    
  -------------------------------------------------------------------
                         slack                                 -8.941    

Slack (VIOLATED) :        -8.937ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.983ns  (logic 9.227ns (48.608%)  route 9.756ns (51.392%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.637    -0.903    CONT/clk_100MHz
    SLICE_X13Y82         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.681     0.234    CONT/read_buffer0[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.358    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.871 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.871    CONT/output_sample_next3_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.988 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.988    CONT/output_sample_next3_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.311 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.615     1.926    CONT/p_0_in[9]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.306     2.232 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.232    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.765 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.765    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.080 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.871     3.951    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.307     4.258 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.258    CONT/i__carry__0_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.634 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.035     5.670    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.794 r  CONT/i__carry_i_1__0/O
                         net (fo=16, routed)          0.648     6.442    CONT/i__carry_i_1__0_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.566 r  CONT/i__carry__1_i_4/O
                         net (fo=2, routed)           0.494     7.060    CONT/i__carry__1_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.586 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.621     8.521    CONT/output_sample_next1_inferred__0/i__carry__2_n_4
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.306     8.827 f  CONT/i___92_carry__1_i_11/O
                         net (fo=2, routed)           0.839     9.666    CONT/i___92_carry__1_i_11_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.790 r  CONT/i___92_carry__2_i_4/O
                         net (fo=2, routed)           0.519    10.310    CONT/i___92_carry__2_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.434 r  CONT/i___92_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.434    CONT/i___92_carry__2_i_8_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.966    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.300 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.539    11.839    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.303    12.142 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.142    CONT/i___153_carry__1_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.675 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.675    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.894 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.329    13.223    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_7
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.295    13.518 r  CONT/i___198_carry__2_i_3/O
                         net (fo=1, routed)           0.473    13.991    CONT/i___198_carry__2_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.498 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.614    15.112    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.236 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.525    15.761    CONT/i__carry_i_6__1_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.885 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.345    16.229    CONT/i__carry_i_1__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.809 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.809    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.048 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.440    17.489    CONT/output_sample_next12_in[7]
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.302    17.791 f  CONT/output_sample[7]_i_3/O
                         net (fo=1, routed)           0.165    17.956    CONT/output_sample[7]_i_3_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124    18.080 r  CONT/output_sample[7]_i_1/O
                         net (fo=1, routed)           0.000    18.080    CONT/output_sample_next[7]
    SLICE_X6Y90          FDCE                                         r  CONT/output_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.601     8.581    CONT/clk_100MHz
    SLICE_X6Y90          FDCE                                         r  CONT/output_sample_reg[7]/C
                         clock pessimism              0.559     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.077     9.143    CONT/output_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                 -8.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.251    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X8Y75          FDCE                                         r  CONT/memo1_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/memo1_address_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.231    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X8Y75          FDCE                                         r  CONT/memo1_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/memo1_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.230    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.567    -0.597    CONT/clk_100MHz
    SLICE_X8Y80          FDRE                                         r  CONT/memo2_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  CONT/memo2_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.225    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
                         clock uncertainty            0.074    -0.463    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.280    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X8Y79          FDRE                                         r  CONT/memo2_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/memo2_address_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.224    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
                         clock uncertainty            0.074    -0.463    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.280    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.563    -0.601    CONT/clk_100MHz
    SLICE_X8Y76          FDCE                                         r  CONT/memo1_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  CONT/memo1_address_reg[0]/Q
                         net (fo=1, routed)           0.210    -0.227    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.568%)  route 0.255ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[6]/Q
                         net (fo=1, routed)           0.255    -0.206    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.318%)  route 0.258ns (64.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X9Y75          FDCE                                         r  CONT/memo1_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/memo1_address_reg[5]/Q
                         net (fo=1, routed)           0.258    -0.203    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.285    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.080%)  route 0.212ns (58.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.563    -0.601    CONT/clk_100MHz
    SLICE_X8Y76          FDCE                                         r  CONT/memo1_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  CONT/memo1_address_reg[9]/Q
                         net (fo=1, routed)           0.212    -0.241    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130    -0.338    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.488%)  route 0.273ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.599    CONT/clk_100MHz
    SLICE_X10Y78         FDRE                                         r  CONT/memo2_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CONT/memo2_address_reg[4]/Q
                         net (fo=1, routed)           0.273    -0.162    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.881    -0.792    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
                         clock uncertainty            0.074    -0.442    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.259    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        5.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.277ns (29.861%)  route 3.000ns (70.139%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.840     3.165    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.297     3.462 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.462    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.277ns (31.202%)  route 2.816ns (68.798%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.657     2.981    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.297     3.278 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.278    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.277ns (33.957%)  route 2.484ns (66.043%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.325     2.649    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.297     2.946 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.946    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.031     8.814    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.580ns (19.467%)  route 2.399ns (80.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.399     2.024    CONT/SAMP/CLK
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.124     2.148 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.148    CONT/SAMP/control_next[0]
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/SAMP/clk_100MHz
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X5Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.615%)  route 2.233ns (79.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.233     1.858    CONT/SAMP/CLK
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.982 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    CONT/SAMP/control_next[1]
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.604     8.584    CONT/SAMP/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.029     8.814    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.982    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.642ns (23.988%)  route 2.034ns (76.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.034     1.738    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.862 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.862    CONT/enable_shift_next
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.604     8.584    CONT/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.031     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.580ns (24.835%)  route 1.755ns (75.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          1.755     1.380    CONT/SAMP/CLK
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.124     1.504 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     1.504    CONT/SAMP/control_next[2]
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/SAMP/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.032     8.815    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.642ns (32.203%)  route 1.352ns (67.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.352     1.055    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.124     1.179 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.179    CONT/SAMP/init_next_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)        0.029     8.813    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  7.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.745%)  route 0.636ns (75.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.636     0.239    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.045     0.284 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.284    CONT/SAMP/init_next_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.091     0.043    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.209ns (22.767%)  route 0.709ns (77.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.709     0.313    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.358 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    CONT/SAMP/control_next[1]
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/SAMP/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.194    -0.046    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.091     0.045    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.157%)  route 0.734ns (77.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.734     0.338    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.383 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    CONT/SAMP/control_next[0]
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/SAMP/clk_100MHz
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.094%)  route 0.737ns (77.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.737     0.341    CONT/SAMP/control_reg[1]_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.045     0.386 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    CONT/SAMP/control_next[2]
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/SAMP/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.209ns (18.857%)  route 0.899ns (81.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.899     0.503    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.045     0.548 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.548    CONT/enable_shift_next
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.194    -0.046    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     0.046    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.424ns (29.825%)  route 0.998ns (70.175%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.135     0.753    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.108     0.861 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.861    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.424ns (27.955%)  route 1.093ns (72.045%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.230     0.848    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.108     0.956 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.956    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.424ns (26.575%)  route 1.171ns (73.425%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.308     0.927    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.108     1.035 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.035    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.993    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        5.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.277ns (29.861%)  route 3.000ns (70.139%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.840     3.165    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.297     3.462 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.462    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.277ns (31.202%)  route 2.816ns (68.798%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.657     2.981    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.297     3.278 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.278    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.277ns (33.957%)  route 2.484ns (66.043%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.345     1.048    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     1.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.814     1.986    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     2.110 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.110    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     2.324 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.325     2.649    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.297     2.946 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.946    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.031     8.814    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.580ns (19.467%)  route 2.399ns (80.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.399     2.024    CONT/SAMP/CLK
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.124     2.148 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.148    CONT/SAMP/control_next[0]
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/SAMP/clk_100MHz
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X5Y92          FDCE (Setup_fdce_C_D)        0.029     8.812    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.832ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.615%)  route 2.233ns (79.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.233     1.858    CONT/SAMP/CLK
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.982 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    CONT/SAMP/control_next[1]
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.604     8.584    CONT/SAMP/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.029     8.814    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.982    
  -------------------------------------------------------------------
                         slack                                  6.832    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.642ns (23.988%)  route 2.034ns (76.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.034     1.738    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.862 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.862    CONT/enable_shift_next
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.604     8.584    CONT/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.031     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.580ns (24.835%)  route 1.755ns (75.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          1.755     1.380    CONT/SAMP/CLK
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.124     1.504 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     1.504    CONT/SAMP/control_next[2]
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.602     8.582    CONT/SAMP/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.977    
                         clock uncertainty           -0.194     8.783    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.032     8.815    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.642ns (32.203%)  route 1.352ns (67.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.725    -0.815    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518    -0.297 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.352     1.055    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.124     1.179 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.179    CONT/SAMP/init_next_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)        0.029     8.813    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  7.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.745%)  route 0.636ns (75.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.636     0.239    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.045     0.284 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.284    CONT/SAMP/init_next_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.091     0.042    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.209ns (22.767%)  route 0.709ns (77.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.709     0.313    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.358 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    CONT/SAMP/control_next[1]
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/SAMP/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.194    -0.047    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.091     0.044    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.157%)  route 0.734ns (77.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.734     0.338    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.383 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    CONT/SAMP/control_next[0]
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/SAMP/clk_100MHz
    SLICE_X5Y92          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.050    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.091     0.041    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.094%)  route 0.737ns (77.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.737     0.341    CONT/SAMP/control_reg[1]_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.045     0.386 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    CONT/SAMP/control_next[2]
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/SAMP/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.050    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.092     0.042    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.209ns (18.857%)  route 0.899ns (81.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.899     0.503    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.045     0.548 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.548    CONT/enable_shift_next
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.876    -0.797    CONT/clk_100MHz
    SLICE_X3Y91          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.194    -0.047    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     0.045    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.424ns (29.825%)  route 0.998ns (70.175%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.135     0.753    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.108     0.861 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.861    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.050    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.092     0.042    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.424ns (27.955%)  route 1.093ns (72.045%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.230     0.848    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.108     0.956 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.956    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X7Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.050    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.091     0.041    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.424ns (26.575%)  route 1.171ns (73.425%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.604    -0.560    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.627     0.231    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=2, routed)           0.236     0.512    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.557    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     0.619 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.308     0.927    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.108     1.035 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.035    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.873    -0.800    CONT/FSM/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.194    -0.050    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.091     0.041    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.994    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.359%)  route 1.416ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.724    -0.816    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.416     1.056    CONT/SAMP/init_next
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.603     8.583    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y95          FDPE (Setup_fdpe_C_D)       -0.067     8.717    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.984%)  route 0.643ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.603    -0.561    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.643     0.223    CONT/SAMP/init_next
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.874    -0.799    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y95          FDPE (Hold_fdpe_C_D)         0.070     0.022    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.842ns (32.835%)  route 1.722ns (67.165%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.824     1.608    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     1.732 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.732    CONT/SAMP/plusOp[6]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.842ns (32.928%)  route 1.715ns (67.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.817     1.601    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I2_O)        0.124     1.725 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.725    CONT/SAMP/plusOp[8]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.870ns (33.560%)  route 1.722ns (66.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.824     1.608    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.152     1.760 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.760    CONT/SAMP/plusOp[7]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.143    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.870ns (33.654%)  route 1.715ns (66.346%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.898     0.485    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.299     0.784 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.817     1.601    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.152     1.753 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.753    CONT/SAMP/plusOp[9]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.143    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.715ns (33.416%)  route 1.425ns (66.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           1.123     1.308    CONT/SAMP/p_0_in
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.605     8.585    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y95          FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.480     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)       -0.031     8.960    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.715ns (44.066%)  route 0.908ns (55.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.606     0.790    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)       -0.081     8.990    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  8.200    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.718ns (44.465%)  route 0.897ns (55.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.897     0.484    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.299     0.783 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.783    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.883     0.470    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.327     0.797 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.797    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.715ns (49.885%)  route 0.718ns (50.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.111    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.185 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.416     0.601    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)       -0.067     9.004    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.743ns (51.342%)  route 0.704ns (48.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[4]/Q
                         net (fo=3, routed)           0.704     0.291    CONT/SAMP/count_reg_n_0_[4]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.324     0.615 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.615    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  8.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.485%)  route 0.168ns (47.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.168    -0.258    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.385    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.253    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT5 (Prop_lut5_I3_O)        0.043    -0.210 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[9]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.042    -0.200 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[7]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.043    -0.198 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.253    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.045    -0.208 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    CONT/SAMP/plusOp[8]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.042    -0.188 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.587%)  route 0.215ns (60.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.215    -0.211    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.066    -0.410    CONT/SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    CONT/SAMP/plusOp[6]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.091    -0.402    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.045    -0.196 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CONT/SAMP/plusOp[1]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091    -0.402    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.359%)  route 1.416ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         1.724    -0.816    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.416     1.056    CONT/SAMP/init_next
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.603     8.583    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y95          FDPE (Setup_fdpe_C_D)       -0.067     8.717    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.984%)  route 0.643ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=342, routed)         0.603    -0.561    CONT/SAMP/clk_100MHz
    SLICE_X5Y95          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.643     0.223    CONT/SAMP/init_next
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.874    -0.799    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y95          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y95          FDPE (Hold_fdpe_C_D)         0.070     0.021    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.202    





