// (c) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// (c) Copyright 2022-2023 Advanced Micro Devices, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.

// IP VLNV: xilinx.com:ip:mipi_csi2_rx_subsystem:5.3
// IP Revision: 0

// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.

//----------- Begin Cut here for INSTANTIATION Template ---// INST_TAG
mipi_csi2_rx_subsystem_0 your_instance_name (
  .lite_aclk(lite_aclk),                          // input wire lite_aclk
  .lite_aresetn(lite_aresetn),                    // input wire lite_aresetn
  .dphy_clk_200M(dphy_clk_200M),                  // input wire dphy_clk_200M
  .rxbyteclkhs(rxbyteclkhs),                      // output wire rxbyteclkhs
  .system_rst_out(system_rst_out),                // output wire system_rst_out
  .csirxss_csi_irq(csirxss_csi_irq),              // output wire csirxss_csi_irq
  .video_aclk(video_aclk),                        // input wire video_aclk
  .video_aresetn(video_aresetn),                  // input wire video_aresetn
  .csirxss_s_axi_awaddr(csirxss_s_axi_awaddr),    // input wire [12 : 0] csirxss_s_axi_awaddr
  .csirxss_s_axi_awprot(csirxss_s_axi_awprot),    // input wire [2 : 0] csirxss_s_axi_awprot
  .csirxss_s_axi_awvalid(csirxss_s_axi_awvalid),  // input wire [0 : 0] csirxss_s_axi_awvalid
  .csirxss_s_axi_awready(csirxss_s_axi_awready),  // output wire [0 : 0] csirxss_s_axi_awready
  .csirxss_s_axi_wdata(csirxss_s_axi_wdata),      // input wire [31 : 0] csirxss_s_axi_wdata
  .csirxss_s_axi_wstrb(csirxss_s_axi_wstrb),      // input wire [3 : 0] csirxss_s_axi_wstrb
  .csirxss_s_axi_wvalid(csirxss_s_axi_wvalid),    // input wire [0 : 0] csirxss_s_axi_wvalid
  .csirxss_s_axi_wready(csirxss_s_axi_wready),    // output wire [0 : 0] csirxss_s_axi_wready
  .csirxss_s_axi_bresp(csirxss_s_axi_bresp),      // output wire [1 : 0] csirxss_s_axi_bresp
  .csirxss_s_axi_bvalid(csirxss_s_axi_bvalid),    // output wire [0 : 0] csirxss_s_axi_bvalid
  .csirxss_s_axi_bready(csirxss_s_axi_bready),    // input wire [0 : 0] csirxss_s_axi_bready
  .csirxss_s_axi_araddr(csirxss_s_axi_araddr),    // input wire [12 : 0] csirxss_s_axi_araddr
  .csirxss_s_axi_arprot(csirxss_s_axi_arprot),    // input wire [2 : 0] csirxss_s_axi_arprot
  .csirxss_s_axi_arvalid(csirxss_s_axi_arvalid),  // input wire [0 : 0] csirxss_s_axi_arvalid
  .csirxss_s_axi_arready(csirxss_s_axi_arready),  // output wire [0 : 0] csirxss_s_axi_arready
  .csirxss_s_axi_rdata(csirxss_s_axi_rdata),      // output wire [31 : 0] csirxss_s_axi_rdata
  .csirxss_s_axi_rresp(csirxss_s_axi_rresp),      // output wire [1 : 0] csirxss_s_axi_rresp
  .csirxss_s_axi_rvalid(csirxss_s_axi_rvalid),    // output wire [0 : 0] csirxss_s_axi_rvalid
  .csirxss_s_axi_rready(csirxss_s_axi_rready),    // input wire [0 : 0] csirxss_s_axi_rready
  .video_out_tdata(video_out_tdata),              // output wire [15 : 0] video_out_tdata
  .video_out_tdest(video_out_tdest),              // output wire [9 : 0] video_out_tdest
  .video_out_tlast(video_out_tlast),              // output wire video_out_tlast
  .video_out_tready(video_out_tready),            // input wire video_out_tready
  .video_out_tuser(video_out_tuser),              // output wire [0 : 0] video_out_tuser
  .video_out_tvalid(video_out_tvalid),            // output wire video_out_tvalid
  .mipi_phy_if_clk_hs_n(mipi_phy_if_clk_hs_n),    // input wire mipi_phy_if_clk_hs_n
  .mipi_phy_if_clk_hs_p(mipi_phy_if_clk_hs_p),    // input wire mipi_phy_if_clk_hs_p
  .mipi_phy_if_clk_lp_n(mipi_phy_if_clk_lp_n),    // input wire mipi_phy_if_clk_lp_n
  .mipi_phy_if_clk_lp_p(mipi_phy_if_clk_lp_p),    // input wire mipi_phy_if_clk_lp_p
  .mipi_phy_if_data_hs_n(mipi_phy_if_data_hs_n),  // input wire [3 : 0] mipi_phy_if_data_hs_n
  .mipi_phy_if_data_hs_p(mipi_phy_if_data_hs_p),  // input wire [3 : 0] mipi_phy_if_data_hs_p
  .mipi_phy_if_data_lp_n(mipi_phy_if_data_lp_n),  // input wire [3 : 0] mipi_phy_if_data_lp_n
  .mipi_phy_if_data_lp_p(mipi_phy_if_data_lp_p)  // input wire [3 : 0] mipi_phy_if_data_lp_p
);
// INST_TAG_END ------ End INSTANTIATION Template ---------

// You must compile the wrapper file mipi_csi2_rx_subsystem_0.v when simulating
// the core, mipi_csi2_rx_subsystem_0. When compiling the wrapper file, be sure to
// reference the Verilog simulation library.

