Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "fpga_qspi_simulator_top" is an NCD, version 3.2, device xc6slx16, package
ftg256, speed -3
Opened constraints file fpga_qspi_simulator_top.pcf.

Sun May 29 15:39:02 2022

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/bitgen -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g Reset_on_err:No -g ConfigRate:2 -g ProgPin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g ExtMasterCclk_en:No -g SPI_buswidth:1 -g TIMER_CFG:0xFFFF -g multipin_wakeup:No -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:None -g DonePipe:Yes -g DriveDone:No -g en_sw_gsr:No -g drive_awake:No -g sw_clk:Startupclk -g sw_gwe_cycle:5 -g sw_gts_cycle:4 fpga_qspi_simulator_top.ncd 

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 2**                  |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | Yes                  |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| drive_awake          | No**                 |
+----------------------+----------------------+
| Reset_on_err         | No**                 |
+----------------------+----------------------+
| suspend_filter       | Yes*                 |
+----------------------+----------------------+
| en_sw_gsr            | No**                 |
+----------------------+----------------------+
| en_suspend           | No*                  |
+----------------------+----------------------+
| sw_clk               | Startupclk**         |
+----------------------+----------------------+
| sw_gwe_cycle         | 5**                  |
+----------------------+----------------------+
| sw_gts_cycle         | 4**                  |
+----------------------+----------------------+
| multipin_wakeup      | No**                 |
+----------------------+----------------------+
| wakeup_mask          | 0x00*                |
+----------------------+----------------------+
| ExtMasterCclk_en     | No**                 |
+----------------------+----------------------+
| ExtMasterCclk_divide | 1*                   |
+----------------------+----------------------+
| CrcCoverage          | No*                  |
+----------------------+----------------------+
| glutmask             | Yes*                 |
+----------------------+----------------------+
| next_config_addr     | 0x00000000*          |
+----------------------+----------------------+
| next_config_new_mode | No*                  |
+----------------------+----------------------+
| next_config_boot_mode | 001*                 |
+----------------------+----------------------+
| next_config_register_write | Enable*              |
+----------------------+----------------------+
| next_config_reboot   | Enable*              |
+----------------------+----------------------+
| golden_config_addr   | 0x00000000*          |
+----------------------+----------------------+
| failsafe_user        | 0x0000*              |
+----------------------+----------------------+
| TIMER_CFG            | 0xFFFF               |
+----------------------+----------------------+
| spi_buswidth         | 1**                  |
+----------------------+----------------------+
| TimeStamp            | Default*             |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from fpga_qspi_simulator_top.pcf.


Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   qspi_simulator_inst/qspi2sdram_inst/qspi_rd_ram_inst/qspi_state_nxt[4]_PWR_11
   _o_Select_37_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   qspi_simulator_inst/CONTROL<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/Mram_temp_wdata1_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/Mram_rammem2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/Mram_rammem1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/Mram_temp_rdata2_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/Mram_temp_rdata1_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/Mram_temp_wdata2_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   58_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   80_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   65_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   50_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   74_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   66_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   61_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   77_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   59_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   60_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   45_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   76_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   64_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   44_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   49_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   75_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   63_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   78_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   79_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   47_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   52_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   56_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   51_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   68_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   54_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   70_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   48_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   62_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   46_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   72_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   67_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   57_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   53_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   69_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   71_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   43_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   55_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   73_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   42_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/Mram_mem
   41_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/cy_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp clk_cyp_inst/dcm_sp_inst,
   consult the device Data Sheet.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 104 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "fpga_qspi_simulator_top.bit".
Bitstream generation is complete.
