{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485111406180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485111406185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 12:56:45 2017 " "Processing started: Sun Jan 22 12:56:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485111406185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1485111406185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp0 -c mp0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp0 -c mp0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1485111406185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1485111406491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adj.sv 1 1 " "Found 1 design units, including 1 entities, in source file adj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adj " "Found entity 1: adj" {  } { { "adj.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/adj.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/gencc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/ir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp0 " "Found entity 1: mp0" {  } { { "mp0.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/mp0.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus2 " "Found entity 1: plus2" {  } { { "plus2.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/plus2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cccomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cccomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cccomp " "Found entity 1: cccomp" {  } { { "cccomp.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/cccomp.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485111406783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485111406783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regfilemux_sel datapath.sv(141) " "Verilog HDL Implicit Net warning at datapath.sv(141): created implicit net for \"regfilemux_sel\"" {  } { { "datapath.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/datapath.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485111406783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_mar datapath.sv(198) " "Verilog HDL Implicit Net warning at datapath.sv(198): created implicit net for \"load_mar\"" {  } { { "datapath.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/datapath.sv" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485111406783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_mdr datapath.sv(215) " "Verilog HDL Implicit Net warning at datapath.sv(215): created implicit net for \"load_mdr\"" {  } { { "datapath.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/datapath.sv" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485111406783 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "marmux_sel control.sv(50) " "Verilog HDL error at control.sv(50): object \"marmux_sel\" is not declared" {  } { { "control.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/control.sv" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1485111406784 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "load_mar control.sv(51) " "Verilog HDL error at control.sv(51): object \"load_mar\" is not declared" {  } { { "control.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/control.sv" 51 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1485111406784 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pcmux_sel control.sv(53) " "Verilog HDL error at control.sv(53): object \"pcmux_sel\" is not declared" {  } { { "control.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/control.sv" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1485111406784 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mdrmux_sel control.sv(60) " "Verilog HDL error at control.sv(60): object \"mdrmux_sel\" is not declared" {  } { { "control.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/control.sv" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1485111406784 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "load_mdr control.sv(61) " "Verilog HDL error at control.sv(61): object \"load_mdr\" is not declared" {  } { { "control.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/control.sv" 61 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1485111406784 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "regfilemux_sel control.sv(77) " "Verilog HDL error at control.sv(77): object \"regfilemux_sel\" is not declared" {  } { { "control.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/control.sv" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1485111406784 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "load_cc control.sv(78) " "Verilog HDL error at control.sv(78): object \"load_cc\" is not declared" {  } { { "control.sv" "" { Text "/home/rrthakk2/ECE-411/mp0/control.sv" 78 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1485111406784 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 7 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485111406895 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 22 12:56:46 2017 " "Processing ended: Sun Jan 22 12:56:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485111406895 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485111406895 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485111406895 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485111406895 ""}
