 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: Q-2019.12
Date   : Fri Sep  1 10:15:02 2023
****************************************

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: IM1/i_SRAM (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CPU/ID/rs1_data_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                enG1000K              fsa0m_a_generic_core_ss1p62v125c
  ID                 enG30K                fsa0m_a_generic_core_ss1p62v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  IM1/i_SRAM/CK (SRAM)                     0.00       1.00 r
  IM1/i_SRAM/DO16 (SRAM)                   5.74       6.74 r
  IM1/DO[16] (SRAM_wrapper_1)              0.00       6.74 r
  CPU/IM_data_in[16] (CPU)                 0.00       6.74 r
  CPU/ID/IM_data_in[16] (ID)               0.00       6.74 r
  CPU/ID/U944/O (INV12CK)                  0.09       6.82 f
  CPU/ID/U1735/O (MOAI1HT)                 0.16       6.98 r
  CPU/ID/U212/O (INV4)                     0.06       7.04 f
  CPU/ID/U1681/O (OR3B2)                   0.27       7.31 f
  CPU/ID/U3738/O (INV3)                    0.16       7.47 r
  CPU/ID/U1630/O (BUF12CK)                 0.25       7.72 r
  CPU/ID/U683/O (ND2P)                     0.17       7.89 f
  CPU/ID/U710/O (INV12)                    0.22       8.11 r
  CPU/ID/U3659/O (AO22P)                   0.26       8.36 r
  CPU/ID/U72/O (NR2P)                      0.10       8.47 f
  CPU/ID/U1642/O (ND3P)                    0.09       8.56 r
  CPU/ID/U1761/O (OR3B2)                   0.22       8.78 r
  CPU/ID/U1213/O (ND2P)                    0.08       8.86 f
  CPU/ID/U1202/O (ND2P)                    0.09       8.94 r
  CPU/ID/rs1_data_reg_23_/D (QDFFRBT)      0.00       8.94 r
  data arrival time                                   8.94

  clock clk (rise edge)                    8.00       8.00
  clock network delay (ideal)              1.00       9.00
  clock uncertainty                       -0.10       8.90
  CPU/ID/rs1_data_reg_23_/CK (QDFFRBT)     0.00       8.90 r
  library setup time                      -0.16       8.74
  data required time                                  8.74
  -----------------------------------------------------------
  data required time                                  8.74
  data arrival time                                  -8.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.20


1
