{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525778977927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525778977939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  8 13:29:37 2018 " "Processing started: Tue May  8 13:29:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525778977939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778977939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778977939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525778978552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525778978552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_Control_4Port.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989112 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525778989117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_0002 " "Found entity 1: Sdram_PLL_0002" {  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/YUV422_to_444.v 1 1 " "Found 1 design units, including 1 entities, in source file v/YUV422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Found entity 1: YUV422_to_444" {  } { { "v/YUV422_to_444.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/YUV422_to_444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(142) " "Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/YCbCr2RGB.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525778989147 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(143) " "Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/YCbCr2RGB.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525778989147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/YCbCr2RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file v/YCbCr2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Found entity 1: YCbCr2RGB" {  } { { "v/YCbCr2RGB.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/YCbCr2RGB.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/VGA_Ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file v/VGA_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/TP_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file v/TP_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_RAM " "Found entity 1: TP_RAM" {  } { { "v/TP_RAM.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/TP_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/TD_Detect.v 1 1 " "Found 1 design units, including 1 entities, in source file v/TD_Detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Found entity 1: TD_Detect" {  } { { "v/TD_Detect.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/TD_Detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file v/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ITU_656_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ITU_656_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Found entity 1: ITU_656_Decoder" {  } { { "v/ITU_656_Decoder.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/ITU_656_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/MAC_3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/MAC_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "v/MAC_3.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/MAC_3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file v/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "v/PLL.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Line_Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/DIV.v 1 1 " "Found 1 design units, including 1 entities, in source file v/DIV.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "v/DIV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/DIV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/AUDIO_DAC.v 1 1 " "Found 1 design units, including 1 entities, in source file v/AUDIO_DAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "v/AUDIO_DAC.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/SEG7_LUT_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Filtr.v 1 1 " "Found 1 design units, including 1 entities, in source file Filtr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filtr " "Found entity 1: Filtr" {  } { { "Filtr.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Filtr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CHOSE_FILTR.v 1 1 " "Found 1 design units, including 1 entities, in source file CHOSE_FILTR.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHOSE_FILTR " "Found entity 1: CHOSE_FILTR" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Filtr_null.v 1 1 " "Found 1 design units, including 1 entities, in source file Filtr_null.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filtr_NULL " "Found entity 1: Filtr_NULL" {  } { { "Filtr_null.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Filtr_null.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE1_SoC_TV.v 1 1 " "Using design file DE1_SoC_TV.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_TV " "Found entity 1: DE1_SoC_TV" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1525778989444 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_A DE1_SoC_TV.v(266) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(266): created implicit net for \"GPIO_A\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989444 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_B DE1_SoC_TV.v(267) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(267): created implicit net for \"GPIO_B\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989445 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED DE1_SoC_TV.v(274) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(274): created implicit net for \"LED\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989445 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WR1_FULL DE1_SoC_TV.v(343) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(343): created implicit net for \"WR1_FULL\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_TV " "Elaborating entity \"DE1_SoC_TV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525778989453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_A DE1_SoC_TV.v(266) " "Verilog HDL or VHDL warning at DE1_SoC_TV.v(266): object \"GPIO_A\" assigned a value but never read" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_B DE1_SoC_TV.v(267) " "Verilog HDL or VHDL warning at DE1_SoC_TV.v(267): object \"GPIO_B\" assigned a value but never read" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED DE1_SoC_TV.v(274) " "Verilog HDL or VHDL warning at DE1_SoC_TV.v(274): object \"LED\" assigned a value but never read" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 1 DE1_SoC_TV.v(266) " "Verilog HDL assignment warning at DE1_SoC_TV.v(266): truncated value with size 36 to match size of target (1)" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 1 DE1_SoC_TV.v(267) " "Verilog HDL assignment warning at DE1_SoC_TV.v(267): truncated value with size 36 to match size of target (1)" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 DE1_SoC_TV.v(274) " "Verilog HDL assignment warning at DE1_SoC_TV.v(274): truncated value with size 11 to match size of target (1)" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_TV.v(171) " "Output port \"LEDR\" at DE1_SoC_TV.v(171) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SoC_TV.v(39) " "Output port \"ADC_CONVST\" at DE1_SoC_TV.v(39) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_TV.v(40) " "Output port \"ADC_DIN\" at DE1_SoC_TV.v(40) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_TV.v(42) " "Output port \"ADC_SCLK\" at DE1_SoC_TV.v(42) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SoC_TV.v(78) " "Output port \"FAN_CTRL\" at DE1_SoC_TV.v(78) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_TV.v(165) " "Output port \"IRDA_TXD\" at DE1_SoC_TV.v(165) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE1_SoC_TV.v(49) " "Bidirectional port \"AUD_DACLRCK\" at DE1_SoC_TV.v(49) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 49 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989456 "|DE1_SoC_TV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:u0 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:u0\"" {  } { { "DE1_SoC_TV.v" "u0" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:u0\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_6.v" "u0" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/SEG7_LUT_6.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TD_Detect TD_Detect:u2 " "Elaborating entity \"TD_Detect\" for hierarchy \"TD_Detect:u2\"" {  } { { "DE1_SoC_TV.v" "u2" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u3 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u3\"" {  } { { "DE1_SoC_TV.v" "u3" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "v/Reset_Delay.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989467 "|DE1_SoC_TV|Reset_Delay:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ITU_656_Decoder ITU_656_Decoder:u4 " "Elaborating entity \"ITU_656_Decoder\" for hierarchy \"ITU_656_Decoder:u4\"" {  } { { "DE1_SoC_TV.v" "u4" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 ITU_656_Decoder.v(44) " "Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10)" {  } { { "v/ITU_656_Decoder.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/ITU_656_Decoder.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989470 "|DE1_SoC_TV|ITU_656_Decoder:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ITU_656_Decoder.v(124) " "Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10)" {  } { { "v/ITU_656_Decoder.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/ITU_656_Decoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989470 "|DE1_SoC_TV|ITU_656_Decoder:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV DIV:u5 " "Elaborating entity \"DIV\" for hierarchy \"DIV:u5\"" {  } { { "DE1_SoC_TV.v" "u5" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide DIV:u5\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "v/DIV.v" "LPM_DIVIDE_component" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/DIV.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIV:u5\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "v/DIV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/DIV.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIV:u5\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 10 " "Parameter \"lpm_widthn\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989518 ""}  } { { "v/DIV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/DIV.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525778989518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3t " "Found entity 1: lpm_divide_h3t" {  } { { "db/lpm_divide_h3t.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/lpm_divide_h3t.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_h3t DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated " "Elaborating entity \"lpm_divide_h3t\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3li.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3li " "Found entity 1: sign_div_unsign_3li" {  } { { "db/sign_div_unsign_3li.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/sign_div_unsign_3li.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_3li DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated\|sign_div_unsign_3li:divider " "Elaborating entity \"sign_div_unsign_3li\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated\|sign_div_unsign_3li:divider\"" {  } { { "db/lpm_divide_h3t.tdf" "divider" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/lpm_divide_h3t.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tuf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tuf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tuf " "Found entity 1: alt_u_div_tuf" {  } { { "db/alt_u_div_tuf.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/alt_u_div_tuf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_tuf DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_tuf:divider " "Elaborating entity \"alt_u_div_tuf\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_tuf:divider\"" {  } { { "db/sign_div_unsign_3li.tdf" "divider" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/sign_div_unsign_3li.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE1_SoC_TV.v" "u6" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(364) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(364): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989589 "|DE1_SoC_TV|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL_0002 Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst " "Elaborating entity \"Sdram_PLL_0002\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "sdram_pll_inst" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "altera_pll_i" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989611 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525778989616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 27.0 MHz " "Parameter \"reference_clock_frequency\" = \"27.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3055 ps " "Parameter \"phase_shift1\" = \"-3055 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 18.367346 MHz " "Parameter \"output_clock_frequency2\" = \"18.367346 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989616 ""}  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525778989616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989620 "|DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989620 "|DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989620 "|DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989621 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778989622 "|DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778989622 "|DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778989622 "|DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778989624 "|DE1_SoC_TV|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778989898 ""}  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525778989898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bg02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bg02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bg02 " "Found entity 1: dcfifo_bg02" {  } { { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bg02 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated " "Elaborating entity \"dcfifo_bg02\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/a_gray2bin_oab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bg02.tdf" "rdptr_g_gray2bin" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/a_graycounter_nv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778989984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778989984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_bg02.tdf" "rdptr_g1p" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778989984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/a_graycounter_jdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778990020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778990020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_bg02.tdf" "wrptr_g1p" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3f1 " "Found entity 1: altsyncram_d3f1" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778990064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778990064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3f1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram " "Elaborating entity \"altsyncram_d3f1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\"" {  } { { "db/dcfifo_bg02.tdf" "fifo_ram" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778990074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778990074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_bg02.tdf" "rs_brp" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778990083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778990083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_bg02.tdf" "rs_dgwp" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778990090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778990090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778990099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778990099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_bg02.tdf" "ws_dgrp" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778990106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778990106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/cmpr_906.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778990143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778990143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_bg02.tdf" "rdempty_eq_comp" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YUV422_to_444 YUV422_to_444:u7 " "Elaborating entity \"YUV422_to_444\" for hierarchy \"YUV422_to_444:u7\"" {  } { { "DE1_SoC_TV.v" "u7" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr2RGB YCbCr2RGB:u8 " "Elaborating entity \"YCbCr2RGB\" for hierarchy \"YCbCr2RGB:u8\"" {  } { { "DE1_SoC_TV.v" "u8" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(113) " "Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20)" {  } { { "v/YCbCr2RGB.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/YCbCr2RGB.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778990808 "|DE1_SoC_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(114) " "Verilog HDL assignment warning at YCbCr2RGB.v(114): truncated value with size 32 to match size of target (20)" {  } { { "v/YCbCr2RGB.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/YCbCr2RGB.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778990808 "|DE1_SoC_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(115) " "Verilog HDL assignment warning at YCbCr2RGB.v(115): truncated value with size 32 to match size of target (20)" {  } { { "v/YCbCr2RGB.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/YCbCr2RGB.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778990808 "|DE1_SoC_TV|YCbCr2RGB:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 YCbCr2RGB:u8\|MAC_3:u0 " "Elaborating entity \"MAC_3\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\"" {  } { { "v/YCbCr2RGB.v" "u0" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/YCbCr2RGB.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\"" {  } { { "v/MAC_3.v" "mac_3_inst" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/MAC_3.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\"" {  } { { "v/MAC_3.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/MAC_3.v" 244 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst " "Instantiated megafunction \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 27 " "Parameter \"width_result\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 16 " "Parameter \"width_c\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 2 " "Parameter \"latency\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock CLOCK0 " "Parameter \"input_a1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock CLOCK0 " "Parameter \"input_a2_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr ACLR0 " "Parameter \"input_a0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr ACLR0 " "Parameter \"input_a1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr ACLR0 " "Parameter \"input_a2_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock CLOCK0 " "Parameter \"input_b1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock CLOCK0 " "Parameter \"input_b2_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr ACLR0 " "Parameter \"input_b0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr ACLR0 " "Parameter \"input_b1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr ACLR0 " "Parameter \"input_b2_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990829 ""}  } { { "v/MAC_3.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/MAC_3.v" 244 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525778990829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vp8c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vp8c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vp8c " "Found entity 1: altera_mult_add_vp8c" {  } { { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778990873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778990873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vp8c YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated " "Elaborating entity \"altera_mult_add_vp8c\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vp8c.v" "altera_mult_add_rtl1" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr ACLR0 " "Parameter \"input_a0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr ACLR0 " "Parameter \"input_a1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock CLOCK0 " "Parameter \"input_a1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr ACLR0 " "Parameter \"input_a2_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock CLOCK0 " "Parameter \"input_a2_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr ACLR0 " "Parameter \"input_b0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr ACLR0 " "Parameter \"input_b1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock CLOCK0 " "Parameter \"input_b1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr ACLR0 " "Parameter \"input_b2_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock CLOCK0 " "Parameter \"input_b2_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 2 " "Parameter \"latency\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 16 " "Parameter \"width_c\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 27 " "Parameter \"width_result\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778990904 ""}  } { { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525778990904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_3 " "Elaborating entity \"ama_register_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_3\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_3" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_3 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_3\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2031 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_latency_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block " "Elaborating entity \"ama_latency_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block\"" {  } { { "altera_mult_add_rtl.v" "data0_pipeline_reg_block" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990926 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_3 " "Elaborating entity \"ama_register_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_3\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_3" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_3 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_3\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2031 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_latency_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_latency_function:data0_pipeline_reg_block " "Elaborating entity \"ama_latency_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_latency_function:data0_pipeline_reg_block\"" {  } { { "altera_mult_add_rtl.v" "data0_pipeline_reg_block" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_latency_function:data0_pipeline_reg_block YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_latency_function:data0_pipeline_reg_block\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990990 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778990993 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991048 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991053 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991061 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991069 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altera_mult_add:mac_3_inst\|altera_mult_add_vp8c:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vp8c.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altera_mult_add_vp8c.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHOSE_FILTR CHOSE_FILTR:ch " "Elaborating entity \"CHOSE_FILTR\" for hierarchy \"CHOSE_FILTR:ch\"" {  } { { "DE1_SoC_TV.v" "ch" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991335 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iRed_temp CHOSE_FILTR.v(34) " "Verilog HDL Always Construct warning at CHOSE_FILTR.v(34): inferring latch(es) for variable \"iRed_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iBlue_temp CHOSE_FILTR.v(34) " "Verilog HDL Always Construct warning at CHOSE_FILTR.v(34): inferring latch(es) for variable \"iBlue_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iGreen_temp CHOSE_FILTR.v(34) " "Verilog HDL Always Construct warning at CHOSE_FILTR.v(34): inferring latch(es) for variable \"iGreen_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iGreen_temp\[0\] CHOSE_FILTR.v(127) " "Inferred latch for \"iGreen_temp\[0\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iGreen_temp\[1\] CHOSE_FILTR.v(127) " "Inferred latch for \"iGreen_temp\[1\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iGreen_temp\[2\] CHOSE_FILTR.v(127) " "Inferred latch for \"iGreen_temp\[2\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iGreen_temp\[3\] CHOSE_FILTR.v(127) " "Inferred latch for \"iGreen_temp\[3\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iGreen_temp\[4\] CHOSE_FILTR.v(127) " "Inferred latch for \"iGreen_temp\[4\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iGreen_temp\[5\] CHOSE_FILTR.v(127) " "Inferred latch for \"iGreen_temp\[5\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iGreen_temp\[6\] CHOSE_FILTR.v(127) " "Inferred latch for \"iGreen_temp\[6\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iGreen_temp\[7\] CHOSE_FILTR.v(127) " "Inferred latch for \"iGreen_temp\[7\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iGreen_temp\[8\] CHOSE_FILTR.v(127) " "Inferred latch for \"iGreen_temp\[8\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iGreen_temp\[9\] CHOSE_FILTR.v(127) " "Inferred latch for \"iGreen_temp\[9\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBlue_temp\[0\] CHOSE_FILTR.v(127) " "Inferred latch for \"iBlue_temp\[0\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBlue_temp\[1\] CHOSE_FILTR.v(127) " "Inferred latch for \"iBlue_temp\[1\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBlue_temp\[2\] CHOSE_FILTR.v(127) " "Inferred latch for \"iBlue_temp\[2\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBlue_temp\[3\] CHOSE_FILTR.v(127) " "Inferred latch for \"iBlue_temp\[3\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBlue_temp\[4\] CHOSE_FILTR.v(127) " "Inferred latch for \"iBlue_temp\[4\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBlue_temp\[5\] CHOSE_FILTR.v(127) " "Inferred latch for \"iBlue_temp\[5\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBlue_temp\[6\] CHOSE_FILTR.v(127) " "Inferred latch for \"iBlue_temp\[6\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBlue_temp\[7\] CHOSE_FILTR.v(127) " "Inferred latch for \"iBlue_temp\[7\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBlue_temp\[8\] CHOSE_FILTR.v(127) " "Inferred latch for \"iBlue_temp\[8\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBlue_temp\[9\] CHOSE_FILTR.v(127) " "Inferred latch for \"iBlue_temp\[9\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRed_temp\[0\] CHOSE_FILTR.v(127) " "Inferred latch for \"iRed_temp\[0\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRed_temp\[1\] CHOSE_FILTR.v(127) " "Inferred latch for \"iRed_temp\[1\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRed_temp\[2\] CHOSE_FILTR.v(127) " "Inferred latch for \"iRed_temp\[2\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRed_temp\[3\] CHOSE_FILTR.v(127) " "Inferred latch for \"iRed_temp\[3\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRed_temp\[4\] CHOSE_FILTR.v(127) " "Inferred latch for \"iRed_temp\[4\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRed_temp\[5\] CHOSE_FILTR.v(127) " "Inferred latch for \"iRed_temp\[5\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRed_temp\[6\] CHOSE_FILTR.v(127) " "Inferred latch for \"iRed_temp\[6\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRed_temp\[7\] CHOSE_FILTR.v(127) " "Inferred latch for \"iRed_temp\[7\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRed_temp\[8\] CHOSE_FILTR.v(127) " "Inferred latch for \"iRed_temp\[8\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRed_temp\[9\] CHOSE_FILTR.v(127) " "Inferred latch for \"iRed_temp\[9\]\" at CHOSE_FILTR.v(127)" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991337 "|DE1_SoC_TV|CHOSE_FILTR:ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u9 " "Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u9\"" {  } { { "DE1_SoC_TV.v" "u9" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(103) " "Verilog HDL assignment warning at VGA_Ctrl.v(103): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991341 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(109) " "Verilog HDL assignment warning at VGA_Ctrl.v(109): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991341 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(115) " "Verilog HDL assignment warning at VGA_Ctrl.v(115): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991341 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(130) " "Verilog HDL assignment warning at VGA_Ctrl.v(130): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991342 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(136) " "Verilog HDL assignment warning at VGA_Ctrl.v(136): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991342 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(142) " "Verilog HDL assignment warning at VGA_Ctrl.v(142): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991342 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(170) " "Verilog HDL assignment warning at VGA_Ctrl.v(170): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991343 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(176) " "Verilog HDL assignment warning at VGA_Ctrl.v(176): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991344 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(183) " "Verilog HDL assignment warning at VGA_Ctrl.v(183): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991344 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(217) " "Verilog HDL assignment warning at VGA_Ctrl.v(217): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991345 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(225) " "Verilog HDL assignment warning at VGA_Ctrl.v(225): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991346 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(231) " "Verilog HDL assignment warning at VGA_Ctrl.v(231): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991346 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oVGA_G_temp VGA_Ctrl.v(97) " "Verilog HDL Always Construct warning at VGA_Ctrl.v(97): inferring latch(es) for variable \"oVGA_G_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778991347 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oVGA_B_temp VGA_Ctrl.v(97) " "Verilog HDL Always Construct warning at VGA_Ctrl.v(97): inferring latch(es) for variable \"oVGA_B_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778991347 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oVGA_R_temp VGA_Ctrl.v(97) " "Verilog HDL Always Construct warning at VGA_Ctrl.v(97): inferring latch(es) for variable \"oVGA_R_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778991347 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mnoznik1 VGA_Ctrl.v(97) " "Verilog HDL Always Construct warning at VGA_Ctrl.v(97): inferring latch(es) for variable \"mnoznik1\", which holds its previous value in one or more paths through the always construct" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778991347 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mnoznik2 VGA_Ctrl.v(97) " "Verilog HDL Always Construct warning at VGA_Ctrl.v(97): inferring latch(es) for variable \"mnoznik2\", which holds its previous value in one or more paths through the always construct" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525778991347 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Ctrl.v(259) " "Verilog HDL assignment warning at VGA_Ctrl.v(259): truncated value with size 32 to match size of target (22)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991347 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(262) " "Verilog HDL assignment warning at VGA_Ctrl.v(262): truncated value with size 32 to match size of target (11)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991348 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(263) " "Verilog HDL assignment warning at VGA_Ctrl.v(263): truncated value with size 32 to match size of target (11)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991348 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R_temp\[0\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_R_temp\[0\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991353 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R_temp\[1\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_R_temp\[1\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991353 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R_temp\[2\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_R_temp\[2\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991353 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R_temp\[3\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_R_temp\[3\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991353 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R_temp\[4\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_R_temp\[4\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991353 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R_temp\[5\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_R_temp\[5\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991353 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R_temp\[6\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_R_temp\[6\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991353 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R_temp\[7\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_R_temp\[7\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991353 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R_temp\[8\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_R_temp\[8\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991353 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R_temp\[9\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_R_temp\[9\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B_temp\[0\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_B_temp\[0\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B_temp\[1\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_B_temp\[1\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B_temp\[2\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_B_temp\[2\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B_temp\[3\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_B_temp\[3\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B_temp\[4\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_B_temp\[4\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B_temp\[5\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_B_temp\[5\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B_temp\[6\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_B_temp\[6\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B_temp\[7\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_B_temp\[7\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B_temp\[8\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_B_temp\[8\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B_temp\[9\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_B_temp\[9\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G_temp\[0\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_G_temp\[0\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G_temp\[1\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_G_temp\[1\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G_temp\[2\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_G_temp\[2\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G_temp\[3\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_G_temp\[3\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991354 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G_temp\[4\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_G_temp\[4\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991355 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G_temp\[5\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_G_temp\[5\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991355 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G_temp\[6\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_G_temp\[6\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991355 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G_temp\[7\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_G_temp\[7\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991355 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G_temp\[8\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_G_temp\[8\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991355 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G_temp\[9\] VGA_Ctrl.v(196) " "Inferred latch for \"oVGA_G_temp\[9\]\" at VGA_Ctrl.v(196)" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991355 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer Line_Buffer:u10 " "Elaborating entity \"Line_Buffer\" for hierarchy \"Line_Buffer:u10\"" {  } { { "DE1_SoC_TV.v" "u10" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/Line_Buffer.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/Line_Buffer.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778991458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778991458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778991458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778991458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778991458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778991458 ""}  } { { "v/Line_Buffer.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/Line_Buffer.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525778991458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9c61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9c61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9c61 " "Found entity 1: shift_taps_9c61" {  } { { "db/shift_taps_9c61.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/shift_taps_9c61.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778991495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_9c61 Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated " "Elaborating entity \"shift_taps_9c61\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffj1 " "Found entity 1: altsyncram_ffj1" {  } { { "db/altsyncram_ffj1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_ffj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778991535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffj1 Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|altsyncram_ffj1:altsyncram2 " "Elaborating entity \"altsyncram_ffj1\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|altsyncram_ffj1:altsyncram2\"" {  } { { "db/shift_taps_9c61.tdf" "altsyncram2" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/shift_taps_9c61.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/cntr_lmf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778991574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_9c61.tdf" "cntr1" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/shift_taps_9c61.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778991611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/cntr_lmf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/cntr_b6h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778991651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778991651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_9c61.tdf" "cntr3" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/shift_taps_9c61.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u12 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u12\"" {  } { { "DE1_SoC_TV.v" "u12" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(92) " "Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)" {  } { { "v/AUDIO_DAC.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991729 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(117) " "Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)" {  } { { "v/AUDIO_DAC.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/AUDIO_DAC.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991729 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(125) " "Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)" {  } { { "v/AUDIO_DAC.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/AUDIO_DAC.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991729 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(133) " "Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)" {  } { { "v/AUDIO_DAC.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/AUDIO_DAC.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991729 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_DAC.v(146) " "Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)" {  } { { "v/AUDIO_DAC.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/AUDIO_DAC.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991729 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 AUDIO_DAC.v(160) " "Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)" {  } { { "v/AUDIO_DAC.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/AUDIO_DAC.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991729 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 AUDIO_DAC.v(196) " "Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)" {  } { { "v/AUDIO_DAC.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/AUDIO_DAC.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991729 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 AUDIO_DAC.v(227) " "Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)" {  } { { "v/AUDIO_DAC.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/AUDIO_DAC.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991729 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(256) " "Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)" {  } { { "v/AUDIO_DAC.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/AUDIO_DAC.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991729 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u1 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u1\"" {  } { { "DE1_SoC_TV.v" "u1" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_AV_Config.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991732 "|DE1_SoC_TV|I2C_AV_Config:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_AV_Config.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991732 "|DE1_SoC_TV|I2C_AV_Config:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "v/I2C_AV_Config.v" "u0" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778991733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991734 "|DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991734 "|DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_Controller.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525778991734 "|DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Ctrl:u9\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Ctrl:u9\|Div0\"" {  } { { "v/VGA_Ctrl.v" "Div0" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 184 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778993621 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525778993621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Ctrl:u9\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA_Ctrl:u9\|lpm_divide:Div0\"" {  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 184 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778993636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Ctrl:u9\|lpm_divide:Div0 " "Instantiated megafunction \"VGA_Ctrl:u9\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778993636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778993636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778993636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525778993636 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 184 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525778993636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778993671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778993671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778993678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778993678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525778993692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778993692 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525778993905 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 49 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525778993958 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1525778993958 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 176 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525778993958 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1525778993958 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 49 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1525778993964 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1525778993964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_B_temp\[2\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993967 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_B_temp\[3\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993967 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_B_temp\[4\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993967 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_B_temp\[5\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993967 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_B_temp\[6\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993967 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_B_temp\[7\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993967 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_B_temp\[8\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993967 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_B_temp\[9\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993967 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_G_temp\[2\] " "Latch VGA_Ctrl:u9\|oVGA_G_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993967 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_G_temp\[3\] " "Latch VGA_Ctrl:u9\|oVGA_G_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_G_temp\[4\] " "Latch VGA_Ctrl:u9\|oVGA_G_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_G_temp\[5\] " "Latch VGA_Ctrl:u9\|oVGA_G_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_G_temp\[6\] " "Latch VGA_Ctrl:u9\|oVGA_G_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_G_temp\[7\] " "Latch VGA_Ctrl:u9\|oVGA_G_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_G_temp\[8\] " "Latch VGA_Ctrl:u9\|oVGA_G_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_G_temp\[9\] " "Latch VGA_Ctrl:u9\|oVGA_G_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_R_temp\[2\] " "Latch VGA_Ctrl:u9\|oVGA_R_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_R_temp\[3\] " "Latch VGA_Ctrl:u9\|oVGA_R_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_R_temp\[4\] " "Latch VGA_Ctrl:u9\|oVGA_R_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_R_temp\[5\] " "Latch VGA_Ctrl:u9\|oVGA_R_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_R_temp\[6\] " "Latch VGA_Ctrl:u9\|oVGA_R_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_R_temp\[7\] " "Latch VGA_Ctrl:u9\|oVGA_R_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_R_temp\[8\] " "Latch VGA_Ctrl:u9\|oVGA_R_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Ctrl:u9\|oVGA_R_temp\[9\] " "Latch VGA_Ctrl:u9\|oVGA_R_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iBlue_temp\[9\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iBlue_temp\[8\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iBlue_temp\[7\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iBlue_temp\[6\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iBlue_temp\[5\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993968 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iBlue_temp\[4\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iBlue_temp\[3\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iBlue_temp\[2\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iBlue_temp\[1\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iBlue_temp\[0\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iGreen_temp\[0\] " "Latch CHOSE_FILTR:ch\|iGreen_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iGreen_temp\[2\] " "Latch CHOSE_FILTR:ch\|iGreen_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iGreen_temp\[1\] " "Latch CHOSE_FILTR:ch\|iGreen_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iGreen_temp\[3\] " "Latch CHOSE_FILTR:ch\|iGreen_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iGreen_temp\[4\] " "Latch CHOSE_FILTR:ch\|iGreen_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iGreen_temp\[5\] " "Latch CHOSE_FILTR:ch\|iGreen_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iGreen_temp\[6\] " "Latch CHOSE_FILTR:ch\|iGreen_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iGreen_temp\[7\] " "Latch CHOSE_FILTR:ch\|iGreen_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iGreen_temp\[8\] " "Latch CHOSE_FILTR:ch\|iGreen_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iGreen_temp\[9\] " "Latch CHOSE_FILTR:ch\|iGreen_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iRed_temp\[9\] " "Latch CHOSE_FILTR:ch\|iRed_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iRed_temp\[8\] " "Latch CHOSE_FILTR:ch\|iRed_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iRed_temp\[7\] " "Latch CHOSE_FILTR:ch\|iRed_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993969 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iRed_temp\[6\] " "Latch CHOSE_FILTR:ch\|iRed_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993970 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iRed_temp\[5\] " "Latch CHOSE_FILTR:ch\|iRed_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993970 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iRed_temp\[4\] " "Latch CHOSE_FILTR:ch\|iRed_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993970 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iRed_temp\[3\] " "Latch CHOSE_FILTR:ch\|iRed_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993970 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iRed_temp\[2\] " "Latch CHOSE_FILTR:ch\|iRed_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993970 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iRed_temp\[1\] " "Latch CHOSE_FILTR:ch\|iRed_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993970 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CHOSE_FILTR:ch\|iRed_temp\[0\] " "Latch CHOSE_FILTR:ch\|iRed_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525778993970 ""}  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525778993970 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525778993992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525778993992 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[8\] Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[9\] Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[10\] Sdram_Control_4Port:u6\|rRD1_ADDR\[10\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[10\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[10\] Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[11\] Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[12\] Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[12\] Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[7\] Sdram_Control_4Port:u6\|rRD1_ADDR\[7\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[7\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[7\] Sdram_Control_4Port:u6\|rRD2_ADDR\[7\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[7\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[15\] Sdram_Control_4Port:u6\|rRD2_ADDR\[15\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[15\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[16\] Sdram_Control_4Port:u6\|rRD2_ADDR\[16\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[16\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525778993992 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[16]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1525778993992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iBlue_temp\[9\] " "LATCH primitive \"CHOSE_FILTR:ch\|iBlue_temp\[9\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iBlue_temp\[8\] " "LATCH primitive \"CHOSE_FILTR:ch\|iBlue_temp\[8\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iBlue_temp\[7\] " "LATCH primitive \"CHOSE_FILTR:ch\|iBlue_temp\[7\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iBlue_temp\[6\] " "LATCH primitive \"CHOSE_FILTR:ch\|iBlue_temp\[6\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iBlue_temp\[5\] " "LATCH primitive \"CHOSE_FILTR:ch\|iBlue_temp\[5\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iBlue_temp\[4\] " "LATCH primitive \"CHOSE_FILTR:ch\|iBlue_temp\[4\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iBlue_temp\[3\] " "LATCH primitive \"CHOSE_FILTR:ch\|iBlue_temp\[3\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iBlue_temp\[2\] " "LATCH primitive \"CHOSE_FILTR:ch\|iBlue_temp\[2\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iBlue_temp\[1\] " "LATCH primitive \"CHOSE_FILTR:ch\|iBlue_temp\[1\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iBlue_temp\[0\] " "LATCH primitive \"CHOSE_FILTR:ch\|iBlue_temp\[0\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iGreen_temp\[0\] " "LATCH primitive \"CHOSE_FILTR:ch\|iGreen_temp\[0\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iGreen_temp\[2\] " "LATCH primitive \"CHOSE_FILTR:ch\|iGreen_temp\[2\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iGreen_temp\[1\] " "LATCH primitive \"CHOSE_FILTR:ch\|iGreen_temp\[1\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iGreen_temp\[3\] " "LATCH primitive \"CHOSE_FILTR:ch\|iGreen_temp\[3\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iGreen_temp\[4\] " "LATCH primitive \"CHOSE_FILTR:ch\|iGreen_temp\[4\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iGreen_temp\[5\] " "LATCH primitive \"CHOSE_FILTR:ch\|iGreen_temp\[5\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iGreen_temp\[6\] " "LATCH primitive \"CHOSE_FILTR:ch\|iGreen_temp\[6\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iGreen_temp\[7\] " "LATCH primitive \"CHOSE_FILTR:ch\|iGreen_temp\[7\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iGreen_temp\[8\] " "LATCH primitive \"CHOSE_FILTR:ch\|iGreen_temp\[8\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iGreen_temp\[9\] " "LATCH primitive \"CHOSE_FILTR:ch\|iGreen_temp\[9\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iRed_temp\[9\] " "LATCH primitive \"CHOSE_FILTR:ch\|iRed_temp\[9\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iRed_temp\[8\] " "LATCH primitive \"CHOSE_FILTR:ch\|iRed_temp\[8\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iRed_temp\[7\] " "LATCH primitive \"CHOSE_FILTR:ch\|iRed_temp\[7\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iRed_temp\[6\] " "LATCH primitive \"CHOSE_FILTR:ch\|iRed_temp\[6\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iRed_temp\[5\] " "LATCH primitive \"CHOSE_FILTR:ch\|iRed_temp\[5\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iRed_temp\[4\] " "LATCH primitive \"CHOSE_FILTR:ch\|iRed_temp\[4\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iRed_temp\[3\] " "LATCH primitive \"CHOSE_FILTR:ch\|iRed_temp\[3\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iRed_temp\[2\] " "LATCH primitive \"CHOSE_FILTR:ch\|iRed_temp\[2\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iRed_temp\[1\] " "LATCH primitive \"CHOSE_FILTR:ch\|iRed_temp\[1\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CHOSE_FILTR:ch\|iRed_temp\[0\] " "LATCH primitive \"CHOSE_FILTR:ch\|iRed_temp\[0\]\" is permanently enabled" {  } { { "CHOSE_FILTR.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/CHOSE_FILTR.v" 127 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994736 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778994976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778994976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778994976 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525778994976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525778994976 "|DE1_SoC_TV|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525778994976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525778995131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "128 " "128 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525778996668 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778996683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 0 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525778997346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525778997346 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1525778997501 ""}  } { { "altera_pll.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1525778997501 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1525778997514 ""}  } { { "altera_pll.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1525778997514 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1525778997525 ""}  } { { "altera_pll.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1525778997525 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997562 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997562 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997562 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997562 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997563 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997563 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997563 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997563 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997563 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997564 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997564 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997564 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997564 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997564 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997565 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997565 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778997713 "|DE1_SoC_TV|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778997713 "|DE1_SoC_TV|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778997713 "|DE1_SoC_TV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778997713 "|DE1_SoC_TV|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778997713 "|DE1_SoC_TV|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778997713 "|DE1_SoC_TV|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778997713 "|DE1_SoC_TV|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778997713 "|DE1_SoC_TV|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525778997713 "|DE1_SoC_TV|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525778997713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2528 " "Implemented 2528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525778997720 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525778997720 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525778997720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2178 " "Implemented 2178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525778997720 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525778997720 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1525778997720 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525778997720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525778997720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 379 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 379 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1281 " "Peak virtual memory: 1281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525778997791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  8 13:29:57 2018 " "Processing ended: Tue May  8 13:29:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525778997791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525778997791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525778997791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525778997791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525778999526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525778999531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  8 13:29:59 2018 " "Processing started: Tue May  8 13:29:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525778999531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525778999531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525778999531 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525778999996 ""}
{ "Info" "0" "" "Project  = DE1_SoC_TV" {  } {  } 0 0 "Project  = DE1_SoC_TV" 0 0 "Fitter" 0 0 1525778999997 ""}
{ "Info" "0" "" "Revision = DE1_SoC_TV" {  } {  } 0 0 "Revision = DE1_SoC_TV" 0 0 "Fitter" 0 0 1525778999997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525779000193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525779000194 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_TV 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_TV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525779000225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525779000259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525779000259 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1525779000343 ""}  } { { "altera_pll.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1525779000343 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1525779000358 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1525779000375 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1525779000375 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000710 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000710 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000710 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000711 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000711 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000711 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000711 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000711 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000712 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000712 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000712 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000712 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000712 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000713 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000713 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525779000713 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1525779000736 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525779000756 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525779000953 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525779001034 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1525779012121 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y56_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y56_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1525779012374 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1525779012374 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 499 global CLKCTRL_G14 " "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 499 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525779012592 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G1 " "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525779012592 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 15 global CLKCTRL_G13 " "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525779012592 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1525779012592 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_CLK27~inputCLKENA0 794 global CLKCTRL_G15 " "TD_CLK27~inputCLKENA0 with 794 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525779012592 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 41 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 41 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525779012592 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_HS~inputCLKENA0 11 global CLKCTRL_G12 " "TD_HS~inputCLKENA0 with 11 fanout uses global clock CLKCTRL_G12" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1525779012592 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525779012592 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1525779012592 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver TD_HS~inputCLKENA0 CLKCTRL_G12 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver TD_HS~inputCLKENA0, placed at CLKCTRL_G12" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad TD_HS PIN_A5 " "Refclk input I/O pad TD_HS is placed onto PIN_A5" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1525779012592 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1525779012592 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1525779012592 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525779012593 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1525779014098 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525779014102 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525779014102 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525779014102 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1525779014102 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_TV.sdc " "Reading SDC File: 'DE1_SoC_TV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525779014116 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525779014118 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525779014118 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -109.98 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -109.98 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525779014118 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525779014118 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1525779014118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1525779014118 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|NTSC TD_HS " "Register TD_Detect:u2\|NTSC is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779014126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525779014126 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[0\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[0\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779014126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525779014126 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779014126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525779014126 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779014126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525779014126 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[6\] " "Node: SW\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] SW\[6\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] is being clocked by SW\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779014126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525779014126 "|DE1_SoC_TV|SW[6]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779014129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779014129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779014129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779014129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779014129 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1525779014129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1525779014150 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525779014152 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1525779014152 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1525779014152 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.000   clock_27_1 " "  30.000   clock_27_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_0 " "  20.000   clock_50_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  44.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  44.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525779014153 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525779014153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525779014252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525779014257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525779014268 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525779014276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525779014305 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525779014309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525779014710 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "194 DSP block " "Packed 194 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525779014715 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "35 " "Created 35 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1525779014715 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525779014715 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525779014998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525779019964 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1525779020988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525779024611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525779028266 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525779031388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525779031388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525779033706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525779040077 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525779040077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525779044973 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.70 " "Total time spent on timing analysis during the Fitter is 4.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525779048892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525779048974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525779050434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525779050436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525779051803 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525779057427 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525779057731 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "79 " "Following 79 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525779057759 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1525779057759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.fit.smsg " "Generated suppressed messages file /dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525779057989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 35 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2667 " "Peak virtual memory: 2667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525779059190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  8 13:30:59 2018 " "Processing ended: Tue May  8 13:30:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525779059190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525779059190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525779059190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525779059190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525779061011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525779061020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  8 13:31:00 2018 " "Processing started: Tue May  8 13:31:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525779061020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525779061020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525779061020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1525779062149 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525779067691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1098 " "Peak virtual memory: 1098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525779068217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  8 13:31:08 2018 " "Processing ended: Tue May  8 13:31:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525779068217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525779068217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525779068217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525779068217 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525779068896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525779069684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525779069689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  8 13:31:09 2018 " "Processing started: Tue May  8 13:31:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525779069689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779069689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC_TV -c DE1_SoC_TV " "Command: quartus_sta DE1_SoC_TV -c DE1_SoC_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779069689 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1525779070175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779070997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779070997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071032 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071636 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525779071736 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525779071736 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525779071736 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071736 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_TV.sdc " "Reading SDC File: 'DE1_SoC_TV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071752 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525779071754 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525779071754 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -109.98 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -109.98 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525779071754 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525779071754 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071754 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779071766 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071766 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[5\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[5\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779071766 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071766 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779071766 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071766 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779071767 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071767 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[6\] " "Node: SW\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] SW\[6\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] is being clocked by SW\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779071767 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071767 "|DE1_SoC_TV|SW[6]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779071771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779071771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779071771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779071771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779071771 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071776 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525779071777 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071777 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525779071778 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525779071800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525779071845 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.788 " "Worst-case setup slack is -6.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.788            -538.123 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.788            -538.123 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.102               0.000 clock_27_1  " "    5.102               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.445               0.000 clock_50_0  " "   14.445               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.222               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   42.222               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.230 " "Worst-case hold slack is 0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.230               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.329               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 clock_27_1  " "    0.371               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clock_50_0  " "    0.383               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.574 " "Worst-case recovery slack is -6.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.574           -2540.323 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.574           -2540.323 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.849             -87.679 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.849             -87.679 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.809               0.000 clock_27_1  " "    4.809               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.383 " "Worst-case removal slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clock_27_1  " "    0.383               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.281               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.281               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.716               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.716               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.450 " "Worst-case minimum pulse width slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.824               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.824               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.505               0.000 clock_50_0  " "    8.505               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.669               0.000 clock_27_1  " "   13.669               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.356               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   21.356               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779071880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071880 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071881 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 108 " "Number of Synchronizer Chains Found: 108" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.126 ns " "Worst Case Available Settling Time: 6.126 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779071899 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071899 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525779071906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779071946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074253 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779074465 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074465 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[5\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[5\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779074465 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074465 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779074465 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074465 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779074466 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074466 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[6\] " "Node: SW\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] SW\[6\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] is being clocked by SW\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779074466 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074466 "|DE1_SoC_TV|SW[6]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779074469 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779074469 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779074469 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779074469 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779074469 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074470 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525779074471 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074471 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525779074493 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.690 " "Worst-case setup slack is -6.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.690            -526.834 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.690            -526.834 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.218               0.000 clock_27_1  " "    5.218               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.404               0.000 clock_50_0  " "   14.404               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.260               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   42.260               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.217               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 clock_27_1  " "    0.230               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.313               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clock_50_0  " "    0.382               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.342 " "Worst-case recovery slack is -6.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.342           -2460.931 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.342           -2460.931 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.640             -84.549 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.640             -84.549 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.011               0.000 clock_27_1  " "    5.011               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.310 " "Worst-case removal slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clock_27_1  " "    0.310               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.141               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.566               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.566               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.450 " "Worst-case minimum pulse width slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.806               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.806               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.482               0.000 clock_50_0  " "    8.482               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.602               0.000 clock_27_1  " "   13.602               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.308               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   21.308               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779074544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074544 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074544 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 108 " "Number of Synchronizer Chains Found: 108" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.159 ns " "Worst Case Available Settling Time: 6.159 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779074561 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074561 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525779074568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779074749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779076845 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779077039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077039 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[5\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[5\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779077040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077040 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779077040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077040 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779077040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077040 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[6\] " "Node: SW\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] SW\[6\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] is being clocked by SW\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779077040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077040 "|DE1_SoC_TV|SW[6]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779077043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779077043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779077043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779077043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779077043 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077044 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525779077044 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525779077053 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.233 " "Worst-case setup slack is -4.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.233            -338.702 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.233            -338.702 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.664               0.000 clock_27_1  " "    6.664               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.178               0.000 clock_50_0  " "   16.178               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.056               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   43.056               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.135               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clock_27_1  " "    0.180               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.190               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 clock_50_0  " "    0.206               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.403 " "Worst-case recovery slack is -4.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.403           -1680.401 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.403           -1680.401 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.877             -58.136 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.877             -58.136 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.455               0.000 clock_27_1  " "    6.455               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.196 " "Worst-case removal slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clock_27_1  " "    0.196               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.944               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.117               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.450 " "Worst-case minimum pulse width slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.933               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.933               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.519               0.000 clock_50_0  " "    8.519               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.476               0.000 clock_27_1  " "   13.476               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.600               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   21.600               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077085 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077086 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 108 " "Number of Synchronizer Chains Found: 108" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.851 ns " "Worst Case Available Settling Time: 6.851 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077103 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077103 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525779077108 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779077391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077391 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[5\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[5\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779077391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077391 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779077391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077391 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779077391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077391 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[6\] " "Node: SW\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] SW\[6\] " "Latch VGA_Ctrl:u9\|oVGA_B_temp\[3\] is being clocked by SW\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525779077391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077391 "|DE1_SoC_TV|SW[6]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779077395 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779077395 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779077395 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779077395 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525779077395 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077395 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525779077396 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077396 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525779077402 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.883 " "Worst-case setup slack is -3.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.883            -311.297 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.883            -311.297 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.991               0.000 clock_27_1  " "    6.991               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.593               0.000 clock_50_0  " "   16.593               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.120               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   43.120               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.124               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clock_27_1  " "    0.171               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clock_50_0  " "    0.193               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.002 " "Worst-case recovery slack is -4.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.002           -1528.435 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.002           -1528.435 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.525             -52.854 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.525             -52.854 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.822               0.000 clock_27_1  " "    6.822               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.140 " "Worst-case removal slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clock_27_1  " "    0.140               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.736               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.911               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.450 " "Worst-case minimum pulse width slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.933               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.933               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.504               0.000 clock_50_0  " "    8.504               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.432               0.000 clock_27_1  " "   13.432               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.589               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   21.589               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525779077434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077434 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077435 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 108 " "Number of Synchronizer Chains Found: 108" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.939 ns " "Worst Case Available Settling Time: 6.939 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525779077451 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779077451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779080264 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779080267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1414 " "Peak virtual memory: 1414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525779080409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  8 13:31:20 2018 " "Processing ended: Tue May  8 13:31:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525779080409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525779080409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525779080409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779080409 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 453 s " "Quartus Prime Full Compilation was successful. 0 errors, 453 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525779081223 ""}
