
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035849                       # Number of seconds simulated
sim_ticks                                 35849250225                       # Number of ticks simulated
final_tick                               562815613410                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 305088                       # Simulator instruction rate (inst/s)
host_op_rate                                   384833                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2483829                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919160                       # Number of bytes of host memory used
host_seconds                                 14433.06                       # Real time elapsed on the host
sim_insts                                  4403348553                       # Number of instructions simulated
sim_ops                                    5554323055                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2060928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       796672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       682112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1184128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4731264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2218240                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2218240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16101                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6224                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9251                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36963                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17330                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17330                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57488734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22222836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57128                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19027232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33030761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131976651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57128                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46417                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             207089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          61876887                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               61876887                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          61876887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57488734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22222836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57128                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19027232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33030761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              193853538                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85969426                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31088523                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25264930                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2118889                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12997369                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12146656                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280293                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89532                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31180988                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172328194                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31088523                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15426949                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37916357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11382313                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6274542                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15274777                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       914401                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84588299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46671942     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3326359      3.93%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2696451      3.19%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546895      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1784745      2.11%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279558      2.69%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1640428      1.94%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          922128      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18719793     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84588299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361623                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004529                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32623707                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6083579                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36460018                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246765                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9174228                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310706                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42524                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206077528                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82296                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9174228                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35015133                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1353658                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1202160                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34258382                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3584736                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198801474                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32012                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1484822                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114632                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1688                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278273615                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928085898                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928085898                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107578024                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40529                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22725                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9828737                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18550493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9436702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       146719                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2971560                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188020378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38978                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149369673                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287391                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64915758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198322095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5910                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84588299                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765843                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887724                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29250718     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18268182     21.60%     56.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11913180     14.08%     70.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8846957     10.46%     80.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7623401      9.01%     89.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3953811      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3375773      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633253      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       723024      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84588299                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874953     70.96%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180251     14.62%     85.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177772     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124456766     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126439      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14818331      9.92%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7951603      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149369673                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737474                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1232982                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008255                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384848015                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252975760                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145575912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150602655                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560423                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7316522                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2994                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          646                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2410926                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9174228                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         546072                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80679                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188059356                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       409981                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18550493                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9436702                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22444                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          646                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1264348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1195265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459613                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147000601                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13907633                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2369069                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21648797                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20739722                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7741164                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709917                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145672165                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145575912                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94882503                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267918871                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693345                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354146                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65250691                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2123313                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75414071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29193162     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20956648     27.79%     66.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8525846     11.31%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4791445      6.35%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3917109      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1585277      2.10%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1887716      2.50%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949299      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3607569      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75414071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3607569                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259866630                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385300421                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1381127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859694                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859694                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163204                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163204                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661298416                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201174022                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190123600                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85969426                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31777807                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25905524                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2120298                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13493631                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12424392                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3427395                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94226                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31789068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174527895                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31777807                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15851787                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38772248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11270260                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5302941                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15693855                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1029202                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84988035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46215787     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2564606      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4794782      5.64%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4779458      5.62%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2964760      3.49%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2360681      2.78%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1476122      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1386751      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18445088     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84988035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369641                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.030116                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33146565                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5244713                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37245275                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       227943                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9123535                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5378087                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209388734                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1369                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9123535                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35553667                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1010363                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       941980                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35020039                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3338447                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201905803                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1385829                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1023150                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283515514                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    941936476                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    941936476                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175423449                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108092038                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35997                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17274                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9295485                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18674622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9537314                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120598                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3511479                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190379271                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151679573                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299024                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64343077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196813861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84988035                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784717                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28975124     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18453994     21.71%     55.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12359249     14.54%     70.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8000530      9.41%     79.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8421162      9.91%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4078400      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3217438      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       732889      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       749249      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84988035                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         945856     72.63%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        178918     13.74%     86.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177564     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126877625     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2037816      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17273      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14680203      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8066656      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151679573                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764343                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1302338                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008586                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389948543                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254757260                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148211151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152981911                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       474374                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7238669                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2087                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          366                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2292619                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9123535                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         524915                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91147                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190413819                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       379706                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18674622                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9537314                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17274                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          366                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1326926                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2503781                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149675367                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14006292                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2004206                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21886278                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21223923                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7879986                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741030                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148257982                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148211151                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94471695                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271092749                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723998                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348485                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102165972                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125796580                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64617706                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2145967                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75864500                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149477                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28651032     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21309786     28.09%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8850393     11.67%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4417504      5.82%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4409695      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1788639      2.36%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1795086      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       957915      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3684450      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75864500                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102165972                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125796580                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18680648                       # Number of memory references committed
system.switch_cpus1.commit.loads             11435953                       # Number of loads committed
system.switch_cpus1.commit.membars              17274                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18157316                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113333229                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2594634                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3684450                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262594336                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389957996                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 981391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102165972                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125796580                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102165972                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841468                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841468                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188399                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188399                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672366515                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205890357                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192358650                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34548                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85969426                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32387402                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26442620                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2161089                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13720072                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12767470                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3355882                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94984                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33541079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175927022                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32387402                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16123352                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38154704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11275333                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4864159                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16338795                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       848060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85656363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.539413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47501659     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3142676      3.67%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4697388      5.48%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3247183      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2274695      2.66%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2216594      2.59%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1347340      1.57%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2858562      3.34%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18370266     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85656363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376732                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.046391                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34481491                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5100558                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36446779                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       531361                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9096173                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5442238                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     210765866                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1244                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9096173                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36425795                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         517103                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1796983                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34994389                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2825916                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     204484309                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1179340                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       961352                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286859208                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951881180                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951881180                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176590571                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110268569                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36892                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17603                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8388242                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18761802                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9589272                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113437                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2703597                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190555921                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35146                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152228902                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302286                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63510527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194396831                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85656363                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777205                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918793                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30560040     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17214398     20.10%     55.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12316596     14.38%     70.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8223539      9.60%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8326070      9.72%     89.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3979195      4.65%     94.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3553944      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       673872      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       808709      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85656363                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         829481     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164462     14.07%     85.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175271     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127319538     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1921886      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17544      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14967812      9.83%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8002122      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152228902                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.770733                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1169214                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007681                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    391585665                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254101971                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148020213                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153398116                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       475010                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7286909                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6267                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          378                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2292078                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9096173                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         273101                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50788                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190591071                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       726486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18761802                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9589272                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17602                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42772                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          378                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1317189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2492984                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149437318                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13984000                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2791582                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21792653                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21236797                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7808653                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738261                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148084306                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148020213                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95917282                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        272539431                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721777                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351939                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102675012                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126561851                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64029422                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2178476                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76560190                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653103                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176719                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29193169     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21972485     28.70%     66.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8311955     10.86%     77.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4645604      6.07%     83.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3925035      5.13%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1754497      2.29%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1676418      2.19%     93.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1150705      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3930322      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76560190                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102675012                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126561851                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18772083                       # Number of memory references committed
system.switch_cpus2.commit.loads             11474889                       # Number of loads committed
system.switch_cpus2.commit.membars              17544                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18362734                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113938396                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2617733                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3930322                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263221141                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390284628                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 313063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102675012                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126561851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102675012                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.837296                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.837296                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194320                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194320                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671169181                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205908983                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193678557                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35088                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85969426                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31434826                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25586639                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2101407                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13419328                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12396113                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3238032                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92646                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34752025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             171654153                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31434826                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15634145                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36079485                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10779502                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5338680                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16986770                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       843427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84812586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48733101     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1948087      2.30%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2541260      3.00%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3826924      4.51%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3711784      4.38%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2819845      3.32%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1679900      1.98%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2509154      2.96%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17042531     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84812586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365651                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.996688                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35896374                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5221031                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34781719                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       271341                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8642119                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5320688                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     205397666                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8642119                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37801504                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1047326                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1403286                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33103810                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2814534                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     199422704                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          748                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1217329                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       883932                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    277870481                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    928764447                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    928764447                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    172763584                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105106809                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42386                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23910                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7950208                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18489671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9795724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189490                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3295398                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         185340988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40218                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149286408                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       277842                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60267816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    183333533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6486                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84812586                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.760192                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896956                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29343825     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18687701     22.03%     56.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12091515     14.26%     70.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8220304      9.69%     80.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7685013      9.06%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4104138      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3020150      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       906397      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       753543      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84812586                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         734083     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             9      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151112     14.25%     83.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175526     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124222683     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2109109      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16865      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14741632      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8196119      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149286408                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736506                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1060730                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    384723972                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    245649873                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145096959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150347138                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       504529                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7088791                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2014                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          891                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2488106                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          203                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8642119                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         617631                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99792                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    185381210                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1273375                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18489671                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9795724                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23352                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75334                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          891                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1287967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1182599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2470566                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146430439                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13874811                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2855967                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21890542                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20509878                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8015731                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703285                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145135402                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145096959                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93227476                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        261815137                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687774                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356081                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101179610                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124354355                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61027089                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33732                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2136088                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76170467                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.632580                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152751                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29247792     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21948294     28.81%     67.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8079632     10.61%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4624939      6.07%     83.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3865497      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1918223      2.52%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1880542      2.47%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808759      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3796789      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76170467                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101179610                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124354355                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18708495                       # Number of memory references committed
system.switch_cpus3.commit.loads             11400877                       # Number of loads committed
system.switch_cpus3.commit.membars              16866                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17835271                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112088699                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2537390                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3796789                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           257755122                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          379409670                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1156840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101179610                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124354355                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101179610                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849671                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849671                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176926                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176926                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       658951332                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      200407695                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      189673605                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33732                       # number of misc regfile writes
system.l2.replacements                          36966                       # number of replacements
system.l2.tagsinuse                      32767.985536                       # Cycle average of tags in use
system.l2.total_refs                          1859258                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69734                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.662145                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           601.541111                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.586288                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5294.919441                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.899983                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2573.004782                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.946437                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2212.539547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.524460                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3876.594337                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5299.070799                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4298.974354                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3100.542992                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           5469.841005                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018358                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.161588                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.078522                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.067521                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000321                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.118304                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.161715                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.131194                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.094621                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.166926                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56507                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33357                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28597                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        43619                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  162080                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            63188                       # number of Writeback hits
system.l2.Writeback_hits::total                 63188                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56507                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33357                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28597                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        43619                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162080                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56507                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33357                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28597                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        43619                       # number of overall hits
system.l2.overall_hits::total                  162080                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16101                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6224                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5329                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9248                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 36960                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16101                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6224                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5329                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9251                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36963                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16101                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6224                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5329                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9251                       # number of overall misses
system.l2.overall_misses::total                 36963                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       643872                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    827313191                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       528470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    346421314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       641410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    290374160                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       577628                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    480838720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1947338765                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       136600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        136600                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       643872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    827313191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       528470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    346421314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       641410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    290374160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       577628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    480975320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1947475365                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       643872                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    827313191                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       528470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    346421314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       641410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    290374160                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       577628                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    480975320                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1947475365                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72608                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39581                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33926                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52867                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              199040                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        63188                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             63188                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72608                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39581                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33926                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52870                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199043                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72608                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39581                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33926                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52870                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199043                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.221752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.157247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.157077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.174930                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.185691                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.221752                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.157247                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.157077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.174976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185704                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.221752                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.157247                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.157077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.174976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185704                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45990.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51382.721011                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 35231.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55658.951478                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 40088.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54489.427660                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44432.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 51993.806228                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52687.737148                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 45533.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 45533.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45990.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51382.721011                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 35231.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55658.951478                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 40088.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54489.427660                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44432.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 51991.711166                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52687.156481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45990.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51382.721011                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 35231.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55658.951478                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 40088.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54489.427660                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44432.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 51991.711166                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52687.156481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17330                       # number of writebacks
system.l2.writebacks::total                     17330                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5329                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36960                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36963                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36963                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       563823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    734050174                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       441873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    310498765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       548747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    259563642                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       502394                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    427044707                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1733214125                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       119008                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       119008                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       563823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    734050174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       441873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    310498765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       548747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    259563642                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       502394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    427163715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1733333133                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       563823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    734050174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       441873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    310498765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       548747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    259563642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       502394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    427163715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1733333133                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.221752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.157247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.157077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.174930                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.185691                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.221752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.157247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.157077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.174976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185704                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.221752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.157247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.157077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.174976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185704                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40273.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45590.346811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 29458.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49887.333708                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 34296.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48707.757928                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38645.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 46176.979563                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46894.321564                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 39669.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 39669.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40273.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45590.346811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 29458.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49887.333708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 34296.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48707.757928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38645.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 46174.869203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46893.735168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40273.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45590.346811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 29458.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49887.333708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 34296.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48707.757928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38645.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 46174.869203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46893.735168                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996111                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015282378                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042821.686117                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996111                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15274761                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15274761                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15274761                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15274761                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15274761                       # number of overall hits
system.cpu0.icache.overall_hits::total       15274761                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       817017                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       817017                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       817017                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       817017                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       817017                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       817017                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15274777                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15274777                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15274777                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15274777                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15274777                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15274777                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51063.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51063.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51063.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51063.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51063.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51063.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       670221                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       670221                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       670221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       670221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       670221                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       670221                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47872.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47872.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47872.928571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47872.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47872.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47872.928571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72608                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180556811                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72864                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2477.997516                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.521709                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.478291                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900475                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099525                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10565053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10565053                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22035                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22035                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17557758                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17557758                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17557758                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17557758                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153008                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153008                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153008                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153008                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153008                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153008                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4781509071                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4781509071                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4781509071                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4781509071                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4781509071                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4781509071                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10718061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10718061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17710766                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17710766                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17710766                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17710766                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014276                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008639                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008639                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008639                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008639                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31250.059284                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31250.059284                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31250.059284                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31250.059284                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31250.059284                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31250.059284                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20294                       # number of writebacks
system.cpu0.dcache.writebacks::total            20294                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80400                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80400                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80400                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80400                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72608                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72608                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72608                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72608                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1351803191                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1351803191                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1351803191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1351803191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1351803191                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1351803191                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004100                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004100                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18617.827113                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18617.827113                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18617.827113                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18617.827113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18617.827113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18617.827113                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997299                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013594146                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184470.142241                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997299                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15693837                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15693837                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15693837                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15693837                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15693837                       # number of overall hits
system.cpu1.icache.overall_hits::total       15693837                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       694441                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       694441                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       694441                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       694441                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       694441                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       694441                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15693855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15693855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15693855                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15693855                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15693855                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15693855                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 38580.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38580.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 38580.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38580.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 38580.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38580.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       544810                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       544810                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       544810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       544810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       544810                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       544810                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36320.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36320.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 36320.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36320.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 36320.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36320.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39581                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169259952                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39837                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4248.812712                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.757854                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.242146                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905304                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094696                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10687000                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10687000                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7210706                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7210706                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17274                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17274                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17274                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17274                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17897706                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17897706                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17897706                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17897706                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103685                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103685                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103685                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103685                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103685                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103685                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3379376089                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3379376089                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3379376089                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3379376089                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3379376089                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3379376089                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10790685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10790685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7210706                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7210706                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18001391                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18001391                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18001391                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18001391                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009609                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009609                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005760                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005760                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32592.719188                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32592.719188                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32592.719188                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32592.719188                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32592.719188                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32592.719188                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9383                       # number of writebacks
system.cpu1.dcache.writebacks::total             9383                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64104                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64104                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64104                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64104                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64104                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64104                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39581                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39581                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39581                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39581                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    603434434                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    603434434                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    603434434                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    603434434                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    603434434                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    603434434                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15245.558071                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15245.558071                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15245.558071                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15245.558071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15245.558071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15245.558071                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996666                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017635063                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2202673.296537                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996666                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025636                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16338777                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16338777                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16338777                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16338777                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16338777                       # number of overall hits
system.cpu2.icache.overall_hits::total       16338777                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       793402                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       793402                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       793402                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       793402                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       793402                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       793402                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16338795                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16338795                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16338795                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16338795                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16338795                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16338795                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 44077.888889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44077.888889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 44077.888889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44077.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 44077.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44077.888889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       683344                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       683344                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       683344                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       683344                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       683344                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       683344                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        42709                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        42709                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        42709                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        42709                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        42709                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        42709                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33926                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164312856                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34182                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4806.999473                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.078313                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.921687                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902650                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097350                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10646107                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10646107                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7262106                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7262106                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17576                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17576                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17544                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17544                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17908213                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17908213                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17908213                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17908213                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69469                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69469                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69469                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69469                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69469                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69469                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1900836653                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1900836653                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1900836653                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1900836653                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1900836653                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1900836653                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10715576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10715576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7262106                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7262106                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17544                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17544                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17977682                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17977682                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17977682                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17977682                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006483                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006483                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003864                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003864                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003864                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003864                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27362.372468                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27362.372468                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27362.372468                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27362.372468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27362.372468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27362.372468                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9372                       # number of writebacks
system.cpu2.dcache.writebacks::total             9372                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35543                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35543                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35543                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35543                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35543                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35543                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33926                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33926                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33926                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33926                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33926                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33926                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    550628630                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    550628630                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    550628630                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    550628630                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    550628630                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    550628630                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16230.284443                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16230.284443                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16230.284443                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16230.284443                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16230.284443                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16230.284443                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996584                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015141031                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2046655.304435                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996584                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16986755                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16986755                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16986755                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16986755                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16986755                       # number of overall hits
system.cpu3.icache.overall_hits::total       16986755                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       715823                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       715823                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       715823                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       715823                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       715823                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       715823                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16986770                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16986770                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16986770                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16986770                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16986770                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16986770                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47721.533333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47721.533333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47721.533333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47721.533333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47721.533333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47721.533333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       591305                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       591305                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       591305                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       591305                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       591305                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       591305                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        45485                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        45485                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        45485                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        45485                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        45485                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        45485                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52870                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               173548648                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53126                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3266.736588                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.195421                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.804579                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910920                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089080                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10557442                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10557442                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7269930                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7269930                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17808                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17808                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16866                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16866                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17827372                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17827372                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17827372                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17827372                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135003                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135003                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2935                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2935                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137938                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137938                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137938                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137938                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4509243888                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4509243888                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    170981305                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    170981305                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4680225193                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4680225193                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4680225193                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4680225193                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10692445                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10692445                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7272865                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7272865                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16866                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16866                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17965310                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17965310                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17965310                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17965310                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012626                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012626                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000404                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000404                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007678                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007678                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007678                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007678                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33401.064332                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33401.064332                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 58255.981261                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58255.981261                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33929.919188                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33929.919188                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33929.919188                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33929.919188                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       816092                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 42952.210526                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24139                       # number of writebacks
system.cpu3.dcache.writebacks::total            24139                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82136                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82136                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2932                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2932                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85068                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85068                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85068                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85068                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52867                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52867                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52870                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52870                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52870                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52870                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    891013919                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    891013919                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       139600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       139600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    891153519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    891153519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    891153519                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    891153519                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002943                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002943                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16853.877069                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16853.877069                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 46533.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 46533.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16855.561169                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16855.561169                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16855.561169                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16855.561169                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
