<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-761-826  </DOCNO><DOCID>08 761 826.andO;</DOCID><JOURNAL>EDN  July 19 1990 v35 n15 p156(7).andM;</JOURNAL><TITLE>CAE tools lay the foundation for a methodology makeover.andO;(computer-aided engineering design tools)</TITLE><AUTHOR>Markowitz, Michael C.andM;</AUTHOR><TEXT><ABSTRACT>Circuit designers are slowly realizing that the tools andmethodologies they now use are too slow and inefficient to competein future markets, which provides an opportunity for vendors ofVHSIC hardware description languages (VHDLs) and othercomputer-aided engineering tools.andP;  Several of the problemsinvolved in current microprocessor development, including productdefinition and increasing circuit complexity, are discussed.andP;  Analternative to current top-down followed by bottom-up designtechniques is use of a top-down-only approach that relies on anHDL to describe the behavior of a system; the design style thuscreated reduces most of the economic and engineering risks.andP;  Amongthe CAE tools described are Zycad's System VHDL, Synopsys' DesignCompiler, Racal's Silc Technologies' SilcSyn, Cadences' Verilog,Mentor's Lsim, GenRad's GHDL, Praxis' Ella and the Unified DesignLanguage for ICs (UDL/I) being developed by the Japanese.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Hardware Description LanguagesVery High Speed Integrated CircuitsSimulationSoftware PackagesCircuit DesignNew TechniqueIntegrated circuitsComputer-aided engineering.andO;Feature:   illustrationchart.andO;Caption:   The design stages of a hardware description language. (chart)andM;</DESCRIPT></DOC>