Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/avalon_system_config.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/avalon_system_config --family="Arria 10" --part=10AX115S2F45I1SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/avalon_system_config.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/avalon_system_config --family="Arria 10" --part=10AX115S2F45I1SG
Info: avalon_system_config: "Transforming system: avalon_system_config"
Info: avalon_system_config: "Naming system components in system: avalon_system_config"
Info: avalon_system_config: "Processing generation queue"
Info: avalon_system_config: "Generating: avalon_system_config"
Info: avalon_system_config: "Generating: avalon_system_config_altera_avalon_onchip_memory2_1921_vomui5a"
Info: pcie_subsystem_onchip_memory2_0: Starting RTL generation for module 'avalon_system_config_altera_avalon_onchip_memory2_1921_vomui5a'
Info: pcie_subsystem_onchip_memory2_0:   Generation command is [exec /opt/intelFPGA_pro/21.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_pro/21.1/quartus/linux64/perl/lib -I /opt/intelFPGA_pro/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_pro/21.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_pro/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=avalon_system_config_altera_avalon_onchip_memory2_1921_vomui5a --dir=/tmp/alt8772_9037489692632651285.dir/0003_pcie_subsystem_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA_pro/21.1/quartus --verilog --config=/tmp/alt8772_9037489692632651285.dir/0003_pcie_subsystem_onchip_memory2_0_gen//avalon_system_config_altera_avalon_onchip_memory2_1921_vomui5a_component_configuration.pl  --do_build_sim=0  ]
Info: pcie_subsystem_onchip_memory2_0: Done RTL generation for module 'avalon_system_config_altera_avalon_onchip_memory2_1921_vomui5a'
Info: avalon_system_config: Done "avalon_system_config" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
