// Seed: 2325349044
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_4;
  assign id_4 = 1;
  initial begin
    $display(1);
    id_4 <= "";
    if (id_3) begin
      id_4 <= 1;
    end
  end
  assign id_4 = 1;
  assign id_4 = 1;
  id_5(
      .id_0(id_4),
      .id_1(id_4),
      .id_2(1'd0),
      .id_3(1),
      .id_4(id_2),
      .id_5(id_3),
      .id_6(id_3),
      .id_7(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(id_2 or 1) begin
    id_3 = 1;
  end
  module_0(
      id_2, id_1, id_1
  );
  wire id_5;
endmodule
