C:/altera/10.1sp1/HW4/RNG.vhd {1 {vcom -work work -2002 -explicit {C:\altera\10.1sp1\HW4\RNG.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity rng
-- Compiling architecture structure of rng

} {} {}} C:/altera/10.1sp1/HW4/test_bench1.vhd {2 {vcom -work work -2002 -explicit {C:\altera\10.1sp1\HW4\test_bench1.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package textio
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Compiling entity test_bench_3
-- Compiling architecture arch_test of test_bench_3
** Warning: C:\altera\10.1sp1\HW4\test_bench1.vhd(34): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:\altera\10.1sp1\HW4\test_bench1.vhd(52): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.

} {} {}} C:/altera/10.1sp1/HW4/CA.vhd {1 {vcom -work work -2002 -explicit {C:\altera\10.1sp1\HW4\CA.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ca
-- Compiling architecture behavior of ca

} {} {}}
