# Day 10 - 3:8 Binary Decoder

## ğŸ“˜ Description
Implements a **3:8 Binary Decoder** that activates one of 8 outputs based on a 3-bit binary input.

## ğŸ”§ Tools & Language
- Verilog HDL
- Simulated using ModelSim

## ğŸ’¡ Concept
Widely used in memory address decoding and control systems.

## ğŸ’¬ Notes
Inverse of encoder logic and a critical part of addressable memory architecture.
