#
# created by First Encounter v06.20-p006_1 on Fri Feb  1 10:15:40
#
VERSION 5.6 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN b05 ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 20.140 ;
    DESIGN FE_CORE_BOX_UR_X REAL 46.957 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 20.020 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 45.220 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 133914 130440 ) ;

ROW CORE_ROW_0 Free_OMC_Si2_PDK45nm 40280 40040 FS DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_1 Free_OMC_Si2_PDK45nm 40280 42840 N DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_2 Free_OMC_Si2_PDK45nm 40280 45640 FS DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_3 Free_OMC_Si2_PDK45nm 40280 48440 N DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_4 Free_OMC_Si2_PDK45nm 40280 51240 FS DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_5 Free_OMC_Si2_PDK45nm 40280 54040 N DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_6 Free_OMC_Si2_PDK45nm 40280 56840 FS DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_7 Free_OMC_Si2_PDK45nm 40280 59640 N DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_8 Free_OMC_Si2_PDK45nm 40280 62440 FS DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_9 Free_OMC_Si2_PDK45nm 40280 65240 N DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_10 Free_OMC_Si2_PDK45nm 40280 68040 FS DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_11 Free_OMC_Si2_PDK45nm 40280 70840 N DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_12 Free_OMC_Si2_PDK45nm 40280 73640 FS DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_13 Free_OMC_Si2_PDK45nm 40280 76440 N DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_14 Free_OMC_Si2_PDK45nm 40280 79240 FS DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_15 Free_OMC_Si2_PDK45nm 40280 82040 N DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_16 Free_OMC_Si2_PDK45nm 40280 84840 FS DO 141 BY 1 STEP 380 0 ;
ROW CORE_ROW_17 Free_OMC_Si2_PDK45nm 40280 87640 N DO 141 BY 1 STEP 380 0 ;

TRACKS X 190 DO 352 STEP 380 LAYER M3 ;
TRACKS Y 140 DO 466 STEP 280 LAYER M3 ;
TRACKS Y 140 DO 466 STEP 280 LAYER M2 ;
TRACKS X 190 DO 352 STEP 380 LAYER M2 ;
TRACKS X 190 DO 352 STEP 380 LAYER M1 ;
TRACKS Y 140 DO 466 STEP 280 LAYER M1 ;

GCELLGRID X 133190 DO 2 STEP 724 ;
GCELLGRID X 190 DO 36 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 128940 DO 2 STEP 1500 ;
GCELLGRID Y 140 DO 47 STEP 2800 ;
GCELLGRID Y 0 DO 2 STEP 140 ;

COMPONENTS 607 ;
- U561 OR2_X1 + PLACED ( 42940 59640 ) N
 ;
- U562 INV_X1 + PLACED ( 41800 40040 ) S
 ;
- U563 INV_X1 + PLACED ( 40660 40040 ) S
 ;
- U564 INV_X1 + PLACED ( 40660 45640 ) S
 ;
- U565 AND2_X1 + PLACED ( 53580 62440 ) FS
 ;
- U566 INV_X1 + PLACED ( 41800 59640 ) FN
 ;
- U567 AND2_X1 + PLACED ( 43320 65240 ) N
 ;
- U568 INV_X1 + PLACED ( 40660 65240 ) FN
 ;
- U569 AND2_X1 + PLACED ( 49780 56840 ) FS
 ;
- U570 INV_X1 + PLACED ( 40660 59640 ) FN
 ;
- U571 AND2_X1 + PLACED ( 91580 59640 ) FN
 ;
- U572 INV_X1 + PLACED ( 93100 62440 ) FS
 ;
- U573 AND2_X1 + PLACED ( 47880 62440 ) FS
 ;
- U574 INV_X1 + PLACED ( 40660 62440 ) S
 ;
- U575 AND2_X1 + PLACED ( 42940 62440 ) FS
 ;
- U576 INV_X1 + PLACED ( 41800 62440 ) S
 ;
- U577 AND2_X1 + PLACED ( 61560 56840 ) S
 ;
- U578 INV_X1 + PLACED ( 63080 45640 ) FS
 ;
- U579 AND2_X1 + PLACED ( 63460 59640 ) N
 ;
- U580 INV_X1 + PLACED ( 63840 42840 ) N
 ;
- U581 AND2_X1 + PLACED ( 66880 56840 ) S
 ;
- U582 INV_X1 + PLACED ( 68780 56840 ) FS
 ;
- U583 AND2_X1 + PLACED ( 64980 48440 ) N
 ;
- U584 INV_X1 + PLACED ( 64220 45640 ) S
 ;
- U585 AND2_X1 + PLACED ( 73340 73640 ) S
 ;
- U586 INV_X1 + PLACED ( 83600 79240 ) FS
 ;
- U587 AND2_X1 + PLACED ( 72580 76440 ) FN
 ;
- U588 INV_X1 + PLACED ( 75620 76440 ) N
 ;
- U589 AND2_X1 + PLACED ( 71820 82040 ) FN
 ;
- U590 INV_X1 + PLACED ( 73720 82040 ) N
 ;
- U591 AND2_X1 + PLACED ( 70300 87640 ) N
 ;
- U592 INV_X1 + PLACED ( 68780 87640 ) FN
 ;
- U593 AND2_X1 + PLACED ( 63460 68040 ) FS
 ;
- U594 INV_X1 + PLACED ( 55100 68040 ) S
 ;
- U595 AND2_X1 + PLACED ( 81320 65240 ) FN
 ;
- U596 INV_X1 + PLACED ( 90060 65240 ) N
 ;
- U597 AND2_X1 + PLACED ( 80560 56840 ) S
 ;
- U598 INV_X1 + PLACED ( 83600 54040 ) N
 ;
- U599 AND2_X1 + PLACED ( 67640 54040 ) N
 ;
- U600 INV_X1 + PLACED ( 67640 48440 ) N
 ;
- U601 AND2_X1 + PLACED ( 77140 73640 ) S
 ;
- U602 INV_X1 + PLACED ( 80940 73640 ) FS
 ;
- U603 AND2_X1 + PLACED ( 91200 65240 ) FN
 ;
- U604 INV_X1 + PLACED ( 93100 65240 ) N
 ;
- U605 AND2_X1 + PLACED ( 85500 73640 ) S
 ;
- U606 INV_X1 + PLACED ( 93100 70840 ) N
 ;
- U607 AND2_X1 + PLACED ( 82080 84840 ) FS
 ;
- U608 INV_X1 + PLACED ( 80180 87640 ) FN
 ;
- U609 AND2_X1 + PLACED ( 91960 82040 ) FN
 ;
- U610 INV_X1 + PLACED ( 93100 87640 ) N
 ;
- U611 AND2_X1 + PLACED ( 87020 73640 ) S
 ;
- U612 INV_X1 + PLACED ( 92720 73640 ) FS
 ;
- U613 AND2_X1 + PLACED ( 43320 68040 ) FS
 ;
- U614 INV_X1 + PLACED ( 41800 65240 ) FN
 ;
- U615 AND2_X1 + PLACED ( 41420 68040 ) FS
 ;
- U616 INV_X1 + PLACED ( 40280 68040 ) S
 ;
- U617 AND2_X1 + PLACED ( 40280 76440 ) N
 ;
- U618 INV_X1 + PLACED ( 40660 82040 ) N
 ;
- U619 AND2_X1 + PLACED ( 40280 87640 ) N
 ;
- U620 INV_X1 + PLACED ( 40660 84840 ) FS
 ;
- U621 AND2_X1 + PLACED ( 41800 87640 ) FN
 ;
- U622 INV_X1 + PLACED ( 45220 87640 ) N
 ;
- U623 AND2_X1 + PLACED ( 90060 59640 ) FN
 ;
- U624 INV_X1 + PLACED ( 93100 59640 ) N
 ;
- U625 AND2_X1 + PLACED ( 92340 54040 ) N
 ;
- U626 INV_X1 + PLACED ( 93100 56840 ) FS
 ;
- U627 AND2_X1 + PLACED ( 91580 48440 ) FN
 ;
- U628 INV_X1 + PLACED ( 91960 56840 ) S
 ;
- U629 AND2_X1 + PLACED ( 92340 42840 ) N
 ;
- U630 INV_X1 + PLACED ( 91200 40040 ) S
 ;
- U631 AND2_X1 + PLACED ( 86260 40040 ) S
 ;
- U632 INV_X1 + PLACED ( 90060 40040 ) FS
 ;
- U633 OR2_X1 + PLACED ( 79040 40040 ) S
 ;
- U634 INV_X1 + PLACED ( 81320 40040 ) FS
 ;
- U635 OR2_X1 + PLACED ( 65360 45640 ) S
 ;
- U636 INV_X1 + PLACED ( 68020 45640 ) FS
 ;
- U637 OR2_X1 + PLACED ( 69160 42840 ) N
 ;
- U638 INV_X1 + PLACED ( 68780 40040 ) S
 ;
- U639 NAND2_X1 + PLACED ( 71820 40040 ) FS
 ;
- U640 INV_X1 + PLACED ( 70300 40040 ) S
 ;
- U641 OR2_X1 + PLACED ( 74860 40040 ) S
 ;
- U642 INV_X1 + PLACED ( 77140 40040 ) FS
 ;
- U643 OR2_X1 + PLACED ( 67260 42840 ) N
 ;
- U644 INV_X1 + PLACED ( 65740 42840 ) FN
 ;
- U645 AND2_X1 + PLACED ( 42940 56840 ) FS
 ;
- U646 INV_X1 + PLACED ( 40660 56840 ) S
 ;
- U647 OR2_X1 + PLACED ( 73340 40040 ) FS
 ;
- U648 INV_X1 + PLACED ( 67260 40040 ) S
 ;
- U649 OR2_X1 + PLACED ( 46740 40040 ) S
 ;
- U650 INV_X1 + PLACED ( 48640 40040 ) FS
 ;
- U651 OR2_X1 + PLACED ( 41800 48440 ) N
 ;
- U652 INV_X1 + PLACED ( 40660 48440 ) FN
 ;
- U653 OR2_X1 + PLACED ( 43700 40040 ) FS
 ;
- U654 INV_X1 + PLACED ( 42940 40040 ) S
 ;
- U655 OR2_X1 + PLACED ( 41420 42840 ) N
 ;
- U656 INV_X1 + PLACED ( 40280 42840 ) FN
 ;
- U657 NAND2_X1 + PLACED ( 56620 40040 ) S
 ;
- U658 INV_X1 + PLACED ( 58520 40040 ) FS
 ;
- U659 OR2_X1 + PLACED ( 43320 45640 ) FS
 ;
- U660 INV_X1 + PLACED ( 41800 45640 ) S
 ;
- U661 AND2_X1 + PLACED ( 41420 51240 ) FS
 ;
- U662 INV_X1 + PLACED ( 40660 54040 ) FN
 ;
- U663 AND2_X1 + PLACED ( 62700 40040 ) S
 ;
- U664 INV_X1 + PLACED ( 65740 40040 ) FS
 ;
- U665 AND2_X1 + PLACED ( 61180 40040 ) S
 ;
- U666 INV_X1 + PLACED ( 64600 40040 ) FS
 ;
- U667 OR2_X1 + PLACED ( 54720 40040 ) FS
 ;
- U668 INV_X1 + PLACED ( 53580 40040 ) S
 ;
- U669 AND2_X1 + PLACED ( 59660 42840 ) N
 ;
- U670 INV_X1 + PLACED ( 60420 40040 ) FS
 ;
- U671 AND2_X1 + PLACED ( 44840 56840 ) FS
 ;
- U672 INV_X1 + PLACED ( 41800 56840 ) S
 ;
- U673 AND2_X1 + PLACED ( 44080 54040 ) N
 ;
- U674 INV_X1 + PLACED ( 41800 54040 ) FN
 ;
- U675 INV_X1 + PLACED ( 59660 40040 ) S
 ;
- U676 INV_X1 + PLACED ( 40280 51240 ) S
 ;
- U678 INV_X1 + PLACED ( 74100 42840 ) N
 ;
- U679 NAND2_X1 + PLACED ( 60420 56840 ) S
 ;
- U680 NAND2_X1 + PLACED ( 65360 62440 ) FS
 ;
- U681 NAND2_X1 + PLACED ( 63460 62440 ) S
 ;
- U682 NAND2_X1 + PLACED ( 65360 59640 ) N
 ;
- U683 NAND2_X1 + PLACED ( 65360 56840 ) S
 ;
- U684 NAND2_X1 + PLACED ( 67260 62440 ) FS
 ;
- U685 NAND2_X1 + PLACED ( 66500 48440 ) N
 ;
- U686 NAND2_X1 + PLACED ( 66880 59640 ) N
 ;
- U687 NAND2_X1 + PLACED ( 71820 73640 ) S
 ;
- U688 NAND2_X1 + PLACED ( 75240 73640 ) FS
 ;
- U689 NAND2_X1 + PLACED ( 71820 79240 ) S
 ;
- U690 NAND2_X1 + PLACED ( 74100 76440 ) N
 ;
- U691 NAND2_X1 + PLACED ( 71820 84840 ) S
 ;
- U692 NAND2_X1 + PLACED ( 70300 82040 ) FN
 ;
- U693 NAND2_X1 + PLACED ( 72200 87640 ) N
 ;
- U694 NAND2_X1 + PLACED ( 70300 84840 ) S
 ;
- U695 NAND2_X1 + PLACED ( 65360 68040 ) FS
 ;
- U696 INV_X1 + PLACED ( 66880 76440 ) N
 ;
- U697 NAND2_X1 + PLACED ( 67260 68040 ) FS
 ;
- U698 NAND2_X1 + PLACED ( 65360 65240 ) FN
 ;
- U699 NAND2_X1 + PLACED ( 75240 68040 ) FS
 ;
- U700 NOR2_X1 + PLACED ( 82080 68040 ) S
 ;
- U701 NAND2_X1 + PLACED ( 85120 65240 ) N
 ;
- U702 NOR2_X1 + PLACED ( 73720 68040 ) FS
 ;
- U703 XOR2_X1 + PLACED ( 73720 70840 ) FN
 ;
- U704 XOR2_X1 + PLACED ( 69920 68040 ) FS
 ;
- U705 NOR2_X1 + PLACED ( 76760 84840 ) S
 ;
- U706 AND2_X1 + PLACED ( 78280 84840 ) FS
 ;
- U707 NOR2_X1 + PLACED ( 77520 87640 ) N
 ;
- U708 INV_X1 + PLACED ( 76380 87640 ) N
 ;
- U709 NOR2_X1 + PLACED ( 79040 87640 ) N
 ;
- U710 NAND2_X1 + PLACED ( 75240 84840 ) S
 ;
- U711 NAND2_X1 + PLACED ( 75240 87640 ) N
 ;
- U712 OR2_X1 + PLACED ( 73340 87640 ) FN
 ;
- U713 NOR2_X1 + PLACED ( 74860 82040 ) FN
 ;
- U714 NOR2_X1 + PLACED ( 76760 79240 ) FS
 ;
- U715 NOR2_X1 + PLACED ( 74100 79240 ) FS
 ;
- U716 NAND2_X1 + PLACED ( 71820 70840 ) FN
 ;
- U717 NAND2_X1 + PLACED ( 70300 65240 ) FN
 ;
- U718 NAND2_X1 + PLACED ( 67260 65240 ) FN
 ;
- U719 NOR2_X1 + PLACED ( 68780 65240 ) FN
 ;
- U720 NOR2_X1 + PLACED ( 68780 68040 ) S
 ;
- U721 NOR2_X1 + PLACED ( 61560 65240 ) N
 ;
- U722 NAND2_X1 + PLACED ( 60040 59640 ) FN
 ;
- U723 NAND2_X1 + PLACED ( 61560 59640 ) N
 ;
- U724 OR2_X1 + PLACED ( 61560 62440 ) S
 ;
- U725 NAND2_X1 + PLACED ( 60040 62440 ) S
 ;
- U726 NAND2_X1 + PLACED ( 56620 65240 ) FN
 ;
- U727 NAND2_X1 + PLACED ( 56240 62440 ) S
 ;
- U728 NOR2_X1 + PLACED ( 60040 65240 ) FN
 ;
- U729 NOR2_X1 + PLACED ( 58140 65240 ) FN
 ;
- U730 NAND2_X1 + PLACED ( 56240 68040 ) S
 ;
- U731 NOR2_X1 + PLACED ( 63460 65240 ) N
 ;
- U732 NAND2_X1 + PLACED ( 70300 70840 ) FN
 ;
- U733 AND2_X1 + PLACED ( 78280 79240 ) FS
 ;
- U734 NAND2_X1 + PLACED ( 73720 84840 ) S
 ;
- U735 NAND2_X1 + PLACED ( 82080 62440 ) FS
 ;
- U736 NAND2_X1 + PLACED ( 75240 65240 ) FN
 ;
- U737 NAND2_X1 + PLACED ( 82080 54040 ) N
 ;
- U738 NAND2_X1 + PLACED ( 78660 56840 ) S
 ;
- U739 NAND2_X1 + PLACED ( 71820 56840 ) FS
 ;
- U740 NAND2_X1 + PLACED ( 68780 62440 ) FS
 ;
- U741 NAND2_X1 + PLACED ( 81320 70840 ) N
 ;
- U742 NAND2_X1 + PLACED ( 70300 73640 ) S
 ;
- U743 NAND2_X1 + PLACED ( 65740 76440 ) FN
 ;
- U744 NAND2_X1 + PLACED ( 91960 68040 ) FS
 ;
- U745 NAND2_X1 + PLACED ( 83600 68040 ) S
 ;
- U746 INV_X1 + PLACED ( 83600 70840 ) N
 ;
- U747 NAND2_X1 + PLACED ( 87020 76440 ) N
 ;
- U748 NAND2_X1 + PLACED ( 76760 76440 ) FN
 ;
- U749 NAND2_X1 + PLACED ( 69540 76440 ) FN
 ;
- U750 AND2_X1 + PLACED ( 59660 73640 ) S
 ;
- U751 NAND2_X1 + PLACED ( 57380 70840 ) FN
 ;
- U752 NAND2_X1 + PLACED ( 54720 70840 ) FN
 ;
- U753 NAND2_X1 + PLACED ( 87020 82040 ) N
 ;
- U754 NAND2_X1 + PLACED ( 83600 82040 ) N
 ;
- U755 NAND2_X1 + PLACED ( 88540 82040 ) FN
 ;
- U756 NAND2_X1 + PLACED ( 85120 82040 ) FN
 ;
- U757 NAND2_X1 + PLACED ( 88920 73640 ) FS
 ;
- U758 NAND2_X1 + PLACED ( 81700 73640 ) S
 ;
- U759 NAND2_X1 + PLACED ( 83600 40040 ) S
 ;
- U760 NAND2_X1 + PLACED ( 88540 40040 ) FS
 ;
- U761 NAND2_X1 + PLACED ( 90060 42840 ) N
 ;
- U762 NAND2_X1 + PLACED ( 87400 42840 ) N
 ;
- U763 NOR2_X1 + PLACED ( 88920 42840 ) N
 ;
- U764 NAND2_X1 + PLACED ( 88540 45640 ) FS
 ;
- U765 OR2_X1 + PLACED ( 92340 40040 ) FS
 ;
- U766 NOR2_X1 + PLACED ( 88540 48440 ) N
 ;
- U767 NOR2_X1 + PLACED ( 87020 48440 ) FN
 ;
- U768 NAND2_X1 + PLACED ( 91200 42840 ) FN
 ;
- U769 NOR2_X1 + PLACED ( 91200 45640 ) S
 ;
- U770 NAND2_X1 + PLACED ( 92720 45640 ) FS
 ;
- U771 INV_X1 + PLACED ( 90060 45640 ) S
 ;
- U772 NAND2_X1 + PLACED ( 90440 51240 ) S
 ;
- U773 NAND2_X1 + PLACED ( 90060 48440 ) FN
 ;
- U774 NAND2_X1 + PLACED ( 88540 51240 ) S
 ;
- U775 NAND2_X1 + PLACED ( 85120 51240 ) S
 ;
- U776 OR2_X1 + PLACED ( 90440 54040 ) FN
 ;
- U777 NOR2_X1 + PLACED ( 88540 54040 ) N
 ;
- U778 NOR2_X1 + PLACED ( 87020 54040 ) FN
 ;
- U779 NAND2_X1 + PLACED ( 92340 51240 ) S
 ;
- U780 NOR2_X1 + PLACED ( 87020 51240 ) S
 ;
- U781 INV_X1 + PLACED ( 85880 54040 ) N
 ;
- U782 NAND2_X1 + PLACED ( 88540 56840 ) S
 ;
- U783 INV_X1 + PLACED ( 87020 56840 ) FS
 ;
- U784 NOR2_X1 + PLACED ( 87020 59640 ) N
 ;
- U785 NAND2_X1 + PLACED ( 90440 56840 ) FS
 ;
- U786 NAND2_X1 + PLACED ( 88540 59640 ) FN
 ;
- U787 NAND2_X1 + PLACED ( 87400 62440 ) S
 ;
- U788 NAND2_X1 + PLACED ( 88920 62440 ) FS
 ;
- U789 INV_X1 + PLACED ( 90440 62440 ) S
 ;
- U790 NAND2_X1 + PLACED ( 41800 82040 ) FN
 ;
- U791 NAND2_X1 + PLACED ( 42940 82040 ) N
 ;
- U792 NAND2_X1 + PLACED ( 43700 84840 ) FS
 ;
- U793 NAND2_X1 + PLACED ( 47500 87640 ) N
 ;
- U794 INV_X1 + PLACED ( 44460 82040 ) FN
 ;
- U795 NAND2_X1 + PLACED ( 43700 87640 ) N
 ;
- U796 NAND2_X1 + PLACED ( 40660 79240 ) FS
 ;
- U797 NAND2_X1 + PLACED ( 42180 79240 ) FS
 ;
- U798 NAND2_X1 + PLACED ( 43700 79240 ) FS
 ;
- U799 NOR2_X1 + PLACED ( 46740 76440 ) N
 ;
- U800 NOR2_X1 + PLACED ( 46740 73640 ) S
 ;
- U801 NAND2_X1 + PLACED ( 41800 84840 ) FS
 ;
- U802 NAND2_X1 + PLACED ( 40280 73640 ) S
 ;
- U803 NOR2_X1 + PLACED ( 43320 73640 ) S
 ;
- U804 NOR2_X1 + PLACED ( 44840 76440 ) FN
 ;
- U805 NOR2_X1 + PLACED ( 41800 73640 ) S
 ;
- U806 NAND2_X1 + PLACED ( 43320 76440 ) N
 ;
- U807 NAND2_X1 + PLACED ( 40660 70840 ) FN
 ;
- U808 NAND2_X1 + PLACED ( 42180 70840 ) FN
 ;
- U809 INV_X1 + PLACED ( 43700 70840 ) FN
 ;
- U810 NAND2_X1 + PLACED ( 46740 68040 ) FS
 ;
- U811 NOR2_X1 + PLACED ( 48260 68040 ) S
 ;
- U812 NAND2_X1 + PLACED ( 45220 70840 ) N
 ;
- U813 NAND2_X1 + PLACED ( 45220 68040 ) FS
 ;
- U814 NAND2_X1 + PLACED ( 44460 62440 ) FS
 ;
- U815 NAND2_X1 + PLACED ( 50920 65240 ) N
 ;
- U816 NAND2_X1 + PLACED ( 51680 68040 ) FS
 ;
- U817 NOR2_X1 + PLACED ( 52060 65240 ) N
 ;
- U818 NOR2_X1 + PLACED ( 46740 62440 ) FS
 ;
- U819 NOR2_X1 + PLACED ( 45600 62440 ) FS
 ;
- U820 NAND2_X1 + PLACED ( 45220 65240 ) N
 ;
- U821 INV_X1 + PLACED ( 46740 65240 ) FN
 ;
- U822 NAND2_X1 + PLACED ( 46740 59640 ) FN
 ;
- U823 NAND2_X1 + PLACED ( 50920 59640 ) N
 ;
- U824 NOR2_X1 + PLACED ( 52060 59640 ) N
 ;
- U825 NAND2_X1 + PLACED ( 88920 65240 ) FN
 ;
- U826 AND2_X1 + PLACED ( 87020 65240 ) FN
 ;
- U827 NAND2_X1 + PLACED ( 83600 65240 ) FN
 ;
- U828 NOR2_X1 + PLACED ( 82460 59640 ) N
 ;
- U829 NAND2_X1 + PLACED ( 80560 62440 ) S
 ;
- U830 XOR2_X1 + PLACED ( 79800 59640 ) N
 ;
- U831 XOR2_X1 + PLACED ( 77520 65240 ) N
 ;
- U832 XOR2_X1 + PLACED ( 77520 68040 ) S
 ;
- U833 NAND2_X1 + PLACED ( 77520 59640 ) FN
 ;
- U834 XOR2_X1 + PLACED ( 69920 59640 ) N
 ;
- U835 NOR2_X1 + PLACED ( 76380 59640 ) N
 ;
- U836 NOR2_X1 + PLACED ( 76380 62440 ) FS
 ;
- U837 NOR2_X1 + PLACED ( 85120 70840 ) N
 ;
- U838 NAND2_X1 + PLACED ( 85500 84840 ) FS
 ;
- U839 XOR2_X1 + PLACED ( 83600 87640 ) N
 ;
- U840 XOR2_X1 + PLACED ( 80940 87640 ) N
 ;
- U841 XOR2_X1 + PLACED ( 87020 84840 ) S
 ;
- U842 XOR2_X1 + PLACED ( 87020 87640 ) N
 ;
- U843 NAND2_X1 + PLACED ( 90440 73640 ) FS
 ;
- U844 XOR2_X1 + PLACED ( 90060 70840 ) N
 ;
- U845 XOR2_X1 + PLACED ( 88540 68040 ) FS
 ;
- U846 XOR2_X1 + PLACED ( 90440 76440 ) FN
 ;
- U847 XOR2_X1 + PLACED ( 90820 79240 ) FS
 ;
- U848 NOR2_X1 + PLACED ( 83600 62440 ) FS
 ;
- U849 NAND2_X1 + PLACED ( 91580 62440 ) FS
 ;
- U850 AND2_X1 + PLACED ( 85120 62440 ) S
 ;
- U851 NAND2_X1 + PLACED ( 85120 59640 ) FN
 ;
- U852 NAND2_X1 + PLACED ( 85120 56840 ) FS
 ;
- U853 NAND2_X1 + PLACED ( 85120 76440 ) FN
 ;
- U854 NOR2_X1 + PLACED ( 82080 76440 ) N
 ;
- U855 NOR2_X1 + PLACED ( 80560 76440 ) FN
 ;
- U856 INV_X1 + PLACED ( 82080 79240 ) S
 ;
- U857 INV_X1 + PLACED ( 83600 59640 ) N
 ;
- U858 NOR2_X1 + PLACED ( 83600 76440 ) FN
 ;
- U859 XOR2_X1 + PLACED ( 82840 73640 ) FS
 ;
- U860 OR2_X1 + PLACED ( 78660 76440 ) FN
 ;
- U861 NOR2_X1 + PLACED ( 78660 82040 ) FN
 ;
- U862 INV_X1 + PLACED ( 76760 82040 ) N
 ;
- U863 NOR2_X1 + PLACED ( 80560 79240 ) FS
 ;
- U864 NOR2_X1 + PLACED ( 80560 82040 ) N
 ;
- U865 NAND2_X1 + PLACED ( 67260 87640 ) FN
 ;
- U866 NOR2_X1 + PLACED ( 65740 87640 ) N
 ;
- U867 NOR2_X1 + PLACED ( 64220 87640 ) N
 ;
- U868 NOR2_X1 + PLACED ( 67260 84840 ) S
 ;
- U869 INV_X1 + PLACED ( 82080 82040 ) FN
 ;
- U870 NAND2_X1 + PLACED ( 90060 87640 ) N
 ;
- U871 NAND2_X1 + PLACED ( 91580 87640 ) N
 ;
- U872 OR2_X1 + PLACED ( 91960 84840 ) FS
 ;
- U873 NAND2_X1 + PLACED ( 90440 84840 ) FS
 ;
- U874 NAND2_X1 + PLACED ( 85120 79240 ) S
 ;
- U875 NAND2_X1 + PLACED ( 87020 79240 ) FS
 ;
- U876 OR2_X1 + PLACED ( 88540 79240 ) FS
 ;
- U877 NAND2_X1 + PLACED ( 88540 76440 ) N
 ;
- U878 NAND2_X1 + PLACED ( 87020 70840 ) FN
 ;
- U879 NAND2_X1 + PLACED ( 87020 68040 ) S
 ;
- U880 OR2_X1 + PLACED ( 85120 68040 ) S
 ;
- U881 NAND2_X1 + PLACED ( 88540 70840 ) N
 ;
- U882 NAND2_X1 + PLACED ( 80560 68040 ) S
 ;
- U883 NAND2_X1 + PLACED ( 79040 70840 ) FN
 ;
- U884 OR2_X1 + PLACED ( 76380 70840 ) FN
 ;
- U885 NAND2_X1 + PLACED ( 77900 70840 ) FN
 ;
- U886 NAND2_X1 + PLACED ( 73720 65240 ) FN
 ;
- U887 NAND2_X1 + PLACED ( 72580 59640 ) FN
 ;
- U888 OR2_X1 + PLACED ( 71440 62440 ) S
 ;
- U889 NAND2_X1 + PLACED ( 74480 62440 ) FS
 ;
- U890 NAND2_X1 + PLACED ( 73720 59640 ) FN
 ;
- U891 NAND2_X1 + PLACED ( 76760 56840 ) FS
 ;
- U892 NAND2_X1 + PLACED ( 78660 59640 ) N
 ;
- U893 NAND2_X1 + PLACED ( 75240 59640 ) N
 ;
- U894 INV_X1 + PLACED ( 72200 65240 ) N
 ;
- U895 NAND2_X1 + PLACED ( 65360 70840 ) FN
 ;
- U896 NOR2_X1 + PLACED ( 60800 79240 ) FS
 ;
- U897 NAND2_X1 + PLACED ( 60420 84840 ) FS
 ;
- U898 INV_X1 + PLACED ( 61940 87640 ) FN
 ;
- U899 NAND2_X1 + PLACED ( 60040 87640 ) N
 ;
- U900 NOR2_X1 + PLACED ( 61940 79240 ) FS
 ;
- U901 NOR2_X1 + PLACED ( 63460 70840 ) N
 ;
- U902 NAND2_X1 + PLACED ( 60040 70840 ) FN
 ;
- U903 INV_X1 + PLACED ( 60040 68040 ) FS
 ;
- U904 INV_X1 + PLACED ( 77900 62440 ) S
 ;
- U905 NAND2_X1 + PLACED ( 79040 62440 ) FS
 ;
- U906 INV_X1 + PLACED ( 76380 65240 ) N
 ;
- U907 NAND2_X1 + PLACED ( 61560 68040 ) FS
 ;
- U908 NOR2_X1 + PLACED ( 63460 73640 ) S
 ;
- U909 NOR2_X1 + PLACED ( 61560 70840 ) N
 ;
- U910 INV_X1 + PLACED ( 70300 62440 ) FS
 ;
- U911 NAND2_X1 + PLACED ( 67260 70840 ) FN
 ;
- U912 NOR2_X1 + PLACED ( 67260 73640 ) S
 ;
- U913 INV_X1 + PLACED ( 76380 68040 ) FS
 ;
- U914 NAND2_X1 + PLACED ( 65360 73640 ) FS
 ;
- U915 AND2_X1 + PLACED ( 61560 76440 ) FN
 ;
- U916 AND2_X1 + PLACED ( 58140 76440 ) FN
 ;
- U917 NAND2_X1 + PLACED ( 56620 76440 ) FN
 ;
- U918 NAND2_X1 + PLACED ( 55100 76440 ) FN
 ;
- U919 NOR2_X1 + PLACED ( 60040 76440 ) FN
 ;
- U920 NOR2_X1 + PLACED ( 68780 70840 ) N
 ;
- U921 NAND2_X1 + PLACED ( 64600 76440 ) FN
 ;
- U922 NAND2_X1 + PLACED ( 63080 76440 ) FN
 ;
- U923 NOR2_X1 + PLACED ( 65360 79240 ) S
 ;
- U924 AND2_X1 + PLACED ( 71060 76440 ) FN
 ;
- U925 AND2_X1 + PLACED ( 61560 73640 ) S
 ;
- U926 NAND2_X1 + PLACED ( 50920 70840 ) FN
 ;
- U927 AND2_X1 + PLACED ( 61560 82040 ) N
 ;
- U928 NOR2_X1 + PLACED ( 63460 82040 ) FN
 ;
- U929 NOR2_X1 + PLACED ( 61560 84840 ) FS
 ;
- U930 NOR2_X1 + PLACED ( 59280 84840 ) S
 ;
- U931 NOR2_X1 + PLACED ( 62700 84840 ) FS
 ;
- U932 AND2_X1 + PLACED ( 68020 76440 ) FN
 ;
- U933 NOR2_X1 + PLACED ( 67260 79240 ) FS
 ;
- U934 OR2_X1 + PLACED ( 66880 82040 ) N
 ;
- U935 NOR2_X1 + PLACED ( 58520 79240 ) FS
 ;
- U936 NOR2_X1 + PLACED ( 59660 79240 ) S
 ;
- U937 NOR2_X1 + PLACED ( 68780 73640 ) FS
 ;
- U938 NAND2_X1 + PLACED ( 56620 73640 ) S
 ;
- U939 NOR2_X1 + PLACED ( 55100 73640 ) S
 ;
- U940 AND2_X1 + PLACED ( 52060 87640 ) FN
 ;
- U941 NOR2_X1 + PLACED ( 49780 87640 ) N
 ;
- U942 NOR2_X1 + PLACED ( 49780 84840 ) FS
 ;
- U943 INV_X1 + PLACED ( 58140 84840 ) S
 ;
- U944 INV_X1 + PLACED ( 52440 79240 ) FS
 ;
- U945 NOR2_X1 + PLACED ( 52060 73640 ) FS
 ;
- U946 NOR2_X1 + PLACED ( 50920 76440 ) FN
 ;
- U947 NOR2_X1 + PLACED ( 50920 82040 ) N
 ;
- U948 NOR2_X1 + PLACED ( 50920 73640 ) FS
 ;
- U949 NAND2_X1 + PLACED ( 49400 73640 ) S
 ;
- U950 INV_X1 + PLACED ( 84360 84840 ) FS
 ;
- U951 NAND2_X1 + PLACED ( 70300 79240 ) S
 ;
- U952 NOR2_X1 + PLACED ( 63460 79240 ) FS
 ;
- U953 NAND2_X1 + PLACED ( 53580 79240 ) S
 ;
- U954 OR2_X1 + PLACED ( 52060 82040 ) FN
 ;
- U955 OR2_X1 + PLACED ( 55100 79240 ) FS
 ;
- U956 AND2_X1 + PLACED ( 64980 82040 ) N
 ;
- U957 NOR2_X1 + PLACED ( 68780 79240 ) S
 ;
- U958 NAND2_X1 + PLACED ( 68780 84840 ) FS
 ;
- U959 AND2_X1 + PLACED ( 58140 82040 ) FN
 ;
- U960 NAND2_X1 + PLACED ( 53580 82040 ) FN
 ;
- U961 NOR2_X1 + PLACED ( 56620 82040 ) N
 ;
- U962 NOR2_X1 + PLACED ( 55100 82040 ) FN
 ;
- U963 NOR2_X1 + PLACED ( 58520 87640 ) FN
 ;
- U964 NOR2_X1 + PLACED ( 66120 84840 ) FS
 ;
- U965 NOR2_X1 + PLACED ( 64980 84840 ) FS
 ;
- U966 INV_X1 + PLACED ( 63080 87640 ) N
 ;
- U967 NAND2_X1 + PLACED ( 60040 82040 ) FN
 ;
- U968 NAND2_X1 + PLACED ( 49400 70840 ) FN
 ;
- U969 NOR2_X1 + PLACED ( 63840 84840 ) S
 ;
- U970 NAND2_X1 + PLACED ( 53580 73640 ) S
 ;
- U971 NAND2_X1 + PLACED ( 52440 76440 ) FN
 ;
- U972 INV_X1 + PLACED ( 53580 70840 ) FN
 ;
- U973 NAND2_X1 + PLACED ( 53580 84840 ) S
 ;
- U974 OR2_X1 + PLACED ( 51300 84840 ) S
 ;
- U975 NAND2_X1 + PLACED ( 46740 79240 ) S
 ;
- U976 NOR2_X1 + PLACED ( 55100 84840 ) FS
 ;
- U977 NOR2_X1 + PLACED ( 55100 87640 ) FN
 ;
- U978 INV_X1 + PLACED ( 58520 73640 ) FS
 ;
- U979 NOR2_X1 + PLACED ( 49400 79240 ) S
 ;
- U980 INV_X1 + PLACED ( 45220 79240 ) FS
 ;
- U981 NOR2_X1 + PLACED ( 53580 87640 ) FN
 ;
- U982 NAND2_X1 + PLACED ( 57380 87640 ) N
 ;
- U983 NAND2_X1 + PLACED ( 49780 82040 ) FN
 ;
- U984 NOR2_X1 + PLACED ( 48260 84840 ) S
 ;
- U985 NAND2_X1 + PLACED ( 50920 87640 ) FN
 ;
- U986 NOR2_X1 + PLACED ( 48640 87640 ) N
 ;
- U987 AND2_X1 + PLACED ( 46360 84840 ) S
 ;
- U988 NOR2_X1 + PLACED ( 46360 87640 ) N
 ;
- U989 NOR2_X1 + PLACED ( 56240 87640 ) N
 ;
- U990 INV_X1 + PLACED ( 53960 76440 ) N
 ;
- U991 NOR2_X1 + PLACED ( 50920 79240 ) FS
 ;
- U992 NOR2_X1 + PLACED ( 56620 84840 ) S
 ;
- U993 INV_X1 + PLACED ( 57380 79240 ) S
 ;
- U994 NAND2_X1 + PLACED ( 45220 82040 ) FN
 ;
- U995 NOR2_X1 + PLACED ( 44840 73640 ) S
 ;
- U996 AND2_X1 + PLACED ( 48260 82040 ) FN
 ;
- U997 NOR2_X1 + PLACED ( 46740 82040 ) FN
 ;
- U998 NAND2_X1 + PLACED ( 62320 42840 ) FN
 ;
- U999 NAND2_X1 + PLACED ( 61180 42840 ) FN
 ;
- U1000 NAND2_X1 + PLACED ( 58520 42840 ) FN
 ;
- U1001 INV_X1 + PLACED ( 57760 42840 ) N
 ;
- U1002 NOR2_X1 + PLACED ( 56240 42840 ) N
 ;
- U1003 NAND2_X1 + PLACED ( 47500 56840 ) FS
 ;
- U1004 NAND2_X1 + PLACED ( 76380 42840 ) FN
 ;
- U1005 NAND2_X1 + PLACED ( 77900 42840 ) N
 ;
- U1006 NAND2_X1 + PLACED ( 82080 51240 ) FS
 ;
- U1007 NAND2_X1 + PLACED ( 73720 45640 ) S
 ;
- U1008 INV_X1 + PLACED ( 76760 45640 ) S
 ;
- U1009 NAND2_X1 + PLACED ( 73720 51240 ) S
 ;
- U1010 NAND2_X1 + PLACED ( 73720 54040 ) N
 ;
- U1011 NAND2_X1 + PLACED ( 75240 54040 ) N
 ;
- U1012 NAND2_X1 + PLACED ( 75240 51240 ) S
 ;
- U1013 NAND2_X1 + PLACED ( 74860 48440 ) FN
 ;
- U1014 NAND2_X1 + PLACED ( 76760 54040 ) N
 ;
- U1015 NOR2_X1 + PLACED ( 68400 51240 ) S
 ;
- U1016 NOR2_X1 + PLACED ( 71060 42840 ) FN
 ;
- U1017 NAND2_X1 + PLACED ( 72580 42840 ) N
 ;
- U1018 NAND2_X1 + PLACED ( 76760 48440 ) N
 ;
- U1019 NAND2_X1 + PLACED ( 70300 45640 ) S
 ;
- U1020 INV_X1 + PLACED ( 76000 48440 ) FN
 ;
- U1021 NOR2_X1 + PLACED ( 75240 45640 ) S
 ;
- U1022 NAND2_X1 + PLACED ( 79040 48440 ) N
 ;
- U1023 NAND2_X1 + PLACED ( 79040 51240 ) S
 ;
- U1024 NOR2_X1 + PLACED ( 68400 48440 ) FN
 ;
- U1025 NAND2_X1 + PLACED ( 70300 48440 ) N
 ;
- U1026 NAND2_X1 + PLACED ( 71820 51240 ) FS
 ;
- U1027 NOR2_X1 + PLACED ( 70300 51240 ) S
 ;
- U1028 NAND2_X1 + PLACED ( 71820 48440 ) N
 ;
- U1029 NAND2_X1 + PLACED ( 73720 48440 ) N
 ;
- U1030 INV_X1 + PLACED ( 76760 51240 ) FS
 ;
- U1031 NOR2_X1 + PLACED ( 80560 51240 ) S
 ;
- U1032 NAND2_X1 + PLACED ( 46360 56840 ) FS
 ;
- U1033 NAND2_X1 + PLACED ( 69920 56840 ) FS
 ;
- U1034 NAND2_X1 + PLACED ( 73340 56840 ) FS
 ;
- U1035 INV_X1 + PLACED ( 77900 51240 ) FS
 ;
- U1036 INV_X1 + PLACED ( 69160 54040 ) FN
 ;
- U1037 NAND2_X1 + PLACED ( 69920 54040 ) N
 ;
- U1038 NAND2_X1 + PLACED ( 71440 54040 ) N
 ;
- U1039 INV_X1 + PLACED ( 72580 54040 ) FN
 ;
- U1040 NOR2_X1 + PLACED ( 77900 48440 ) N
 ;
- U1041 INV_X1 + PLACED ( 75240 42840 ) N
 ;
- U1042 AND2_X1 + PLACED ( 74860 56840 ) FS
 ;
- U1043 NAND2_X1 + PLACED ( 78660 54040 ) N
 ;
- U1044 NOR2_X1 + PLACED ( 80560 54040 ) N
 ;
- U1045 XOR2_X1 + PLACED ( 80180 48440 ) FN
 ;
- U1046 INV_X1 + PLACED ( 83980 51240 ) FS
 ;
- U1047 XOR2_X1 + PLACED ( 83220 48440 ) FN
 ;
- U1048 NAND2_X1 + PLACED ( 83600 45640 ) S
 ;
- U1049 NOR2_X1 + PLACED ( 77900 45640 ) FS
 ;
- U1050 NOR2_X1 + PLACED ( 79040 45640 ) S
 ;
- U1051 NAND2_X1 + PLACED ( 79040 42840 ) N
 ;
- U1052 NAND2_X1 + PLACED ( 80560 42840 ) N
 ;
- U1053 NAND2_X1 + PLACED ( 82080 45640 ) FS
 ;
- U1054 NOR2_X1 + PLACED ( 87020 45640 ) S
 ;
- U1055 AND2_X1 + PLACED ( 80180 45640 ) FS
 ;
- U1056 OR2_X1 + PLACED ( 82080 42840 ) N
 ;
- U1057 INV_X1 + PLACED ( 85120 40040 ) S
 ;
- U1058 NAND2_X1 + PLACED ( 46740 42840 ) N
 ;
- U1059 NAND2_X1 + PLACED ( 48260 42840 ) N
 ;
- U1060 NAND2_X1 + PLACED ( 48260 45640 ) FS
 ;
- U1061 NAND2_X1 + PLACED ( 49780 45640 ) FS
 ;
- U1062 NAND2_X1 + PLACED ( 51300 45640 ) FS
 ;
- U1063 NAND2_X1 + PLACED ( 52440 45640 ) FS
 ;
- U1064 INV_X1 + PLACED ( 54720 45640 ) S
 ;
- U1065 NAND2_X1 + PLACED ( 46740 45640 ) FS
 ;
- U1066 AND2_X1 + PLACED ( 43320 48440 ) N
 ;
- U1067 NOR2_X1 + PLACED ( 49400 40040 ) S
 ;
- U1068 NAND2_X1 + PLACED ( 50920 40040 ) FS
 ;
- U1069 AND2_X1 + PLACED ( 43320 42840 ) N
 ;
- U1070 NAND2_X1 + PLACED ( 52060 40040 ) FS
 ;
- U1071 NOR2_X1 + PLACED ( 52060 42840 ) N
 ;
- U1072 NOR2_X1 + PLACED ( 45220 45640 ) FS
 ;
- U1073 NOR2_X1 + PLACED ( 46740 54040 ) N
 ;
- U1074 AND2_X1 + PLACED ( 46740 51240 ) FS
 ;
- U1075 NAND2_X1 + PLACED ( 50920 48440 ) N
 ;
- U1076 NAND2_X1 + PLACED ( 52060 48440 ) N
 ;
- U1077 NOR2_X1 + PLACED ( 50920 51240 ) FS
 ;
- U1078 NAND2_X1 + PLACED ( 42940 54040 ) N
 ;
- U1079 NAND2_X1 + PLACED ( 43320 51240 ) FS
 ;
- U1080 NAND2_X1 + PLACED ( 44840 51240 ) FS
 ;
- U1081 INV_X1 + PLACED ( 52440 51240 ) S
 ;
- U1082 NOR2_X1 + PLACED ( 45220 48440 ) FN
 ;
- U1083 AND2_X1 + PLACED ( 46360 48440 ) N
 ;
- U1084 NAND2_X1 + PLACED ( 45220 42840 ) FN
 ;
- U1085 NAND2_X1 + PLACED ( 45220 40040 ) FS
 ;
- U1086 NAND2_X1 + PLACED ( 49400 42840 ) N
 ;
- U1087 NAND2_X1 + PLACED ( 50920 42840 ) N
 ;
- U1088 NOR2_X1 + PLACED ( 50920 54040 ) N
 ;
- U1089 NOR2_X1 + PLACED ( 48260 48440 ) FN
 ;
- U1090 INV_X1 + PLACED ( 48640 51240 ) S
 ;
- U1091 AND2_X1 + PLACED ( 47880 54040 ) N
 ;
- U1092 NAND2_X1 + PLACED ( 49400 54040 ) N
 ;
- U1093 NOR2_X1 + PLACED ( 49400 51240 ) S
 ;
- U1094 NAND2_X1 + PLACED ( 52060 54040 ) N
 ;
- U1095 NAND2_X1 + PLACED ( 53580 54040 ) N
 ;
- U1096 NAND2_X1 + PLACED ( 55100 54040 ) N
 ;
- U1097 XOR2_X1 + PLACED ( 56620 51240 ) FS
 ;
- U1098 XOR2_X1 + PLACED ( 56620 48440 ) FN
 ;
- U1099 NOR2_X1 + PLACED ( 59660 48440 ) FN
 ;
- U1100 INV_X1 + PLACED ( 60040 51240 ) FS
 ;
- U1101 NOR2_X1 + PLACED ( 55480 56840 ) S
 ;
- U1102 NAND2_X1 + PLACED ( 53580 51240 ) FS
 ;
- U1103 NOR2_X1 + PLACED ( 53580 42840 ) N
 ;
- U1104 NOR2_X1 + PLACED ( 53580 48440 ) N
 ;
- U1105 XOR2_X1 + PLACED ( 52440 56840 ) S
 ;
- U1106 NOR2_X1 + PLACED ( 55100 42840 ) FN
 ;
- U1107 INV_X1 + PLACED ( 55100 51240 ) FS
 ;
- U1108 NAND2_X1 + PLACED ( 49400 48440 ) N
 ;
- U1109 AND2_X1 + PLACED ( 63460 48440 ) N
 ;
- U1110 NAND2_X1 + PLACED ( 63080 51240 ) S
 ;
- U1111 NAND2_X1 + PLACED ( 55100 48440 ) N
 ;
- U1112 NAND2_X1 + PLACED ( 64600 51240 ) FS
 ;
- U1113 NAND2_X1 + PLACED ( 63080 54040 ) FN
 ;
- U1114 NAND2_X1 + PLACED ( 61560 54040 ) FN
 ;
- U1115 INV_X1 + PLACED ( 51680 56840 ) FS
 ;
- U1116 XOR2_X1 + PLACED ( 60800 48440 ) N
 ;
- U1117 NAND2_X1 + PLACED ( 56620 54040 ) FN
 ;
- U1118 NAND2_X1 + PLACED ( 57000 56840 ) FS
 ;
- U1119 XOR2_X1 + PLACED ( 60040 45640 ) FS
 ;
- U1120 INV_X1 + PLACED ( 58520 56840 ) FS
 ;
- U1121 NAND2_X1 + PLACED ( 58140 54040 ) N
 ;
- U1122 NAND2_X1 + PLACED ( 61560 51240 ) FS
 ;
- U1123 NOR2_X1 + PLACED ( 60040 54040 ) FN
 ;
- U1124 INV_X1 + PLACED ( 59660 56840 ) FS
 ;
- U1125 INV_X1 + PLACED ( 58520 59640 ) N
 ;
- U1126 NOR2_X1 + PLACED ( 65740 51240 ) FS
 ;
- U1127 INV_X1 + PLACED ( 67260 51240 ) S
 ;
- U1128 INV_X1 + PLACED ( 66880 54040 ) N
 ;
- U1129 AND2_X1 + PLACED ( 63080 56840 ) FS
 ;
- U1130 NOR2_X1 + PLACED ( 64600 54040 ) FN
 ;
- U1131 NOR2_X1 + PLACED ( 65740 54040 ) FN
 ;
- U1132 NAND2_X1 + PLACED ( 45600 54040 ) N
 ;
- U1133 NOR2_X1 + PLACED ( 53200 65240 ) FN
 ;
- U1134 NOR2_X1 + PLACED ( 48640 56840 ) FS
 ;
- U1135 NOR2_X1 + PLACED ( 48260 59640 ) N
 ;
- U1136 NOR2_X1 + PLACED ( 49400 59640 ) FN
 ;
- U1137 NOR2_X1 + PLACED ( 55100 59640 ) FN
 ;
- U1138 INV_X1 + PLACED ( 54340 65240 ) N
 ;
- U1139 NOR2_X1 + PLACED ( 55100 65240 ) N
 ;
- U1140 NOR2_X1 + PLACED ( 47880 65240 ) FN
 ;
- U1141 NOR2_X1 + PLACED ( 49400 65240 ) FN
 ;
- U1142 INV_X1 + PLACED ( 49780 68040 ) FS
 ;
- U1143 INV_X1 + PLACED ( 49400 62440 ) S
 ;
- U1144 NAND2_X1 + PLACED ( 50160 62440 ) S
 ;
- U1145 NOR2_X1 + PLACED ( 51300 62440 ) FS
 ;
- U1146 NAND2_X1 + PLACED ( 52440 62440 ) S
 ;
- U1147 NOR2_X1 + PLACED ( 52060 70840 ) N
 ;
- U1148 NAND2_X1 + PLACED ( 49400 76440 ) FN
 ;
- U1149 INV_X1 + PLACED ( 53580 68040 ) FS
 ;
- U1150 NOR2_X1 + PLACED ( 48260 76440 ) N
 ;
- U1151 INV_X1 + PLACED ( 48260 73640 ) S
 ;
- U1152 NOR2_X1 + PLACED ( 48260 70840 ) FN
 ;
- U1153 INV_X1 + PLACED ( 47120 70840 ) N
 ;
- U1154 INV_X1 + PLACED ( 45220 84840 ) FS
 ;
- U1155 INV_X1 + PLACED ( 48260 79240 ) FS
 ;
- U1156 AND2_X1 + PLACED ( 53200 59640 ) N
 ;
- U1157 INV_X1 + PLACED ( 58520 62440 ) FS
 ;
- U1158 NOR2_X1 + PLACED ( 56620 59640 ) FN
 ;
- U1159 INV_X1 + PLACED ( 83600 56840 ) FS
 ;
- U1160 INV_X1 + PLACED ( 55100 62440 ) FS
 ;
- U1161 NAND2_X1 + PLACED ( 83980 42840 ) N
 ;
- U1162 INV_X1 + PLACED ( 82460 40040 ) S
 ;
- U1163 NAND2_X1 + PLACED ( 85500 42840 ) N
 ;
- U1164 NAND2_X1 + PLACED ( 85120 45640 ) S
 ;
- U1165 INV_X1 + PLACED ( 93100 48440 ) FN
 ;
- U1166 INV_X1 + PLACED ( 84740 54040 ) FN
 ;
- U1167 NAND2_X1 + PLACED ( 45220 59640 ) N
 ;
- U1168 INV_X1 + PLACED ( 44460 59640 ) N
 ;
END COMPONENTS

PINS 95 ;
- start + NET start + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 61740 ) E ;
- num_reg_4_ + NET num_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 83790 0 ) N ;
- num_reg_3_ + NET num_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 86450 0 ) N ;
- num_reg_2_ + NET num_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 48580 ) W ;
- num_reg_1_ + NET num_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 53900 ) W ;
- num_reg_0_ + NET num_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 55580 ) W ;
- mar_reg_4_ + NET mar_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 47310 130440 ) S ;
- mar_reg_3_ + NET mar_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 81340 ) E ;
- mar_reg_2_ + NET mar_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 83300 ) E ;
- mar_reg_1_ + NET mar_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 77420 ) E ;
- mar_reg_0_ + NET mar_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 82460 ) E ;
- temp_reg_8_ + NET temp_reg_8_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 75180 ) W ;
- temp_reg_7_ + NET temp_reg_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 83790 130440 ) S ;
- temp_reg_6_ + NET temp_reg_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 86940 ) W ;
- temp_reg_5_ + NET temp_reg_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 79660 ) W ;
- temp_reg_4_ + NET temp_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 69580 ) W ;
- temp_reg_3_ + NET temp_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 71260 ) W ;
- temp_reg_2_ + NET temp_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 72390 0 ) N ;
- temp_reg_1_ + NET temp_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 58100 ) W ;
- temp_reg_0_ + NET temp_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 63980 ) W ;
- max_reg_8_ + NET max_reg_8_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 60620 ) E ;
- max_reg_7_ + NET max_reg_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 74670 130440 ) S ;
- max_reg_6_ + NET max_reg_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 73530 130440 ) S ;
- max_reg_5_ + NET max_reg_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 76190 130440 ) S ;
- max_reg_4_ + NET max_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 68970 130440 ) S ;
- max_reg_3_ + NET max_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 65170 0 ) N ;
- max_reg_2_ + NET max_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 62510 0 ) N ;
- max_reg_1_ + NET max_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 60060 ) E ;
- max_reg_0_ + NET max_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 54150 0 ) N ;
- en_disp_reg + NET en_disp_reg + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 62300 ) E ;
- res_disp_reg + NET res_disp_reg + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 61180 ) E ;
- flag_reg + NET flag_reg + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 64540 ) W ;
- stato_reg_0_ + NET stato_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 64820 ) E ;
- stato_reg_1_ + NET stato_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 69020 ) W ;
- stato_reg_2_ + NET stato_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 69020 ) E ;
- u646 + NET u646 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 54740 ) E ;
- u589 + NET u589 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 47740 ) E ;
- u590 + NET u590 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 40850 0 ) N ;
- u661 + NET u661 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 58940 ) E ;
- u662 + NET u662 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 60990 0 ) N ;
- u663 + NET u663 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 53390 0 ) N ;
- u664 + NET u664 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 41990 0 ) N ;
- u665 + NET u665 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 65930 0 ) N ;
- u666 + NET u666 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 59850 0 ) N ;
- u667 + NET u667 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 66690 0 ) N ;
- u647 + NET u647 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 55300 ) E ;
- u648 + NET u648 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 48300 ) E ;
- u649 + NET u649 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 59090 0 ) N ;
- u650 + NET u650 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 43540 ) E ;
- u651 + NET u651 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 43130 0 ) N ;
- u652 + NET u652 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 49140 ) E ;
- u653 + NET u653 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 49210 0 ) N ;
- u792 + NET u792 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 53340 ) E ;
- u591 + NET u591 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 67450 0 ) N ;
- u654 + NET u654 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 59500 ) E ;
- u655 + NET u655 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 64410 0 ) N ;
- u656 + NET u656 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 77710 0 ) N ;
- u657 + NET u657 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 70490 0 ) N ;
- u658 + NET u658 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 68970 0 ) N ;
- u659 + NET u659 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 68210 0 ) N ;
- u660 + NET u660 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 81890 0 ) N ;
- u680 + NET u680 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 90630 0 ) N ;
- u679 + NET u679 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 91390 0 ) N ;
- u678 + NET u678 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 58940 ) W ;
- u677 + NET u677 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 59500 ) W ;
- u676 + NET u676 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 60340 ) W ;
- u675 + NET u675 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 45790 130440 ) S ;
- u674 + NET u674 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 86940 ) E ;
- u673 + NET u673 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 81900 ) E ;
- u672 + NET u672 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 70140 ) E ;
- u671 + NET u671 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 65940 ) E ;
- u727 + NET u727 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 75740 ) W ;
- u728 + NET u728 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 88340 ) W ;
- u729 + NET u729 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 80370 130440 ) S ;
- u730 + NET u730 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 71820 ) W ;
- u731 + NET u731 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 65940 ) W ;
- u732 + NET u732 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 76300 ) W ;
- u733 + NET u733 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 69730 0 ) N ;
- u734 + NET u734 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 54740 ) W ;
- u735 + NET u735 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 66500 ) W ;
- u736 + NET u736 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 70700 ) E ;
- u737 + NET u737 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 69730 130440 ) S ;
- u738 + NET u738 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 75430 130440 ) S ;
- u739 + NET u739 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 76950 130440 ) S ;
- u740 + NET u740 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 81340 ) W ;
- u741 + NET u741 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 63650 0 ) N ;
- u742 + NET u742 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 71250 0 ) N ;
- u743 + NET u743 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 61750 0 ) N ;
- u744 + NET u744 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 58330 0 ) N ;
- u670 + NET u670 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 64260 ) E ;
- u669 + NET u669 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 65380 ) E ;
- u668 + NET u668 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 133914 65100 ) W ;
- u645 + NET u645 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 58380 ) E ;
- u644 + NET u644 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 66500 ) E ;
- u643 + NET u643 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 62860 ) E ;
END PINS

SPECIALNETS 2 ;
- GND
  + USE GROUND
 ;
- VCC
  + USE POWER
 ;
END SPECIALNETS

END DESIGN
