Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
<<<<<<< HEAD
| Date             : Sun Jan 12 20:07:11 2025
=======
| Date             : Sun Feb  9 21:54:45 2025
>>>>>>> master
| Host             : ArchDesktop running 64-bit Arch Linux
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
<<<<<<< HEAD
| Total On-Chip Power (W)  | 0.187        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.115        |
=======
| Total On-Chip Power (W)  | 0.188        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.116        |
>>>>>>> master
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        5 |       --- |             --- |
<<<<<<< HEAD
| Slice Logic    |     0.002 |    11616 |       --- |             --- |
|   LUT as Logic |     0.002 |     6452 |     20800 |           31.02 |
|   CARRY4       |    <0.001 |     1075 |      8150 |           13.19 |
|   F7/F8 Muxes  |    <0.001 |      417 |     32600 |            1.28 |
|   Register     |    <0.001 |     1769 |     41600 |            4.25 |
|   Others       |     0.000 |       13 |       --- |             --- |
| Signals        |     0.003 |     9485 |       --- |             --- |
| Block RAM      |     0.001 |        1 |        50 |            2.00 |
| MMCM           |     0.106 |        1 |         5 |           20.00 |
| I/O            |    <0.001 |       18 |       106 |           16.98 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.187 |          |           |                 |
=======
| Slice Logic    |     0.003 |    11579 |       --- |             --- |
|   LUT as Logic |     0.002 |     6508 |     20800 |           31.29 |
|   CARRY4       |    <0.001 |     1091 |      8150 |           13.39 |
|   Register     |    <0.001 |     1697 |     41600 |            4.08 |
|   F7/F8 Muxes  |    <0.001 |      368 |     32600 |            1.13 |
|   Others       |     0.000 |       15 |       --- |             --- |
| Signals        |     0.004 |     9495 |       --- |             --- |
| Block RAM      |     0.001 |        1 |        50 |            2.00 |
| MMCM           |     0.106 |        1 |         5 |           20.00 |
| I/O            |    <0.001 |       20 |       106 |           18.87 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.188 |          |           |                 |
>>>>>>> master
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
<<<<<<< HEAD
| Vccint    |       1.000 |     0.019 |       0.009 |      0.010 |       NA    | Unspecified | NA         |
=======
| Vccint    |       1.000 |     0.020 |       0.010 |      0.010 |       NA    | Unspecified | NA         |
>>>>>>> master
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+----------------------------+-----------------+
| Clock       | Domain                     | Constraint (ns) |
+-------------+----------------------------+-----------------+
| clkfb       | ClockGenerator/clkfb       |            10.0 |
| internalClk | ClockGenerator/internalClk |            20.0 |
| sys_clk_pin | externalClk                |            10.0 |
+-------------+----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
<<<<<<< HEAD
| top                      |     0.115 |
|   CPU_Core_inst          |     0.005 |
|     CU                   |     0.004 |
|     RegisterFile_inst    |     0.001 |
|   ClockGenerator         |     0.106 |
|   memoryMapping_inst     |     0.003 |
=======
| top                      |     0.116 |
|   CPU_Core_inst          |     0.006 |
|     CU                   |     0.004 |
|     RegisterFile_inst    |     0.001 |
|   ClockGenerator         |     0.106 |
|   memoryMapping_inst     |     0.002 |
>>>>>>> master
|     serialInterface_inst |     0.001 |
|   ram_inst               |     0.001 |
+--------------------------+-----------+


