<profile>

<section name = "Vitis HLS Report for 'bicg'" level="0">
<item name = "Date">Mon Dec  2 12:52:43 2024
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.114 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">21976, 21976, 0.220 ms, 0.220 ms, 21977, 21977, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_bicg_Pipeline_lp1_lp2_fu_245">bicg_Pipeline_lp1_lp2, 1033, 1033, 10.330 us, 10.330 us, 1033, 1033, no</column>
<column name="grp_bicg_Pipeline_lprd_2_fu_256">bicg_Pipeline_lprd_2, 66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
<column name="grp_bicg_Pipeline_lp3_lp4_fu_266">bicg_Pipeline_lp3_lp4, 16391, 16391, 0.164 ms, 0.164 ms, 16391, 16391, no</column>
<column name="grp_bicg_Pipeline_lpwr_fu_275">bicg_Pipeline_lpwr, 66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- lprd_1">4480, 4480, 70, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 29, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 20, 2665, 2287, -</column>
<column name="Memory">14, -, 256, 32, 0</column>
<column name="Multiplexer">-, -, -, 802, -</column>
<column name="Register">-, -, 65, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_bicg_Pipeline_lp1_lp2_fu_245">bicg_Pipeline_lp1_lp2, 0, 15, 1735, 1365, 0</column>
<column name="grp_bicg_Pipeline_lp3_lp4_fu_266">bicg_Pipeline_lp3_lp4, 0, 0, 547, 378, 0</column>
<column name="grp_bicg_Pipeline_lprd_2_fu_256">bicg_Pipeline_lprd_2, 0, 0, 16, 86, 0</column>
<column name="grp_bicg_Pipeline_lpwr_fu_275">bicg_Pipeline_lpwr, 0, 0, 12, 109, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U39">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U40">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_A_U">buff_A_RAM_AUTO_1R1W, 4, 0, 0, 0, 2048, 32, 1, 65536</column>
<column name="buff_A_1_U">buff_A_RAM_AUTO_1R1W, 4, 0, 0, 0, 2048, 32, 1, 65536</column>
<column name="buff_p_U">buff_p_RAM_AUTO_1R1W, 2, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="buff_p_1_U">buff_p_RAM_AUTO_1R1W, 2, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="buff_r_U">buff_r_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="buff_q_out_U">buff_r_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="buff_s_out_U">buff_s_out_RAM_AUTO_1R1W, 0, 64, 8, 0, 16, 32, 1, 512</column>
<column name="buff_s_out_1_U">buff_s_out_RAM_AUTO_1R1W, 0, 64, 8, 0, 16, 32, 1, 512</column>
<column name="buff_s_out_2_U">buff_s_out_RAM_AUTO_1R1W, 0, 64, 8, 0, 16, 32, 1, 512</column>
<column name="buff_s_out_3_U">buff_s_out_RAM_AUTO_1R1W, 0, 64, 8, 0, 16, 32, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_fu_306_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln13_fu_300_p2">icmp, 0, 0, 15, 7, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="buff_A_1_address0">20, 4, 11, 44</column>
<column name="buff_A_1_address1">14, 3, 11, 33</column>
<column name="buff_A_1_ce0">20, 4, 1, 4</column>
<column name="buff_A_1_ce1">14, 3, 1, 3</column>
<column name="buff_A_1_we0">9, 2, 1, 2</column>
<column name="buff_A_address0">20, 4, 11, 44</column>
<column name="buff_A_address1">14, 3, 11, 33</column>
<column name="buff_A_ce0">20, 4, 1, 4</column>
<column name="buff_A_ce1">14, 3, 1, 3</column>
<column name="buff_A_we0">9, 2, 1, 2</column>
<column name="buff_p_1_address0">14, 3, 5, 15</column>
<column name="buff_p_1_ce0">14, 3, 1, 3</column>
<column name="buff_p_1_ce1">9, 2, 1, 2</column>
<column name="buff_p_address0">14, 3, 5, 15</column>
<column name="buff_p_ce0">14, 3, 1, 3</column>
<column name="buff_p_ce1">9, 2, 1, 2</column>
<column name="buff_q_out_address0">20, 4, 6, 24</column>
<column name="buff_q_out_ce0">20, 4, 1, 4</column>
<column name="buff_q_out_d0">14, 3, 32, 96</column>
<column name="buff_q_out_we0">14, 3, 1, 3</column>
<column name="buff_r_address0">14, 3, 6, 18</column>
<column name="buff_r_ce0">14, 3, 1, 3</column>
<column name="buff_s_out_1_address0">20, 4, 4, 16</column>
<column name="buff_s_out_1_ce0">20, 4, 1, 4</column>
<column name="buff_s_out_1_ce1">9, 2, 1, 2</column>
<column name="buff_s_out_1_d0">14, 3, 32, 96</column>
<column name="buff_s_out_1_we0">14, 3, 1, 3</column>
<column name="buff_s_out_2_address0">20, 4, 4, 16</column>
<column name="buff_s_out_2_ce0">20, 4, 1, 4</column>
<column name="buff_s_out_2_ce1">9, 2, 1, 2</column>
<column name="buff_s_out_2_d0">14, 3, 32, 96</column>
<column name="buff_s_out_2_we0">14, 3, 1, 3</column>
<column name="buff_s_out_3_address0">20, 4, 4, 16</column>
<column name="buff_s_out_3_ce0">20, 4, 1, 4</column>
<column name="buff_s_out_3_ce1">9, 2, 1, 2</column>
<column name="buff_s_out_3_d0">14, 3, 32, 96</column>
<column name="buff_s_out_3_we0">14, 3, 1, 3</column>
<column name="buff_s_out_address0">20, 4, 4, 16</column>
<column name="buff_s_out_ce0">20, 4, 1, 4</column>
<column name="buff_s_out_ce1">9, 2, 1, 2</column>
<column name="buff_s_out_d0">14, 3, 32, 96</column>
<column name="buff_s_out_we0">14, 3, 1, 3</column>
<column name="grp_fu_450_ce">14, 3, 1, 3</column>
<column name="grp_fu_450_p0">14, 3, 32, 96</column>
<column name="grp_fu_450_p1">14, 3, 32, 96</column>
<column name="grp_fu_454_ce">14, 3, 1, 3</column>
<column name="grp_fu_454_p0">14, 3, 32, 96</column>
<column name="grp_fu_454_p1">14, 3, 32, 96</column>
<column name="i_fu_78">9, 2, 7, 14</column>
<column name="q_out_write">9, 2, 1, 2</column>
<column name="s_out_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln13_reg_396">7, 0, 7, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="buff_s_out_1_addr_reg_435">4, 0, 4, 0</column>
<column name="buff_s_out_2_addr_reg_440">4, 0, 4, 0</column>
<column name="buff_s_out_3_addr_reg_445">4, 0, 4, 0</column>
<column name="buff_s_out_addr_reg_430">4, 0, 4, 0</column>
<column name="grp_bicg_Pipeline_lp1_lp2_fu_245_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_bicg_Pipeline_lp3_lp4_fu_266_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_bicg_Pipeline_lprd_2_fu_256_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_bicg_Pipeline_lpwr_fu_275_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_78">7, 0, 7, 0</column>
<column name="tmp_1_reg_413">6, 0, 12, 6</column>
<column name="trunc_ln13_2_reg_421">2, 0, 2, 0</column>
<column name="trunc_ln13_reg_387">6, 0, 6, 0</column>
<column name="zext_ln13_reg_401">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bicg, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bicg, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bicg, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bicg, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bicg, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bicg, return value</column>
<column name="A_address0">out, 12, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="p_address0">out, 6, ap_memory, p, array</column>
<column name="p_ce0">out, 1, ap_memory, p, array</column>
<column name="p_q0">in, 32, ap_memory, p, array</column>
<column name="r_address0">out, 6, ap_memory, r, array</column>
<column name="r_ce0">out, 1, ap_memory, r, array</column>
<column name="r_q0">in, 32, ap_memory, r, array</column>
<column name="s_out_din">out, 32, ap_fifo, s_out, pointer</column>
<column name="s_out_full_n">in, 1, ap_fifo, s_out, pointer</column>
<column name="s_out_write">out, 1, ap_fifo, s_out, pointer</column>
<column name="q_out_din">out, 32, ap_fifo, q_out, pointer</column>
<column name="q_out_full_n">in, 1, ap_fifo, q_out, pointer</column>
<column name="q_out_write">out, 1, ap_fifo, q_out, pointer</column>
</table>
</item>
</section>
</profile>
