                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.9.0 #11195 (FreeBSD)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim1_OC4Init
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _TIM1_OC4Init
                                     12 ;--------------------------------------------------------
                                     13 ; ram data
                                     14 ;--------------------------------------------------------
                                     15 	.area DATA
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area INITIALIZED
                                     20 ;--------------------------------------------------------
                                     21 ; absolute external ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area DABS (ABS)
                                     24 
                                     25 ; default segment ordering for linker
                                     26 	.area HOME
                                     27 	.area GSINIT
                                     28 	.area GSFINAL
                                     29 	.area CONST
                                     30 	.area INITIALIZER
                                     31 	.area CODE
                                     32 
                                     33 ;--------------------------------------------------------
                                     34 ; global & static initialisations
                                     35 ;--------------------------------------------------------
                                     36 	.area HOME
                                     37 	.area GSINIT
                                     38 	.area GSFINAL
                                     39 	.area GSINIT
                                     40 ;--------------------------------------------------------
                                     41 ; Home
                                     42 ;--------------------------------------------------------
                                     43 	.area HOME
                                     44 	.area HOME
                                     45 ;--------------------------------------------------------
                                     46 ; code
                                     47 ;--------------------------------------------------------
                                     48 	.area CODE
                                     49 ;	./src/stm8s_tim1_OC4Init.c: 55: void TIM1_OC4Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                     50 ;	-----------------------------------------
                                     51 ;	 function TIM1_OC4Init
                                     52 ;	-----------------------------------------
      000000                         53 _TIM1_OC4Init:
      000000 89               [ 2]   54 	pushw	x
                                     55 ;	./src/stm8s_tim1_OC4Init.c: 68: TIM1->CCER2 &= (uint8_t)(~(TIM1_CCER2_CC4E | TIM1_CCER2_CC4P));
      000001 C6 52 5D         [ 1]   56 	ld	a, 0x525d
      000004 A4 CF            [ 1]   57 	and	a, #0xcf
      000006 C7 52 5D         [ 1]   58 	ld	0x525d, a
                                     59 ;	./src/stm8s_tim1_OC4Init.c: 70: TIM1->CCER2 |= (uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER2_CC4E ) |  
      000009 C6 52 5D         [ 1]   60 	ld	a, 0x525d
      00000C 6B 01            [ 1]   61 	ld	(0x01, sp), a
      00000E 7B 06            [ 1]   62 	ld	a, (0x06, sp)
      000010 A4 10            [ 1]   63 	and	a, #0x10
      000012 6B 02            [ 1]   64 	ld	(0x02, sp), a
                                     65 ;	./src/stm8s_tim1_OC4Init.c: 71: (uint8_t)(TIM1_OCPolarity  & TIM1_CCER2_CC4P ));
      000014 7B 09            [ 1]   66 	ld	a, (0x09, sp)
      000016 A4 20            [ 1]   67 	and	a, #0x20
      000018 1A 02            [ 1]   68 	or	a, (0x02, sp)
      00001A 1A 01            [ 1]   69 	or	a, (0x01, sp)
      00001C C7 52 5D         [ 1]   70 	ld	0x525d, a
                                     71 ;	./src/stm8s_tim1_OC4Init.c: 74: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) | 
      00001F C6 52 5B         [ 1]   72 	ld	a, 0x525b
      000022 A4 8F            [ 1]   73 	and	a, #0x8f
      000024 1A 05            [ 1]   74 	or	a, (0x05, sp)
      000026 C7 52 5B         [ 1]   75 	ld	0x525b, a
                                     76 ;	./src/stm8s_tim1_OC4Init.c: 80: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
      000029 C6 52 6F         [ 1]   77 	ld	a, 0x526f
                                     78 ;	./src/stm8s_tim1_OC4Init.c: 78: if (TIM1_OCIdleState != TIM1_OCIDLESTATE_RESET)
      00002C 0D 0A            [ 1]   79 	tnz	(0x0a, sp)
      00002E 27 07            [ 1]   80 	jreq	00102$
                                     81 ;	./src/stm8s_tim1_OC4Init.c: 80: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
      000030 AA DF            [ 1]   82 	or	a, #0xdf
      000032 C7 52 6F         [ 1]   83 	ld	0x526f, a
      000035 20 05            [ 2]   84 	jra	00103$
      000037                         85 00102$:
                                     86 ;	./src/stm8s_tim1_OC4Init.c: 84: TIM1->OISR &= (uint8_t)(~TIM1_OISR_OIS4);
      000037 A4 BF            [ 1]   87 	and	a, #0xbf
      000039 C7 52 6F         [ 1]   88 	ld	0x526f, a
      00003C                         89 00103$:
                                     90 ;	./src/stm8s_tim1_OC4Init.c: 88: TIM1->CCR4H = (uint8_t)(TIM1_Pulse >> 8);
      00003C 7B 07            [ 1]   91 	ld	a, (0x07, sp)
      00003E 6B 02            [ 1]   92 	ld	(0x02, sp), a
      000040 0F 01            [ 1]   93 	clr	(0x01, sp)
      000042 7B 02            [ 1]   94 	ld	a, (0x02, sp)
      000044 C7 52 6B         [ 1]   95 	ld	0x526b, a
                                     96 ;	./src/stm8s_tim1_OC4Init.c: 89: TIM1->CCR4L = (uint8_t)(TIM1_Pulse);
      000047 7B 08            [ 1]   97 	ld	a, (0x08, sp)
      000049 C7 52 6C         [ 1]   98 	ld	0x526c, a
                                     99 ;	./src/stm8s_tim1_OC4Init.c: 90: }
      00004C 85               [ 2]  100 	popw	x
      00004D 81               [ 4]  101 	ret
                                    102 	.area CODE
                                    103 	.area CONST
                                    104 	.area INITIALIZER
                                    105 	.area CABS (ABS)
