Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2017/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 90606578657845bfb10e51bddf723cc5 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ROM_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ROM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ROM_tb_time_synth.sdf", for root module "ROM_tb/U0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ROM_tb_time_synth.sdf", for root module "ROM_tb/U0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.ROM_2
Compiling module xil_defaultlib.ROM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ROM_tb_time_synth
