#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Oct 14 20:18:44 2024
# Process ID: 13924
# Current directory: D:/EC605_Lab/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3448 D:\EC605_Lab\Lab3\Lab3.xpr
# Log file: D:/EC605_Lab/Lab3/vivado.log
# Journal file: D:/EC605_Lab/Lab3\vivado.jou
# Running On        :LAPTOP-3F3DSVGS
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 7 4800H with Radeon Graphics         
# CPU Frequency     :2895 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16556 MB
# Swap memory       :3489 MB
# Total Virtual     :20046 MB
# Available Virtual :10205 MB
#-----------------------------------------------------------
start_gui
open_project D:/EC605_Lab/Lab3/Lab3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/EC605_Lab/Lab3/Lab3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1665.238 ; gain = 393.496
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/EC605_Lab/Lab3/Lab3.srcs/sources_1/new/ClockDivider.v] -no_script -reset -force -quiet
remove_files  D:/EC605_Lab/Lab3/Lab3.srcs/sources_1/new/ClockDivider.v
file delete -force D:/EC605_Lab/Lab3/Lab3.srcs/sources_1/new/ClockDivider.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 14 20:22:29 2024] Launched synth_1...
Run output will be captured here: D:/EC605_Lab/Lab3/Lab3.runs/synth_1/runme.log
[Mon Oct 14 20:22:29 2024] Launched impl_1...
Run output will be captured here: D:/EC605_Lab/Lab3/Lab3.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2106.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.562 ; gain = 381.285
INFO: [Common 17-344] 'open_run' was cancelled
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 08 2024-19:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2124.352 ; gain = 17.789
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28219A
set_property PROGRAM.FILE {D:/EC605_Lab/Lab3/Lab3.runs/impl_1/Top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/EC605_Lab/Lab3/Lab3.runs/impl_1/Top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {D:/EC605_Lab/Lab3/Lab3.runs/impl_1/Top_module.bit} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/EC605_Lab/Lab3/Lab3.srcs/utils_1/imports/synth_1/Top_module.dcp with file D:/EC605_Lab/Lab3/Lab3.runs/synth_1/Top_module.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 14 20:27:31 2024] Launched synth_1...
Run output will be captured here: D:/EC605_Lab/Lab3/Lab3.runs/synth_1/runme.log
[Mon Oct 14 20:27:32 2024] Launched impl_1...
Run output will be captured here: D:/EC605_Lab/Lab3/Lab3.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/EC605_Lab/Lab3/Lab3.runs/impl_1/Top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_hw_manager
set_property top Convertor_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Convertor_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Convertor_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Convertor_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EC605_Lab/Lab3/Lab3.srcs/sources_1/new/Convertor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convertor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EC605_Lab/Lab3/Lab3.srcs/sim_1/new/Convertor_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convertor_testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Convertor_testbench_behav xil_defaultlib.Convertor_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Convertor_testbench_behav xil_defaultlib.Convertor_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Convertor
Compiling module xil_defaultlib.Convertor_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Convertor_testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Convertor_testbench_behav -key {Behavioral:sim_1:Functional:Convertor_testbench} -tclbatch {Convertor_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Convertor_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Convertor_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2244.969 ; gain = 42.434
set_property top StateMachine_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'StateMachine_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'StateMachine_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachine_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachine_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EC605_Lab/Lab3/Lab3.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EC605_Lab/Lab3/Lab3.srcs/sim_1/new/StateMachine_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachine_testbench_behav xil_defaultlib.StateMachine_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachine_testbench_behav xil_defaultlib.StateMachine_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.State_Machine
Compiling module xil_defaultlib.StateMachine_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachine_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachine_testbench_behav -key {Behavioral:sim_1:Functional:StateMachine_testbench} -tclbatch {StateMachine_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source StateMachine_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachine_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ClockDivider_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\State_Machine.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sources_1\new\Top_Module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\EC605_Lab\Lab3\Lab3.srcs\sim_1\new\Convertor_testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ClockDivider_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ClockDivider_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ClockDivider_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EC605_Lab/Lab3/Lab3.srcs/sources_1/new/ClockDivider2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EC605_Lab/Lab3/Lab3.srcs/sim_1/new/ClockDivider_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClockDivider_test_behav xil_defaultlib.ClockDivider_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClockDivider_test_behav xil_defaultlib.ClockDivider_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.ClockDivider_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot ClockDivider_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/EC605_Lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ClockDivider_test_behav -key {Behavioral:sim_1:Functional:ClockDivider_test} -tclbatch {ClockDivider_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ClockDivider_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
run: Time (s): cpu = 00:12:42 ; elapsed = 00:14:11 . Memory (MB): peak = 2344.633 ; gain = 0.000
xsim: Time (s): cpu = 00:12:42 ; elapsed = 00:14:15 . Memory (MB): peak = 2344.633 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ClockDivider_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:12:42 ; elapsed = 00:14:21 . Memory (MB): peak = 2344.633 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 17792 KB (Peak: 17792 KB), Simulation CPU Usage: 201280 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 21:16:44 2024...
