TimeQuest Timing Analyzer report for sdram_ov7670_vga
Wed Mar 25 13:55:30 2015
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 12. Slow 1200mV 85C Model Setup: 'CMOS_PCLK'
 13. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK'
 15. Slow 1200mV 85C Model Hold: 'CMOS_PCLK'
 16. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK'
 19. Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'
 20. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'CMOS_PCLK'
 23. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 0C Model Setup: 'CMOS_PCLK'
 46. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'CLOCK'
 48. Slow 1200mV 0C Model Hold: 'CMOS_PCLK'
 49. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 51. Slow 1200mV 0C Model Hold: 'CLOCK'
 52. Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'
 53. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Removal: 'CMOS_PCLK'
 56. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 57. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. Slow 1200mV 0C Model Metastability Report
 71. Fast 1200mV 0C Model Setup Summary
 72. Fast 1200mV 0C Model Hold Summary
 73. Fast 1200mV 0C Model Recovery Summary
 74. Fast 1200mV 0C Model Removal Summary
 75. Fast 1200mV 0C Model Minimum Pulse Width Summary
 76. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 77. Fast 1200mV 0C Model Setup: 'CMOS_PCLK'
 78. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 79. Fast 1200mV 0C Model Setup: 'CLOCK'
 80. Fast 1200mV 0C Model Hold: 'CMOS_PCLK'
 81. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 82. Fast 1200mV 0C Model Hold: 'CLOCK'
 83. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'
 85. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 86. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 87. Fast 1200mV 0C Model Removal: 'CMOS_PCLK'
 88. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 89. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Output Enable Times
 99. Minimum Output Enable Times
100. Output Disable Times
101. Minimum Output Disable Times
102. Fast 1200mV 0C Model Metastability Report
103. Multicorner Timing Analysis Summary
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Board Trace Model Assignments
109. Input Transition Times
110. Signal Integrity Metrics (Slow 1200mv 0c Model)
111. Signal Integrity Metrics (Slow 1200mv 85c Model)
112. Signal Integrity Metrics (Fast 1200mv 0c Model)
113. Setup Transfers
114. Hold Transfers
115. Recovery Transfers
116. Removal Transfers
117. Report TCCS
118. Report RSKM
119. Unconstrained Paths
120. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; sdram_ov7670_vga                                                 ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE6F17C8                                                      ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; CLOCK                                                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                         ; { CLOCK }                                                                 ;
; CMOS_PCLK                                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                         ; { CMOS_PCLK }                                                             ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 76.923 ; 13.0 MHz   ; 0.000 ; 38.461 ; 50.00      ; 50        ; 13          ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; 97.03 MHz  ; 97.03 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 122.73 MHz ; 122.73 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 191.02 MHz ; 191.02 MHz      ; CLOCK                                                                 ;                                                ;
; 296.82 MHz ; 238.04 MHz      ; CMOS_PCLK                                                             ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                            ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -6.371 ; -169.464      ;
; CMOS_PCLK                                                             ; -2.369 ; -98.826       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.117  ; 0.000         ;
; CLOCK                                                                 ; 14.765 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -1.298 ; -6.545        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.421  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.452  ; 0.000         ;
; CLOCK                                                                 ; 0.453  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -0.142 ; -9.817        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.115  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.461  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                         ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                                             ; 0.018 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.919 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.196 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.201 ; -138.998      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.715  ; 0.000         ;
; CLOCK                                                                 ; 9.744  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.717 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -6.371 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.694     ; 4.618      ;
; -6.294 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.694     ; 4.541      ;
; -6.182 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.665     ; 4.458      ;
; -6.045 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.665     ; 4.321      ;
; -5.793 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 4.052      ;
; -5.647 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 3.906      ;
; -5.640 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 3.899      ;
; -5.613 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 3.872      ;
; -5.534 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 3.793      ;
; -5.514 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 3.773      ;
; -5.386 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 3.645      ;
; -5.376 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 3.626      ;
; -5.340 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 3.599      ;
; -5.230 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 3.480      ;
; -5.200 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 3.450      ;
; -5.159 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 3.418      ;
; -5.084 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 3.334      ;
; -5.054 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 3.304      ;
; -4.938 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 3.188      ;
; -4.908 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 3.158      ;
; -4.845 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 3.104      ;
; -4.792 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 3.042      ;
; -4.762 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 3.012      ;
; -4.646 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 2.896      ;
; -4.616 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 2.866      ;
; -4.500 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 2.750      ;
; -4.470 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 2.720      ;
; -4.353 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 2.612      ;
; -4.330 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.696     ; 2.575      ;
; -4.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.696     ; 2.505      ;
; -4.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.696     ; 2.464      ;
; -4.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.696     ; 2.399      ;
; -4.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.696     ; 2.273      ;
; -3.873 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.696     ; 2.118      ;
; -3.872 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.665     ; 2.148      ;
; -3.841 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.691     ; 2.091      ;
; -3.806 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.696     ; 2.051      ;
; -3.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.696     ; 2.029      ;
; -3.762 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.696     ; 2.007      ;
; -3.376 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.696     ; 1.621      ;
; -3.030 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.682     ; 1.289      ;
; -2.839 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.695     ; 1.085      ;
; 1.852  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 8.064      ;
; 1.910  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 8.006      ;
; 1.952  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 7.954      ;
; 2.007  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 7.899      ;
; 2.009  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.925      ;
; 2.064  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.870      ;
; 2.197  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.737      ;
; 2.256  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.678      ;
; 2.279  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.667      ;
; 2.304  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.642      ;
; 2.334  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.612      ;
; 2.359  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.587      ;
; 2.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.533      ;
; 2.410  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.536      ;
; 2.416  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.530      ;
; 2.456  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.478      ;
; 2.465  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.481      ;
; 2.471  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.475      ;
; 2.474  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 7.443      ;
; 2.571  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 7.336      ;
; 2.583  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 7.341      ;
; 2.599  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.347      ;
; 2.608  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.338      ;
; 2.628  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.066     ; 7.307      ;
; 2.636  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 7.270      ;
; 2.650  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.296      ;
; 2.653  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.089     ; 7.259      ;
; 2.654  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.292      ;
; 2.663  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.283      ;
; 2.670  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 7.245      ;
; 2.695  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 7.211      ;
; 2.705  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 7.241      ;
; 2.711  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.223      ;
; 2.728  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 7.187      ;
; 2.742  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 7.184      ;
; 2.766  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.168      ;
; 2.781  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.153      ;
; 2.823  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.066     ; 7.112      ;
; 2.836  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.098      ;
; 2.839  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 7.077      ;
; 2.841  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 7.083      ;
; 2.843  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 7.062      ;
; 2.846  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.068     ; 7.087      ;
; 2.895  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 7.029      ;
; 2.896  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.057     ; 7.048      ;
; 2.898  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.054     ; 7.049      ;
; 2.898  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 7.007      ;
; 2.904  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.068     ; 7.029      ;
; 2.923  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.054     ; 7.024      ;
; 2.943  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 6.983      ;
; 2.946  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.962      ;
; 2.948  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.960      ;
; 2.960  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.053     ; 6.988      ;
; 2.965  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.089     ; 6.947      ;
; 3.007  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.065     ; 6.929      ;
; 3.015  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.068     ; 6.918      ;
; 3.015  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.053     ; 6.933      ;
; 3.020  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.066     ; 6.915      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 3.287      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 3.183      ;
; -2.141 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 3.062      ;
; -2.092 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 3.011      ;
; -2.066 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.984      ;
; -2.046 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.965      ;
; -2.001 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.919      ;
; -1.976 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.897      ;
; -1.958 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.875      ;
; -1.956 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.873      ;
; -1.953 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.872      ;
; -1.897 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.817      ;
; -1.888 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.806      ;
; -1.886 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.805      ;
; -1.886 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.806      ;
; -1.884 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.805      ;
; -1.880 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.801      ;
; -1.861 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.780      ;
; -1.844 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.765      ;
; -1.841 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.761      ;
; -1.839 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.759      ;
; -1.839 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.759      ;
; -1.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.740      ;
; -1.813 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.732      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.705      ;
; -1.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.702      ;
; -1.765 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.684      ;
; -1.760 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.681      ;
; -1.728 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.648      ;
; -1.716 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.637      ;
; -1.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.634      ;
; -1.706 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.627      ;
; -1.701 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.621      ;
; -1.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.608      ;
; -1.687 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.605      ;
; -1.677 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.594      ;
; -1.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.592      ;
; -1.669 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.312      ; 3.029      ;
; -1.669 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.312      ; 3.029      ;
; -1.667 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.319      ; 3.034      ;
; -1.642 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.562      ;
; -1.640 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.557      ;
; -1.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.556      ;
; -1.639 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.559      ;
; -1.614 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.535      ;
; -1.613 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.532      ;
; -1.613 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.532      ;
; -1.612 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.531      ;
; -1.612 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.531      ;
; -1.584 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.505      ;
; -1.581 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.502      ;
; -1.581 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.500      ;
; -1.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.499      ;
; -1.576 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.496      ;
; -1.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.496      ;
; -1.569 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.488      ;
; -1.569 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.488      ;
; -1.569 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.488      ;
; -1.569 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.488      ;
; -1.569 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.488      ;
; -1.567 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.488      ;
; -1.563 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.480      ;
; -1.563 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.480      ;
; -1.562 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.479      ;
; -1.562 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.479      ;
; -1.523 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.443      ;
; -1.523 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.443      ;
; -1.523 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.443      ;
; -1.523 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.443      ;
; -1.523 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.443      ;
; -1.523 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.443      ;
; -1.523 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.443      ;
; -1.520 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.440      ;
; -1.520 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.437      ;
; -1.520 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.437      ;
; -1.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.436      ;
; -1.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.436      ;
; -1.518 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.081     ; 2.438      ;
; -1.512 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.312      ; 2.872      ;
; -1.512 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.312      ; 2.872      ;
; -1.511 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.319      ; 2.878      ;
; -1.508 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.425      ;
; -1.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.404      ;
; -1.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.403      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.403      ;
; -1.465 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.384      ;
; -1.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.372      ;
; -1.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.372      ;
; -1.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.371      ;
; -1.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.084     ; 2.371      ;
; -1.449 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.368      ;
; -1.444 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.363      ;
; -1.444 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.363      ;
; -1.444 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.363      ;
; -1.435 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.356      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.339      ;
; -1.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.338      ;
; -1.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.338      ;
; -1.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.338      ;
; -1.411 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.080     ; 2.332      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.117  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 5.700      ;
; 5.417  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 4.400      ;
; 6.105  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 3.712      ;
; 6.445  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 3.372      ;
; 6.518  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 3.299      ;
; 6.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 2.883      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 2.760      ;
; 7.210  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 2.607      ;
; 7.379  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 2.438      ;
; 8.052  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 1.765      ;
; 29.694 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 10.221     ;
; 30.256 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 9.643      ;
; 30.440 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 9.459      ;
; 30.480 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 9.419      ;
; 30.815 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 9.084      ;
; 30.837 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 9.062      ;
; 30.914 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 8.985      ;
; 31.036 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.125     ; 8.840      ;
; 31.830 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 8.069      ;
; 33.006 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.125     ; 6.870      ;
; 33.013 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.125     ; 6.863      ;
; 33.025 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.896      ;
; 33.079 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.842      ;
; 33.204 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.717      ;
; 33.250 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.671      ;
; 33.258 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.663      ;
; 33.304 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.617      ;
; 33.400 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 6.520      ;
; 33.402 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.519      ;
; 33.408 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.513      ;
; 33.417 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.504      ;
; 33.425 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.496      ;
; 33.456 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.465      ;
; 33.462 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.459      ;
; 33.462 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.459      ;
; 33.471 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.450      ;
; 33.471 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.450      ;
; 33.479 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.442      ;
; 33.516 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.405      ;
; 33.525 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.396      ;
; 33.563 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.358      ;
; 33.566 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.355      ;
; 33.577 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.344      ;
; 33.589 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 6.327      ;
; 33.591 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.330      ;
; 33.591 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 6.325      ;
; 33.595 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.326      ;
; 33.617 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.304      ;
; 33.620 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.301      ;
; 33.624 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 6.301      ;
; 33.626 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 6.299      ;
; 33.645 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.276      ;
; 33.648 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.273      ;
; 33.649 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.272      ;
; 33.667 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 6.267      ;
; 33.711 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.210      ;
; 33.711 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.210      ;
; 33.765 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.156      ;
; 33.765 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.156      ;
; 33.770 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.151      ;
; 33.791 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 6.134      ;
; 33.793 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 6.132      ;
; 33.816 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.105      ;
; 33.827 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.094      ;
; 33.829 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 6.096      ;
; 33.831 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 6.094      ;
; 33.846 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 6.088      ;
; 33.873 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.048      ;
; 33.892 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 6.042      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.915 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 6.018      ;
; 33.968 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.953      ;
; 33.974 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.947      ;
; 33.983 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.938      ;
; 33.991 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.930      ;
; 34.002 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 5.923      ;
; 34.004 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 5.921      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
; 34.013 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 6.153      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.154      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 14.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.142      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.796      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.788      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.184 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.736      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.726      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.647      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.639      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.611      ;
; 15.311 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.609      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.298 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.695      ; 1.689      ;
; -1.199 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.699      ; 1.792      ;
; -1.198 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.699      ; 1.793      ;
; -1.148 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.695      ; 1.839      ;
; -0.733 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.695      ; 2.254      ;
; -0.662 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.696      ; 2.326      ;
; -0.440 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.695      ; 2.547      ;
; -0.339 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 2.646      ;
; -0.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.695      ; 2.661      ;
; -0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.696      ; 2.728      ;
; -0.240 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.701      ; 2.753      ;
; -0.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.701      ; 2.755      ;
; -0.228 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.682      ; 2.746      ;
; -0.227 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.682      ; 2.747      ;
; -0.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.701      ; 2.774      ;
; -0.205 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.699      ; 2.786      ;
; -0.203 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.699      ; 2.788      ;
; -0.184 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.699      ; 2.807      ;
; -0.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.682      ; 2.819      ;
; -0.144 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.665      ; 2.813      ;
; -0.141 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.696      ; 2.847      ;
; -0.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.665      ; 2.831      ;
; -0.125 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.665      ; 2.832      ;
; -0.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.701      ; 2.919      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.701      ; 2.920      ;
; 0.106  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.695      ; 3.093      ;
; 0.120  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 3.081      ;
; 0.120  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 3.081      ;
; 0.120  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 3.081      ;
; 0.120  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 3.081      ;
; 0.120  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 3.081      ;
; 0.120  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 3.081      ;
; 0.120  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 3.081      ;
; 0.120  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 3.081      ;
; 0.120  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 3.081      ;
; 0.120  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 3.081      ;
; 0.376  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.477      ; 1.107      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.473      ; 1.157      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.746      ;
; 0.464  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.758      ;
; 0.464  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.758      ;
; 0.467  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.472      ; 1.193      ;
; 0.486  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.778      ;
; 0.491  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 0.784      ;
; 0.493  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 0.786      ;
; 0.502  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.472      ; 1.228      ;
; 0.502  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.794      ;
; 0.503  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.472      ; 1.229      ;
; 0.503  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.795      ;
; 0.511  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.803      ;
; 0.514  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.473      ; 1.241      ;
; 0.523  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.815      ;
; 0.626  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.918      ;
; 0.641  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.933      ;
; 0.651  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.477      ; 1.382      ;
; 0.657  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.951      ;
; 0.668  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.477      ; 1.399      ;
; 0.678  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.477      ; 1.409      ;
; 0.678  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.477      ; 1.409      ;
; 0.700  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.994      ;
; 0.703  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.995      ;
; 0.703  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 0.995      ;
; 0.705  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.477      ; 1.436      ;
; 0.718  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.012      ;
; 0.720  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.014      ;
; 0.721  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.477      ; 1.452      ;
; 0.721  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.015      ;
; 0.722  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.016      ;
; 0.728  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 1.021      ;
; 0.732  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 1.025      ;
; 0.740  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 1.033      ;
; 0.741  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.035      ;
; 0.746  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 1.039      ;
; 0.751  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 1.043      ;
; 0.758  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 1.050      ;
; 0.758  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 1.051      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.154      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.777      ;
; 0.509 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.803      ;
; 0.513 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.806      ;
; 0.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.809      ;
; 0.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.811      ;
; 0.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.812      ;
; 0.535 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.828      ;
; 0.542 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.835      ;
; 0.556 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.849      ;
; 0.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.215      ;
; 0.570 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.403      ; 1.227      ;
; 0.602 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.895      ;
; 0.607 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.900      ;
; 0.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.918      ;
; 0.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.918      ;
; 0.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.924      ;
; 0.631 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.925      ;
; 0.636 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.930      ;
; 0.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.933      ;
; 0.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.933      ;
; 0.640 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.934      ;
; 0.642 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.936      ;
; 0.658 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.952      ;
; 0.659 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.952      ;
; 0.667 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.961      ;
; 0.675 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.969      ;
; 0.681 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.974      ;
; 0.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.978      ;
; 0.693 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.988      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.989      ;
; 0.705 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.999      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.999      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.999      ;
; 0.710 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 1.126      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.005      ;
; 0.715 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.007      ;
; 0.721 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.454      ;
; 0.723 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.017      ;
; 0.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.019      ;
; 0.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.020      ;
; 0.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.024      ;
; 0.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.024      ;
; 0.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.025      ;
; 0.733 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.026      ;
; 0.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.027      ;
; 0.735 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.403      ; 1.400      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.749 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.043      ;
; 0.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.044      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.776      ;
; 0.499 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.792      ;
; 0.503 ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.508 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.801      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.814      ;
; 0.531 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.825      ;
; 0.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.197      ;
; 0.552 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.846      ;
; 0.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.237      ;
; 0.601 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.255      ;
; 0.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.917      ;
; 0.651 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.945      ;
; 0.659 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.953      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.000      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.003      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.001      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.005      ;
; 0.738 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.032      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.044      ;
; 0.755 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.048      ;
; 0.760 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.772 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.778 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.072      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.074      ;
; 0.781 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.073      ;
; 0.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.074      ;
; 0.784 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.077      ;
; 0.785 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.078      ;
; 0.785 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.078      ;
; 0.785 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.079      ;
; 0.787 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.081      ;
; 0.788 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.081      ;
; 0.790 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.794 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.087      ;
; 0.795 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.088      ;
; 0.797 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.090      ;
; 0.803 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.097      ;
; 0.804 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.097      ;
; 0.827 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.121      ;
; 0.847 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.139      ;
; 0.857 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 1.524      ;
; 0.904 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.197      ;
; 0.915 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.570      ;
; 0.930 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.224      ;
; 0.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 1.598      ;
; 0.948 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.240      ;
; 0.962 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.267      ;
; 0.993 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.272      ;
; 0.993 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.286      ;
; 0.995 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.288      ;
; 1.040 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.335      ;
; 1.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.458      ;
; 1.087 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.381      ;
; 1.098 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.392      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.746      ;
; 0.509 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.802      ;
; 0.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.782 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.075      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.411      ;
; 1.122 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.416      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.420      ;
; 1.131 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.425      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.429      ;
; 1.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.542      ;
; 1.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.550      ;
; 1.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.556      ;
; 1.263 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.560      ;
; 1.271 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.565      ;
; 1.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.568      ;
; 1.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.568      ;
; 1.288 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.580      ;
; 1.386 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.680      ;
; 1.387 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.681      ;
; 1.387 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.680      ;
; 1.387 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.681      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.142 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.220      ;
; -0.142 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.220      ;
; -0.142 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.220      ;
; -0.142 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.220      ;
; -0.142 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.220      ;
; -0.142 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.220      ;
; -0.142 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.220      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.182      ; 3.223      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.222      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.222      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.222      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.222      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.222      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.222      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.174      ; 3.215      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.222      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.222      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.182      ; 3.223      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.174      ; 3.215      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.222      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.174      ; 3.215      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.174      ; 3.215      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.174      ; 3.215      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.182      ; 3.223      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.182      ; 3.223      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.222      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.182      ; 3.223      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.182      ; 3.223      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.182      ; 3.223      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.184      ; 3.225      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.130 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.183      ; 3.224      ;
; -0.129 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.221      ;
; -0.129 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.221      ;
; -0.129 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.221      ;
; -0.129 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.221      ;
; -0.129 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.181      ; 3.221      ;
; -0.128 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.147      ; 3.186      ;
; -0.128 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.147      ; 3.186      ;
; -0.128 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.147      ; 3.186      ;
; -0.128 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.147      ; 3.186      ;
; -0.128 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.147      ; 3.186      ;
; -0.128 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.147      ; 3.186      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.115 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.688      ;
; 4.115 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.688      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 5.415      ;
; 4.416 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.199     ; 5.386      ;
; 4.416 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.199     ; 5.386      ;
; 4.416 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.199     ; 5.386      ;
; 4.416 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.199     ; 5.386      ;
; 4.416 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.199     ; 5.386      ;
; 4.416 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.199     ; 5.386      ;
; 4.416 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.199     ; 5.386      ;
; 4.739 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.076      ;
; 4.739 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.076      ;
; 4.739 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.076      ;
; 4.739 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.076      ;
; 4.739 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.076      ;
; 4.739 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.076      ;
; 4.739 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.076      ;
; 4.976 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 4.838      ;
; 4.976 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 4.838      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 4.778      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.320 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.492      ;
; 5.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.426      ;
; 5.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.426      ;
; 5.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.426      ;
; 5.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.426      ;
; 5.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.426      ;
; 5.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.426      ;
; 5.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.426      ;
; 5.565 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 4.351      ;
; 5.565 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 4.351      ;
; 5.775 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 4.141      ;
; 5.775 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 4.141      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.063      ;
; 5.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 4.019      ;
; 5.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 4.019      ;
; 5.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 4.019      ;
; 5.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 4.019      ;
; 5.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 4.019      ;
; 5.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 4.019      ;
; 5.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 4.019      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 3.853      ;
; 6.103 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 3.812      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.461 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.351      ;
; 5.461 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.351      ;
; 5.461 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.351      ;
; 5.461 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.351      ;
; 5.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.141      ;
; 5.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.141      ;
; 5.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.141      ;
; 5.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.141      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.343      ;
; 5.788 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.147      ; 4.407      ;
; 5.792 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.019      ;
; 5.792 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.019      ;
; 5.792 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.019      ;
; 5.792 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.019      ;
; 5.792 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.019      ;
; 5.792 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.019      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 4.133      ;
; 5.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.147      ; 4.197      ;
; 5.999 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.812      ;
; 5.999 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.812      ;
; 5.999 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.812      ;
; 5.999 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.812      ;
; 5.999 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.812      ;
; 5.999 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.812      ;
; 6.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.761      ;
; 6.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.761      ;
; 6.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.761      ;
; 6.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.761      ;
; 6.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.677      ;
; 6.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.677      ;
; 6.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.677      ;
; 6.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.677      ;
; 6.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.677      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.753      ;
; 6.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.502      ;
; 6.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.502      ;
; 6.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.502      ;
; 6.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.502      ;
; 6.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.502      ;
; 6.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.147      ; 3.817      ;
; 6.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.429      ;
; 6.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.429      ;
; 6.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.429      ;
; 6.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.429      ;
; 6.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.429      ;
; 6.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 3.429      ;
; 6.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 3.394      ;
; 6.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 3.394      ;
; 6.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 3.394      ;
; 6.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 3.394      ;
; 6.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 3.394      ;
; 6.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 3.394      ;
; 6.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 3.394      ;
; 6.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 3.394      ;
; 6.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 3.394      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.017      ;
; 0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.017      ;
; 0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.017      ;
; 0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.017      ;
; 0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.017      ;
; 0.021 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.698      ; 3.011      ;
; 0.021 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.698      ; 3.011      ;
; 0.021 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.698      ; 3.011      ;
; 0.021 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.698      ; 3.011      ;
; 0.021 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.698      ; 3.011      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.706      ; 3.020      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.705      ; 3.019      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.705      ; 3.019      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.705      ; 3.019      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.705      ; 3.019      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.705      ; 3.019      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.705      ; 3.019      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.705      ; 3.019      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.705      ; 3.019      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.706      ; 3.020      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.705      ; 3.019      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.706      ; 3.020      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.706      ; 3.020      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.705      ; 3.019      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.706      ; 3.020      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.706      ; 3.020      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.706      ; 3.020      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.022 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.021      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 2.984      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 2.984      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 2.984      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 2.984      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.704      ; 3.019      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.704      ; 3.019      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.704      ; 3.019      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.704      ; 3.019      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.704      ; 3.019      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 2.984      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.669      ; 2.984      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.707      ; 3.022      ;
; 0.038 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.690      ; 3.020      ;
; 0.038 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.690      ; 3.020      ;
; 0.038 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.690      ; 3.020      ;
; 0.038 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.690      ; 3.020      ;
; 0.038 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.690      ; 3.020      ;
; 0.038 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.690      ; 3.020      ;
; 0.038 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.690      ; 3.020      ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.919 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.217      ;
; 1.919 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.217      ;
; 1.919 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.217      ;
; 1.919 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.217      ;
; 1.919 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.217      ;
; 1.919 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.217      ;
; 1.919 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.217      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.280      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.555      ;
; 2.312 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.613      ;
; 2.312 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.613      ;
; 2.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.624      ;
; 2.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.624      ;
; 2.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.624      ;
; 2.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.624      ;
; 2.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.624      ;
; 2.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.624      ;
; 2.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.624      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.698      ;
; 2.432 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.730      ;
; 2.432 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.730      ;
; 2.432 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.730      ;
; 2.432 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.730      ;
; 2.432 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.730      ;
; 2.432 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.730      ;
; 2.432 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.730      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.793      ;
; 2.540 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.841      ;
; 2.540 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.841      ;
; 2.540 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.841      ;
; 2.540 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.841      ;
; 2.540 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.841      ;
; 2.540 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.841      ;
; 2.540 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.841      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.187      ; 3.002      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.187      ; 3.002      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 3.000      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.001      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.001      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 3.000      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 3.000      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 3.009      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 3.009      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 3.009      ;
; 2.583 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 3.009      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.613      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.841      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.841      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.841      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.841      ;
; 2.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 2.841      ;
; 2.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 3.355      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 3.353      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.058      ;
; 2.703 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.703 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.703 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.703 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.703 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.703 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.704 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.010      ;
; 2.704 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.010      ;
; 2.704 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.010      ;
; 2.704 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.010      ;
; 2.704 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.010      ;
; 2.704 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.010      ;
; 2.705 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.002      ;
; 2.705 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.002      ;
; 2.705 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.002      ;
; 2.705 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.002      ;
; 2.706 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.009      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.126      ;
; 2.715 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.004      ;
; 2.715 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.004      ;
; 2.715 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.004      ;
; 2.715 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.004      ;
; 2.715 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.004      ;
; 2.715 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.004      ;
; 2.715 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.004      ;
; 2.715 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.004      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
; 2.722 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.992      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; 0.102  ; 0.337        ; 0.235          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 0.102  ; 0.337        ; 0.235          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; 0.104  ; 0.339        ; 0.235          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                     ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ;
; 19.740 ; 19.975       ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ;
; 19.740 ; 19.975       ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 3.294 ; 3.510 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.435 ; 2.719 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.411 ; 2.717 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 2.257 ; 2.552 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 2.373 ; 2.681 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.289 ; 2.567 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 3.294 ; 3.510 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.580 ; 2.830 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.962 ; 3.250 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 3.234 ; 3.655 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 4.535 ; 4.893 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_SDAT   ; CLOCK      ; 8.890 ; 8.951 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]     ; CLOCK      ; 5.767 ; 6.106 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 5.401 ; 5.743 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 5.441 ; 5.805 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 5.767 ; 6.106 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 5.386 ; 5.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 5.216 ; 5.528 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 5.459 ; 5.781 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 5.343 ; 5.634 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 5.539 ; 5.845 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 5.013 ; 5.306 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 5.140 ; 5.378 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 5.083 ; 5.332 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 4.693 ; 4.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.952 ; 5.199 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.923 ; 5.176 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.962 ; 5.255 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.986 ; 5.237 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; -1.554 ; -1.767 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.664 ; -1.905 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.903 ; -2.124 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -1.763 ; -2.019 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -1.625 ; -1.876 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.554 ; -1.767 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -2.160 ; -2.470 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.994 ; -2.258 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -2.200 ; -2.525 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.372 ; -1.679 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -2.273 ; -2.633 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_SDAT   ; CLOCK      ; -5.147 ; -5.582 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]     ; CLOCK      ; -3.895 ; -4.167 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -4.590 ; -4.922 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -4.630 ; -4.982 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -4.942 ; -5.270 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -4.576 ; -4.899 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -4.397 ; -4.688 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -4.652 ; -4.960 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -4.524 ; -4.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -4.729 ; -5.022 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -4.201 ; -4.474 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -4.324 ; -4.544 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -4.269 ; -4.499 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -3.895 ; -4.167 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -4.143 ; -4.372 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -4.115 ; -4.350 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -4.152 ; -4.425 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -4.175 ; -4.407 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_XCLK ; CLOCK      ; 3.039  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 2.989  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 14.229 ; 14.230 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; CMOS_SDAT ; CLOCK      ; 5.481  ; 5.567  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGAD[*]   ; CLOCK      ; 10.713 ; 10.574 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[0]  ; CLOCK      ; 10.120 ; 10.127 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[1]  ; CLOCK      ; 9.587  ; 9.587  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[2]  ; CLOCK      ; 9.935  ; 9.904  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[3]  ; CLOCK      ; 9.731  ; 9.661  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[4]  ; CLOCK      ; 9.974  ; 9.951  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[5]  ; CLOCK      ; 10.109 ; 10.076 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[6]  ; CLOCK      ; 9.945  ; 9.911  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[7]  ; CLOCK      ; 9.365  ; 9.333  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[8]  ; CLOCK      ; 9.627  ; 9.634  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[9]  ; CLOCK      ; 10.463 ; 10.343 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[10] ; CLOCK      ; 10.289 ; 10.149 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[11] ; CLOCK      ; 10.004 ; 9.920  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[12] ; CLOCK      ; 10.017 ; 9.925  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[13] ; CLOCK      ; 10.492 ; 10.382 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[14] ; CLOCK      ; 10.665 ; 10.536 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[15] ; CLOCK      ; 10.713 ; 10.574 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_HSYNC ; CLOCK      ; 8.160  ; 8.009  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_VSYNC ; CLOCK      ; 7.788  ; 7.691  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_A[*]    ; CLOCK      ; 7.723  ; 7.920  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]   ; CLOCK      ; 5.308  ; 5.385  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]   ; CLOCK      ; 6.027  ; 6.246  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]   ; CLOCK      ; 7.614  ; 7.722  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]   ; CLOCK      ; 5.547  ; 5.533  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]   ; CLOCK      ; 6.199  ; 6.366  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]   ; CLOCK      ; 6.103  ; 6.309  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]   ; CLOCK      ; 6.530  ; 6.765  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]   ; CLOCK      ; 7.409  ; 7.598  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]   ; CLOCK      ; 7.723  ; 7.920  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]   ; CLOCK      ; 6.126  ; 6.292  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]  ; CLOCK      ; 7.168  ; 7.250  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]  ; CLOCK      ; 6.751  ; 6.758  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]   ; CLOCK      ; 5.782  ; 5.963  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]  ; CLOCK      ; 5.782  ; 5.963  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]  ; CLOCK      ; 5.572  ; 5.709  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE     ; CLOCK      ; 4.402  ; 4.312  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]   ; CLOCK      ; 6.929  ; 6.768  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.655  ; 5.530  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.856  ; 5.707  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.694  ; 5.521  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.542  ; 5.413  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 6.313  ; 6.026  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.932  ; 5.859  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.928  ; 5.806  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 6.384  ; 6.177  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.907  ; 6.768  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.929  ; 6.708  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.316  ; 6.092  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.999  ; 5.865  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.433  ; 5.401  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.823  ; 4.700  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.101  ; 4.943  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.040  ; 4.880  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS    ; CLOCK      ; 5.804  ; 5.959  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS     ; CLOCK      ; 5.221  ; 5.295  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS    ; CLOCK      ; 5.789  ; 5.967  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE     ; CLOCK      ; 6.100  ; 6.313  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK     ; CLOCK      ; 1.692  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK     ; CLOCK      ;        ; 1.679  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_XCLK ; CLOCK      ; 2.541 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK ; CLOCK      ;       ; 2.492 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 7.982 ; 8.062 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; CMOS_SDAT ; CLOCK      ; 4.876 ; 4.961 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGAD[*]   ; CLOCK      ; 5.679 ; 5.436 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[0]  ; CLOCK      ; 6.495 ; 6.221 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[1]  ; CLOCK      ; 5.948 ; 5.675 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[2]  ; CLOCK      ; 6.312 ; 6.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[3]  ; CLOCK      ; 6.609 ; 6.316 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[4]  ; CLOCK      ; 6.288 ; 5.998 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[5]  ; CLOCK      ; 6.594 ; 6.306 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[6]  ; CLOCK      ; 6.340 ; 6.024 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[7]  ; CLOCK      ; 6.109 ; 5.869 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[8]  ; CLOCK      ; 5.679 ; 5.436 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[9]  ; CLOCK      ; 6.620 ; 6.302 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[10] ; CLOCK      ; 6.498 ; 6.116 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[11] ; CLOCK      ; 6.211 ; 5.888 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[12] ; CLOCK      ; 6.489 ; 6.183 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[13] ; CLOCK      ; 6.503 ; 6.175 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[14] ; CLOCK      ; 7.112 ; 6.760 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[15] ; CLOCK      ; 6.933 ; 6.552 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_HSYNC ; CLOCK      ; 5.786 ; 5.588 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_VSYNC ; CLOCK      ; 6.215 ; 6.053 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_A[*]    ; CLOCK      ; 4.711 ; 4.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]   ; CLOCK      ; 4.711 ; 4.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]   ; CLOCK      ; 5.401 ; 5.614 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]   ; CLOCK      ; 6.925 ; 7.030 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]   ; CLOCK      ; 4.941 ; 4.930 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]   ; CLOCK      ; 5.569 ; 5.730 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]   ; CLOCK      ; 5.477 ; 5.675 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]   ; CLOCK      ; 5.888 ; 6.114 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]   ; CLOCK      ; 6.732 ; 6.914 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]   ; CLOCK      ; 7.034 ; 7.223 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]   ; CLOCK      ; 5.492 ; 5.653 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]  ; CLOCK      ; 6.497 ; 6.578 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]  ; CLOCK      ; 6.100 ; 6.108 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]   ; CLOCK      ; 4.964 ; 5.097 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]  ; CLOCK      ; 5.166 ; 5.341 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]  ; CLOCK      ; 4.964 ; 5.097 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE     ; CLOCK      ; 3.844 ; 3.756 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]   ; CLOCK      ; 4.247 ; 4.126 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.046 ; 4.924 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.240 ; 5.094 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.084 ; 4.916 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.937 ; 4.812 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.679 ; 5.401 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.307 ; 5.236 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.311 ; 5.192 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.747 ; 5.549 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.248 ; 6.113 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.269 ; 6.055 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.680 ; 5.464 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.376 ; 5.246 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.833 ; 4.800 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.247 ; 4.126 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.513 ; 4.360 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.454 ; 4.299 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS    ; CLOCK      ; 5.187 ; 5.338 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS     ; CLOCK      ; 4.629 ; 4.701 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS    ; CLOCK      ; 5.172 ; 5.345 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE     ; CLOCK      ; 5.475 ; 5.679 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK     ; CLOCK      ; 1.254 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK     ; CLOCK      ;       ; 1.239 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                           ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 12.647 ; 12.534 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 6.288  ; 6.175  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 6.288  ; 6.175  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 6.339  ; 6.226  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 6.530  ; 6.417  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 6.530  ; 6.417  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 6.925  ; 6.812  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 6.758  ; 6.666  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.959  ; 6.884  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 6.959  ; 6.884  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.541  ; 6.428  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.541  ; 6.428  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.533  ; 6.420  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 6.565  ; 6.452  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.566  ; 6.453  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.566  ; 6.453  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 6.533  ; 6.420  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 6.533  ; 6.420  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 7.013 ; 6.900 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 5.628 ; 5.515 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.628 ; 5.515 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.676 ; 5.563 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.860 ; 5.747 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.860 ; 5.747 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 6.239 ; 6.126 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 6.113 ; 6.021 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.313 ; 6.238 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 6.313 ; 6.238 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 5.871 ; 5.758 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.871 ; 5.758 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.863 ; 5.750 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.894 ; 5.781 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.895 ; 5.782 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.895 ; 5.782 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.863 ; 5.750 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.863 ; 5.750 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 12.306    ; 12.419    ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 6.025     ; 6.138     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 6.025     ; 6.138     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 6.078     ; 6.191     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 6.159     ; 6.272     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 6.159     ; 6.272     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 6.500     ; 6.613     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 6.360     ; 6.452     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.563     ; 6.638     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 6.563     ; 6.638     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.359     ; 6.472     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.359     ; 6.472     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.350     ; 6.463     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 6.373     ; 6.486     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.376     ; 6.489     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.376     ; 6.489     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 6.350     ; 6.463     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 6.350     ; 6.463     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 6.628     ; 6.741     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 5.370     ; 5.483     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.370     ; 5.483     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.422     ; 5.535     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.499     ; 5.612     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.499     ; 5.612     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.826     ; 5.939     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.728     ; 5.820     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.931     ; 6.006     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.931     ; 6.006     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 5.691     ; 5.804     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.691     ; 5.804     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.683     ; 5.796     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.705     ; 5.818     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.708     ; 5.821     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.708     ; 5.821     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.683     ; 5.796     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.683     ; 5.796     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; 103.17 MHz ; 103.17 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 130.6 MHz  ; 130.6 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 206.7 MHz  ; 206.7 MHz       ; CLOCK                                                                 ;                                                ;
; 322.37 MHz ; 238.04 MHz      ; CMOS_PCLK                                                             ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -5.595 ; -148.853      ;
; CMOS_PCLK                                                             ; -2.102 ; -87.630       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.364  ; 0.000         ;
; CLOCK                                                                 ; 15.162 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -1.111 ; -4.992        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.398  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.400  ; 0.000         ;
; CLOCK                                                                 ; 0.402  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -0.164 ; -11.557       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.540  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.777  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                                             ; 0.091 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.727 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.968 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.201 ; -138.998      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.714  ; 0.000         ;
; CLOCK                                                                 ; 9.753  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.717 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -5.595 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.340     ; 4.197      ;
; -5.593 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.340     ; 4.195      ;
; -5.502 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.313     ; 4.131      ;
; -5.301 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.313     ; 3.930      ;
; -5.076 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 3.691      ;
; -4.995 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 3.610      ;
; -4.971 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 3.586      ;
; -4.949 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 3.564      ;
; -4.873 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 3.488      ;
; -4.832 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 3.447      ;
; -4.736 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 3.351      ;
; -4.730 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 3.345      ;
; -4.710 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 3.315      ;
; -4.584 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 3.189      ;
; -4.573 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 3.188      ;
; -4.545 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 3.150      ;
; -4.458 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 3.063      ;
; -4.419 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 3.024      ;
; -4.332 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 2.937      ;
; -4.301 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 2.916      ;
; -4.293 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 2.898      ;
; -4.206 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 2.811      ;
; -4.167 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 2.772      ;
; -4.080 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 2.685      ;
; -4.041 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 2.646      ;
; -3.954 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 2.559      ;
; -3.915 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 2.520      ;
; -3.890 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.328     ; 2.504      ;
; -3.812 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.341     ; 2.413      ;
; -3.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.341     ; 2.310      ;
; -3.683 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.342     ; 2.283      ;
; -3.568 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.342     ; 2.168      ;
; -3.534 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.341     ; 2.135      ;
; -3.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.341     ; 1.975      ;
; -3.372 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.313     ; 2.001      ;
; -3.347 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.337     ; 1.952      ;
; -3.318 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.342     ; 1.918      ;
; -3.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.342     ; 1.875      ;
; -3.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.341     ; 1.872      ;
; -2.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.342     ; 1.478      ;
; -2.587 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.327     ; 1.202      ;
; -2.431 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.343     ; 1.030      ;
; 2.343  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 7.576      ;
; 2.398  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 7.521      ;
; 2.449  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 7.477      ;
; 2.503  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 7.423      ;
; 2.617  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 7.327      ;
; 2.672  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 7.272      ;
; 2.781  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 7.172      ;
; 2.782  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 7.162      ;
; 2.804  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 7.149      ;
; 2.836  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 7.117      ;
; 2.836  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 7.108      ;
; 2.859  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 7.094      ;
; 2.886  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 7.067      ;
; 2.899  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 7.054      ;
; 2.904  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 7.014      ;
; 2.912  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 7.032      ;
; 2.941  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 7.012      ;
; 2.954  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 6.999      ;
; 2.967  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 6.977      ;
; 3.035  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 6.890      ;
; 3.063  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.870      ;
; 3.067  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 6.857      ;
; 3.068  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 6.885      ;
; 3.070  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 6.883      ;
; 3.117  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 6.836      ;
; 3.123  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 6.830      ;
; 3.125  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 6.828      ;
; 3.169  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 6.755      ;
; 3.172  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 6.781      ;
; 3.178  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.059     ; 6.765      ;
; 3.179  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 6.740      ;
; 3.180  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 6.749      ;
; 3.200  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 6.744      ;
; 3.207  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 6.710      ;
; 3.216  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.066     ; 6.720      ;
; 3.222  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 6.702      ;
; 3.228  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 6.716      ;
; 3.234  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 6.685      ;
; 3.255  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 6.689      ;
; 3.261  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 6.656      ;
; 3.283  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 6.661      ;
; 3.289  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.046     ; 6.667      ;
; 3.312  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.621      ;
; 3.342  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.050     ; 6.610      ;
; 3.344  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.589      ;
; 3.344  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.046     ; 6.612      ;
; 3.344  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.060     ; 6.598      ;
; 3.348  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 6.576      ;
; 3.359  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.059     ; 6.584      ;
; 3.365  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.050     ; 6.587      ;
; 3.389  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 6.540      ;
; 3.391  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 6.563      ;
; 3.397  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.060     ; 6.545      ;
; 3.414  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.066     ; 6.522      ;
; 3.427  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.059     ; 6.516      ;
; 3.431  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.068     ; 6.503      ;
; 3.447  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.050     ; 6.505      ;
; 3.460  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.050     ; 6.492      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.102 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 3.030      ;
; -2.027 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.956      ;
; -1.939 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.865      ;
; -1.893 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.822      ;
; -1.819 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.748      ;
; -1.812 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.744      ;
; -1.803 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.731      ;
; -1.798 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.726      ;
; -1.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.720      ;
; -1.790 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.722      ;
; -1.748 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.677      ;
; -1.735 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.664      ;
; -1.723 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.652      ;
; -1.702 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.628      ;
; -1.701 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.077     ; 2.626      ;
; -1.699 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.625      ;
; -1.690 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.620      ;
; -1.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.597      ;
; -1.640 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.568      ;
; -1.635 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.565      ;
; -1.632 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.562      ;
; -1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.560      ;
; -1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.554      ;
; -1.599 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.525      ;
; -1.582 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.511      ;
; -1.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.508      ;
; -1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.500      ;
; -1.558 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.484      ;
; -1.557 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.483      ;
; -1.554 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.480      ;
; -1.554 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.486      ;
; -1.553 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.482      ;
; -1.527 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.457      ;
; -1.512 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.444      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.431      ;
; -1.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.431      ;
; -1.496 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.428      ;
; -1.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.408      ;
; -1.480 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.410      ;
; -1.466 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.280      ; 2.785      ;
; -1.465 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.275      ; 2.779      ;
; -1.465 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.275      ; 2.779      ;
; -1.464 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.077     ; 2.389      ;
; -1.461 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.077     ; 2.386      ;
; -1.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.380      ;
; -1.434 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.360      ;
; -1.431 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.357      ;
; -1.425 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.355      ;
; -1.422 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.352      ;
; -1.413 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.339      ;
; -1.405 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.335      ;
; -1.381 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.309      ;
; -1.381 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.309      ;
; -1.381 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.309      ;
; -1.381 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.309      ;
; -1.381 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.309      ;
; -1.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.303      ;
; -1.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.302      ;
; -1.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.301      ;
; -1.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.301      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.296      ;
; -1.353 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.282      ;
; -1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.285      ;
; -1.352 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.281      ;
; -1.352 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.284      ;
; -1.351 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.280      ;
; -1.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.283      ;
; -1.351 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.280      ;
; -1.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.283      ;
; -1.350 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.280      ;
; -1.347 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.072     ; 2.277      ;
; -1.343 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.272      ;
; -1.343 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.272      ;
; -1.343 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.272      ;
; -1.343 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.272      ;
; -1.343 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.272      ;
; -1.343 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.272      ;
; -1.343 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.272      ;
; -1.335 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.264      ;
; -1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.257      ;
; -1.325 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.257      ;
; -1.325 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.253      ;
; -1.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.280      ; 2.640      ;
; -1.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.275      ; 2.634      ;
; -1.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.275      ; 2.634      ;
; -1.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.224      ;
; -1.290 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.216      ;
; -1.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.212      ;
; -1.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.211      ;
; -1.282 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.210      ;
; -1.282 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.210      ;
; -1.282 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.210      ;
; -1.279 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.211      ;
; -1.278 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.210      ;
; -1.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.209      ;
; -1.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.070     ; 2.209      ;
; -1.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.178      ;
; -1.245 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.171      ;
; -1.244 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.173      ;
; -1.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.076     ; 2.168      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.364  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 5.477      ;
; 5.641  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.200      ;
; 6.355  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 3.486      ;
; 6.690  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.162     ; 3.150      ;
; 6.723  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 3.118      ;
; 7.118  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 2.723      ;
; 7.244  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.162     ; 2.596      ;
; 7.378  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.162     ; 2.462      ;
; 7.601  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.162     ; 2.239      ;
; 8.197  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.162     ; 1.643      ;
; 30.307 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 9.620      ;
; 30.724 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 9.188      ;
; 30.914 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 8.998      ;
; 30.931 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 8.981      ;
; 31.272 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 8.640      ;
; 31.423 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 8.489      ;
; 31.434 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 8.478      ;
; 31.459 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.109     ; 8.434      ;
; 32.333 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 7.579      ;
; 33.345 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.109     ; 6.548      ;
; 33.450 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.480      ;
; 33.502 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.428      ;
; 33.506 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.109     ; 6.387      ;
; 33.607 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.323      ;
; 33.657 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 6.274      ;
; 33.659 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.271      ;
; 33.709 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 6.222      ;
; 33.742 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.188      ;
; 33.782 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.148      ;
; 33.794 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.136      ;
; 33.796 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.134      ;
; 33.820 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.110      ;
; 33.834 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.096      ;
; 33.840 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 6.091      ;
; 33.845 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.085      ;
; 33.848 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.082      ;
; 33.872 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.058      ;
; 33.892 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 6.039      ;
; 33.897 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.033      ;
; 33.906 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.024      ;
; 33.916 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.014      ;
; 33.923 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.007      ;
; 33.968 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.962      ;
; 33.975 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.955      ;
; 33.983 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.947      ;
; 33.993 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.938      ;
; 34.028 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.902      ;
; 34.039 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.891      ;
; 34.042 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.060     ; 5.900      ;
; 34.045 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.886      ;
; 34.048 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.882      ;
; 34.056 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.872      ;
; 34.080 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.850      ;
; 34.081 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.847      ;
; 34.099 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.832      ;
; 34.100 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.830      ;
; 34.105 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.832      ;
; 34.114 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.823      ;
; 34.140 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.790      ;
; 34.151 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.780      ;
; 34.190 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.741      ;
; 34.196 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.734      ;
; 34.199 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.060     ; 5.743      ;
; 34.246 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.685      ;
; 34.249 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.059     ; 5.694      ;
; 34.250 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.687      ;
; 34.259 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.678      ;
; 34.275 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.655      ;
; 34.284 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.653      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 5.652      ;
; 34.293 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.644      ;
; 34.315 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.615      ;
; 34.329 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.601      ;
; 34.331 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.599      ;
; 34.334 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.060     ; 5.608      ;
; 34.338 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.052     ; 5.612      ;
; 34.353 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.577      ;
; 34.371 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.559      ;
; 34.373 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.558      ;
; 34.374 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.060     ; 5.568      ;
; 34.378 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.552      ;
; 34.385 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.545      ;
; 34.386 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.551      ;
; 34.388 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.060     ; 5.554      ;
; 34.409 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.521      ;
; 34.412 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.060     ; 5.530      ;
; 34.421 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.060     ; 5.521      ;
; 34.423 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.222      ; 5.723      ;
; 34.423 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.222      ; 5.723      ;
; 34.423 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.222      ; 5.723      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.767      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.764      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.447      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.444      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.403      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.400      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.318      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.315      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.280      ;
; 15.652 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.277      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.111 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.341      ; 1.505      ;
; -1.015 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.343      ; 1.603      ;
; -1.014 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.343      ; 1.604      ;
; -0.964 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.341      ; 1.652      ;
; -0.600 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.341      ; 2.016      ;
; -0.532 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.342      ; 2.085      ;
; -0.341 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.341      ; 2.275      ;
; -0.247 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.340      ; 2.368      ;
; -0.236 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.341      ; 2.380      ;
; -0.169 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.346      ; 2.452      ;
; -0.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.342      ; 2.449      ;
; -0.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.346      ; 2.455      ;
; -0.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.346      ; 2.470      ;
; -0.130 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.343      ; 2.488      ;
; -0.127 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.343      ; 2.491      ;
; -0.119 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.328      ; 2.484      ;
; -0.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.328      ; 2.486      ;
; -0.112 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.343      ; 2.506      ;
; -0.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.328      ; 2.547      ;
; -0.049 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.313      ; 2.539      ;
; -0.032 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.313      ; 2.556      ;
; -0.029 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.313      ; 2.559      ;
; -0.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.346      ; 2.609      ;
; -0.011 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.346      ; 2.610      ;
; 0.002  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.342      ; 2.619      ;
; 0.147  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.341      ; 2.763      ;
; 0.195  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.786      ;
; 0.195  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.786      ;
; 0.195  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.786      ;
; 0.195  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.786      ;
; 0.195  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.786      ;
; 0.195  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.786      ;
; 0.195  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.786      ;
; 0.195  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.786      ;
; 0.195  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.786      ;
; 0.195  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.786      ;
; 0.359  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.422      ; 1.011      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.418      ; 1.054      ;
; 0.415  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 0.684      ;
; 0.416  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.684      ;
; 0.441  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.418      ; 1.089      ;
; 0.449  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.716      ;
; 0.455  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.722      ;
; 0.457  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.724      ;
; 0.463  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.730      ;
; 0.464  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.731      ;
; 0.470  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.418      ; 1.118      ;
; 0.471  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.738      ;
; 0.474  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.418      ; 1.122      ;
; 0.480  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.419      ; 1.129      ;
; 0.481  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.748      ;
; 0.489  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.756      ;
; 0.579  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.846      ;
; 0.596  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.863      ;
; 0.604  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.422      ; 1.256      ;
; 0.607  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 0.876      ;
; 0.617  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.422      ; 1.269      ;
; 0.625  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 0.894      ;
; 0.625  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.892      ;
; 0.626  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.893      ;
; 0.627  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.422      ; 1.279      ;
; 0.629  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.422      ; 1.281      ;
; 0.640  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 0.909      ;
; 0.641  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 0.910      ;
; 0.641  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 0.910      ;
; 0.642  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 0.911      ;
; 0.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.913      ;
; 0.651  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.422      ; 1.303      ;
; 0.662  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.929      ;
; 0.662  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.929      ;
; 0.670  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.422      ; 1.322      ;
; 0.684  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.952      ;
; 0.697  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.964      ;
; 0.706  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.973      ;
; 0.707  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.974      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.053      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.716      ;
; 0.470 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.741      ;
; 0.475 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.744      ;
; 0.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.746      ;
; 0.479 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.747      ;
; 0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.753      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.760      ;
; 0.502 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.769      ;
; 0.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.357      ; 1.104      ;
; 0.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.789      ;
; 0.532 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.358      ; 1.120      ;
; 0.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.838      ;
; 0.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.844      ;
; 0.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.585 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.853      ;
; 0.585 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.853      ;
; 0.592 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.860      ;
; 0.594 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.862      ;
; 0.595 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.863      ;
; 0.595 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.863      ;
; 0.596 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.864      ;
; 0.607 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.875      ;
; 0.609 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.877      ;
; 0.616 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.884      ;
; 0.617 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.885      ;
; 0.618 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.886      ;
; 0.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.899      ;
; 0.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.900      ;
; 0.634 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 1.011      ;
; 0.634 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.901      ;
; 0.636 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.904      ;
; 0.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.907      ;
; 0.642 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.910      ;
; 0.653 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.921      ;
; 0.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.922      ;
; 0.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.924      ;
; 0.657 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.925      ;
; 0.663 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.929      ;
; 0.663 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.930      ;
; 0.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.320      ;
; 0.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.933      ;
; 0.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.934      ;
; 0.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.936      ;
; 0.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.937      ;
; 0.684 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.952      ;
; 0.687 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.968      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.400 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.715      ;
; 0.463 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.730      ;
; 0.468 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.736      ;
; 0.471 ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.481 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.749      ;
; 0.488 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.756      ;
; 0.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.353      ; 1.093      ;
; 0.514 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.782      ;
; 0.542 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.353      ; 1.125      ;
; 0.563 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.353      ; 1.146      ;
; 0.578 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.870      ;
; 0.610 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.878      ;
; 0.631 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.900      ;
; 0.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.909      ;
; 0.643 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.910      ;
; 0.644 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.911      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.954      ;
; 0.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.694 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.704 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.717 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.720 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.722 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.990      ;
; 0.722 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.989      ;
; 0.723 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.991      ;
; 0.724 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.992      ;
; 0.724 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.992      ;
; 0.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.993      ;
; 0.730 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.999      ;
; 0.731 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.000      ;
; 0.733 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.001      ;
; 0.735 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.739 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.006      ;
; 0.741 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.008      ;
; 0.742 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.009      ;
; 0.747 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.015      ;
; 0.752 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.019      ;
; 0.771 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.039      ;
; 0.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.051      ;
; 0.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.381      ;
; 0.849 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.116      ;
; 0.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.117      ;
; 0.851 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.119      ;
; 0.853 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.448      ;
; 0.855 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.439      ;
; 0.866 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.134      ;
; 0.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.124      ;
; 0.874 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.129      ;
; 0.910 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.177      ;
; 0.918 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.185      ;
; 0.940 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.311      ;
; 0.955 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.224      ;
; 1.005 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.273      ;
; 1.012 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.280      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.737      ;
; 0.705 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.980      ;
; 0.730 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.998      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.296      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.301      ;
; 1.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.310      ;
; 1.045 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.313      ;
; 1.047 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.314      ;
; 1.120 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.388      ;
; 1.123 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.390      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.393      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.396      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.419      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.422      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.421      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.422      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.421      ;
; 1.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.422      ;
; 1.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.430      ;
; 1.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.430      ;
; 1.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.431      ;
; 1.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.431      ;
; 1.164 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.431      ;
; 1.165 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.432      ;
; 1.167 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.435      ;
; 1.167 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.434      ;
; 1.167 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.435      ;
; 1.242 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.510      ;
; 1.245 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.512      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.515      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.515      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.516      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.517      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.164 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.874      ; 2.950      ;
; -0.164 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.874      ; 2.950      ;
; -0.164 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.874      ; 2.950      ;
; -0.164 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.874      ; 2.950      ;
; -0.164 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.874      ; 2.950      ;
; -0.164 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.874      ; 2.950      ;
; -0.164 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.874      ; 2.950      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.957      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.957      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.892      ; 2.958      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.957      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.957      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.957      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.957      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.957      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.892      ; 2.958      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.892      ; 2.958      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.892      ; 2.958      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.892      ; 2.958      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.892      ; 2.958      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.892      ; 2.958      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.892      ; 2.958      ;
; -0.154 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.892      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.890      ; 2.955      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.956      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.890      ; 2.955      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.956      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.956      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.956      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.956      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.956      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.888      ; 2.953      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.956      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.956      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.888      ; 2.953      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.888      ; 2.953      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.956      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.888      ; 2.953      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.888      ; 2.953      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.891      ; 2.956      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.890      ; 2.955      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.890      ; 2.955      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.890      ; 2.955      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.153 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 2.958      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.856      ; 2.920      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.856      ; 2.920      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.856      ; 2.920      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.856      ; 2.920      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.882      ; 2.946      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.882      ; 2.946      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.882      ; 2.946      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.882      ; 2.946      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.882      ; 2.946      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.856      ; 2.920      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.856      ; 2.920      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.540 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.286      ;
; 4.540 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.286      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.763 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.062      ;
; 4.787 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.039      ;
; 4.787 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.039      ;
; 4.787 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.039      ;
; 4.787 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.039      ;
; 4.787 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.039      ;
; 4.787 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.039      ;
; 4.787 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.039      ;
; 5.082 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.756      ;
; 5.082 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.756      ;
; 5.082 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.756      ;
; 5.082 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.756      ;
; 5.082 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.756      ;
; 5.082 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.756      ;
; 5.082 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.756      ;
; 5.292 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.545      ;
; 5.292 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.545      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.337 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.487      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.236      ;
; 5.651 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.183      ;
; 5.651 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.183      ;
; 5.651 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.183      ;
; 5.651 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.183      ;
; 5.651 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.183      ;
; 5.651 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.183      ;
; 5.651 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.183      ;
; 5.867 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 4.058      ;
; 5.867 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 4.058      ;
; 6.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 3.918      ;
; 6.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 3.918      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.793      ;
; 6.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 3.741      ;
; 6.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 3.741      ;
; 6.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 3.741      ;
; 6.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 3.741      ;
; 6.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 3.741      ;
; 6.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 3.741      ;
; 6.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 3.741      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 3.653      ;
; 6.324 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 3.601      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.058      ;
; 5.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.058      ;
; 5.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.058      ;
; 5.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.058      ;
; 5.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.918      ;
; 5.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.918      ;
; 5.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.918      ;
; 5.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.918      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 4.001      ;
; 6.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.741      ;
; 6.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.741      ;
; 6.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.741      ;
; 6.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.741      ;
; 6.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.741      ;
; 6.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.741      ;
; 6.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.133      ; 4.062      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.861      ;
; 6.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.601      ;
; 6.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.601      ;
; 6.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.601      ;
; 6.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.601      ;
; 6.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.601      ;
; 6.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.601      ;
; 6.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.133      ; 3.922      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.532      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.532      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.532      ;
; 6.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.532      ;
; 6.436 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 3.411      ;
; 6.436 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 3.411      ;
; 6.436 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 3.411      ;
; 6.436 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 3.411      ;
; 6.436 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 3.411      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 3.475      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 3.271      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 3.271      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 3.271      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 3.271      ;
; 6.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 3.271      ;
; 6.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.215      ;
; 6.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.215      ;
; 6.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.215      ;
; 6.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.215      ;
; 6.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.215      ;
; 6.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.215      ;
; 6.636 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.133      ; 3.536      ;
; 6.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 3.142      ;
; 6.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 3.142      ;
; 6.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 3.142      ;
; 6.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 3.142      ;
; 6.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 3.142      ;
; 6.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 3.142      ;
; 6.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 3.142      ;
; 6.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 3.142      ;
; 6.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 3.142      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.353      ; 2.719      ;
; 0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.353      ; 2.719      ;
; 0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.353      ; 2.719      ;
; 0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.353      ; 2.719      ;
; 0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.353      ; 2.719      ;
; 0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.353      ; 2.719      ;
; 0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.353      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.721      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.721      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.721      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.351      ; 2.718      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.721      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.352      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.351      ; 2.718      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.721      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.352      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.352      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.352      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.352      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.352      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.352      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.352      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.352      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.352      ; 2.719      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.351      ; 2.718      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.351      ; 2.718      ;
; 0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.351      ; 2.718      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.684      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.684      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.684      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.684      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.349      ; 2.717      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.343      ; 2.711      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.343      ; 2.711      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.722      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.349      ; 2.717      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.349      ; 2.717      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.343      ; 2.711      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.343      ; 2.711      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.343      ; 2.711      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.349      ; 2.717      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.349      ; 2.717      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.684      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.316      ; 2.684      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.722      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.722      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.722      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.722      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.722      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.722      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.722      ;
; 0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.722      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.094 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.723      ;
; 0.106 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.334      ; 2.715      ;
; 0.106 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.334      ; 2.715      ;
; 0.106 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.334      ; 2.715      ;
; 0.106 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.334      ; 2.715      ;
; 0.106 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.334      ; 2.715      ;
; 0.106 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.334      ; 2.715      ;
; 0.106 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.334      ; 2.715      ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.998      ;
; 1.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.998      ;
; 1.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.998      ;
; 1.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.998      ;
; 1.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.998      ;
; 1.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.998      ;
; 1.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.998      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 1.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.050      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.291      ;
; 2.072 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.346      ;
; 2.072 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.346      ;
; 2.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.460      ;
; 2.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.460      ;
; 2.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.460      ;
; 2.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.460      ;
; 2.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.460      ;
; 2.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.460      ;
; 2.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.460      ;
; 2.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.509      ;
; 2.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.509      ;
; 2.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.509      ;
; 2.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.509      ;
; 2.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.509      ;
; 2.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.509      ;
; 2.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.509      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.520      ;
; 2.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.549      ;
; 2.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.549      ;
; 2.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.549      ;
; 2.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.549      ;
; 2.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.549      ;
; 2.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.549      ;
; 2.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.549      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.561      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.148      ; 2.685      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.148      ; 2.685      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.148      ; 2.685      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.702      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.702      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.700      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.701      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.701      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.700      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.700      ;
; 2.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.148      ; 2.685      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.346      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 2.549      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 2.549      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 2.549      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 2.549      ;
; 2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 2.549      ;
; 2.330 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 3.024      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 3.021      ;
; 2.431 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.711      ;
; 2.431 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.711      ;
; 2.431 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.711      ;
; 2.431 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.711      ;
; 2.431 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.711      ;
; 2.431 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.711      ;
; 2.431 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.710      ;
; 2.432 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.702      ;
; 2.432 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.702      ;
; 2.432 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.702      ;
; 2.432 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.702      ;
; 2.433 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.704      ;
; 2.433 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.704      ;
; 2.433 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.704      ;
; 2.433 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.704      ;
; 2.433 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.704      ;
; 2.433 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.704      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 2.816      ;
; 2.440 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.702      ;
; 2.440 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.702      ;
; 2.440 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.702      ;
; 2.440 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.702      ;
; 2.440 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.702      ;
; 2.440 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.702      ;
; 2.440 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.702      ;
; 2.440 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.702      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.694      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.446 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.693      ;
; 2.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 2.821      ;
; 2.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 2.821      ;
; 2.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 2.821      ;
; 2.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 2.821      ;
; 2.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 2.821      ;
; 2.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 2.821      ;
; 2.456 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.700      ;
; 2.457 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.715      ;
; 2.457 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.728      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; 0.102  ; 0.332        ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 0.102  ; 0.332        ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; 0.104  ; 0.334        ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 3.007 ; 3.004 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.166 ; 2.282 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.140 ; 2.283 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.995 ; 2.133 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 2.103 ; 2.252 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.023 ; 2.149 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 3.007 ; 3.004 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.299 ; 2.396 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.673 ; 2.769 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 2.853 ; 3.182 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 4.169 ; 4.247 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_SDAT   ; CLOCK      ; 8.150 ; 7.795 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]     ; CLOCK      ; 5.105 ; 5.275 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 4.768 ; 4.945 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 4.803 ; 5.004 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 5.105 ; 5.275 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 4.752 ; 4.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 4.608 ; 4.741 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 4.822 ; 4.987 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 4.721 ; 4.836 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 4.907 ; 5.039 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 4.410 ; 4.533 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 4.539 ; 4.601 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 4.475 ; 4.552 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 4.105 ; 4.245 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.356 ; 4.437 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.326 ; 4.413 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.365 ; 4.481 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.383 ; 4.467 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; -1.352 ; -1.437 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.458 ; -1.560 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.682 ; -1.749 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -1.544 ; -1.672 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -1.421 ; -1.534 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.352 ; -1.437 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.931 ; -2.076 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.768 ; -1.871 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -1.967 ; -2.117 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.164 ; -1.359 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -2.040 ; -2.231 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_SDAT   ; CLOCK      ; -4.561 ; -4.803 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]     ; CLOCK      ; -3.398 ; -3.526 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -4.049 ; -4.223 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -4.083 ; -4.280 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -4.374 ; -4.540 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -4.034 ; -4.207 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -3.881 ; -4.003 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -4.105 ; -4.264 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -3.992 ; -4.093 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -4.186 ; -4.314 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -3.690 ; -3.803 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -3.814 ; -3.868 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -3.752 ; -3.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -3.398 ; -3.526 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -3.638 ; -3.710 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -3.609 ; -3.688 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -3.647 ; -3.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -3.664 ; -3.739 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_XCLK ; CLOCK      ; 2.812  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 2.734  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 13.217 ; 13.034 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; CMOS_SDAT ; CLOCK      ; 4.995  ; 5.221  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGAD[*]   ; CLOCK      ; 9.999  ; 9.752  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[0]  ; CLOCK      ; 9.399  ; 9.346  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[1]  ; CLOCK      ; 8.892  ; 8.867  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[2]  ; CLOCK      ; 9.238  ; 9.153  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[3]  ; CLOCK      ; 9.039  ; 8.944  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[4]  ; CLOCK      ; 9.261  ; 9.198  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[5]  ; CLOCK      ; 9.385  ; 9.315  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[6]  ; CLOCK      ; 9.241  ; 9.156  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[7]  ; CLOCK      ; 8.693  ; 8.646  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[8]  ; CLOCK      ; 8.928  ; 8.912  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[9]  ; CLOCK      ; 9.748  ; 9.537  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[10] ; CLOCK      ; 9.591  ; 9.368  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[11] ; CLOCK      ; 9.309  ; 9.165  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[12] ; CLOCK      ; 9.321  ; 9.171  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[13] ; CLOCK      ; 9.784  ; 9.573  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[14] ; CLOCK      ; 9.936  ; 9.727  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[15] ; CLOCK      ; 9.999  ; 9.752  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_HSYNC ; CLOCK      ; 7.610  ; 7.328  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_VSYNC ; CLOCK      ; 7.348  ; 7.125  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_A[*]    ; CLOCK      ; 7.064  ; 7.400  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]   ; CLOCK      ; 4.846  ; 5.035  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]   ; CLOCK      ; 5.488  ; 5.855  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]   ; CLOCK      ; 6.995  ; 7.184  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]   ; CLOCK      ; 5.083  ; 5.142  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]   ; CLOCK      ; 5.643  ; 5.983  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]   ; CLOCK      ; 5.560  ; 5.912  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]   ; CLOCK      ; 5.939  ; 6.371  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]   ; CLOCK      ; 6.771  ; 7.094  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]   ; CLOCK      ; 7.064  ; 7.400  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]   ; CLOCK      ; 5.571  ; 5.913  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]  ; CLOCK      ; 6.585  ; 6.732  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]  ; CLOCK      ; 6.159  ; 6.331  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]   ; CLOCK      ; 5.280  ; 5.593  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]  ; CLOCK      ; 5.280  ; 5.593  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]  ; CLOCK      ; 5.083  ; 5.354  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE     ; CLOCK      ; 4.098  ; 3.952  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]   ; CLOCK      ; 6.514  ; 6.144  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.307  ; 5.042  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.514  ; 5.192  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.380  ; 5.014  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.212  ; 4.924  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.981  ; 5.469  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.592  ; 5.325  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.589  ; 5.270  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 6.020  ; 5.621  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.498  ; 6.144  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.514  ; 6.108  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.941  ; 5.549  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.634  ; 5.340  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.081  ; 4.921  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.489  ; 4.299  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.769  ; 4.509  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.706  ; 4.455  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS    ; CLOCK      ; 5.289  ; 5.602  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS     ; CLOCK      ; 4.771  ; 4.949  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS    ; CLOCK      ; 5.274  ; 5.615  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE     ; CLOCK      ; 5.548  ; 5.957  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK     ; CLOCK      ; 1.607  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK     ; CLOCK      ;        ; 1.584  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_XCLK ; CLOCK      ; 2.353 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK ; CLOCK      ;       ; 2.278 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 7.222 ; 7.097 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; CMOS_SDAT ; CLOCK      ; 4.440 ; 4.659 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGAD[*]   ; CLOCK      ; 5.319 ; 4.927 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[0]  ; CLOCK      ; 6.105 ; 5.626 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[1]  ; CLOCK      ; 5.587 ; 5.143 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[2]  ; CLOCK      ; 5.941 ; 5.445 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[3]  ; CLOCK      ; 6.210 ; 5.722 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[4]  ; CLOCK      ; 5.906 ; 5.437 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[5]  ; CLOCK      ; 6.193 ; 5.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[6]  ; CLOCK      ; 5.962 ; 5.454 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[7]  ; CLOCK      ; 5.738 ; 5.330 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[8]  ; CLOCK      ; 5.319 ; 4.927 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[9]  ; CLOCK      ; 6.236 ; 5.704 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[10] ; CLOCK      ; 6.133 ; 5.530 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[11] ; CLOCK      ; 5.849 ; 5.332 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[12] ; CLOCK      ; 6.099 ; 5.594 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[13] ; CLOCK      ; 6.134 ; 5.584 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[14] ; CLOCK      ; 6.689 ; 6.114 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[15] ; CLOCK      ; 6.550 ; 5.926 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_HSYNC ; CLOCK      ; 5.446 ; 5.072 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_VSYNC ; CLOCK      ; 5.875 ; 5.500 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_A[*]    ; CLOCK      ; 4.300 ; 4.482 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]   ; CLOCK      ; 4.300 ; 4.482 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]   ; CLOCK      ; 4.914 ; 5.269 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]   ; CLOCK      ; 6.362 ; 6.545 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]   ; CLOCK      ; 4.526 ; 4.585 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]   ; CLOCK      ; 5.067 ; 5.394 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]   ; CLOCK      ; 4.987 ; 5.326 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]   ; CLOCK      ; 5.352 ; 5.768 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]   ; CLOCK      ; 6.151 ; 6.463 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]   ; CLOCK      ; 6.432 ; 6.756 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]   ; CLOCK      ; 4.992 ; 5.322 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]  ; CLOCK      ; 5.968 ; 6.111 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]  ; CLOCK      ; 5.563 ; 5.729 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]   ; CLOCK      ; 4.526 ; 4.788 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]  ; CLOCK      ; 4.715 ; 5.018 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]  ; CLOCK      ; 4.526 ; 4.788 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE     ; CLOCK      ; 3.583 ; 3.441 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]   ; CLOCK      ; 3.959 ; 3.774 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.744 ; 4.487 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.943 ; 4.631 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.814 ; 4.460 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.653 ; 4.374 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.391 ; 4.898 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.015 ; 4.756 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.017 ; 4.711 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.431 ; 5.047 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 5.886 ; 5.545 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.902 ; 5.511 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.352 ; 4.974 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.058 ; 4.773 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.526 ; 4.370 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 3.959 ; 3.774 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.227 ; 3.976 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.166 ; 3.923 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS    ; CLOCK      ; 4.724 ; 5.027 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS     ; CLOCK      ; 4.227 ; 4.400 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS    ; CLOCK      ; 4.709 ; 5.039 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE     ; CLOCK      ; 4.977 ; 5.371 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK     ; CLOCK      ; 1.201 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK     ; CLOCK      ;       ; 1.177 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                           ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 11.799 ; 11.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 5.895  ; 5.788  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.895  ; 5.788  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.957  ; 5.850  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 6.165  ; 6.058  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 6.165  ; 6.058  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 6.538  ; 6.431  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 6.384  ; 6.287  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.566  ; 6.477  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 6.566  ; 6.477  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.136  ; 6.029  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.136  ; 6.029  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.128  ; 6.021  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 6.160  ; 6.053  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.162  ; 6.055  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.162  ; 6.055  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 6.128  ; 6.021  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 6.128  ; 6.021  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 6.624 ; 6.517 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 5.292 ; 5.185 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.292 ; 5.185 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.352 ; 5.245 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.552 ; 5.445 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.552 ; 5.445 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.909 ; 5.802 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.804 ; 5.707 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.985 ; 5.896 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.985 ; 5.896 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 5.524 ; 5.417 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.524 ; 5.417 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.516 ; 5.409 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.547 ; 5.440 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.549 ; 5.442 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.549 ; 5.442 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.516 ; 5.409 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.516 ; 5.409 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 11.340    ; 11.447    ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 5.470     ; 5.577     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.470     ; 5.577     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.516     ; 5.623     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.584     ; 5.691     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.584     ; 5.691     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.899     ; 6.006     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.753     ; 5.850     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.931     ; 6.020     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.931     ; 6.020     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 5.774     ; 5.881     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.774     ; 5.881     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.765     ; 5.872     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.786     ; 5.893     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.788     ; 5.895     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.788     ; 5.895     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.765     ; 5.872     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.765     ; 5.872     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 6.008     ; 6.115     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 4.880     ; 4.987     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.880     ; 4.987     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.924     ; 5.031     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.990     ; 5.097     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.990     ; 5.097     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.292     ; 5.399     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.195     ; 5.292     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.372     ; 5.461     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.372     ; 5.461     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 5.172     ; 5.279     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.172     ; 5.279     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.164     ; 5.271     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.184     ; 5.291     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.186     ; 5.293     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.186     ; 5.293     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.164     ; 5.271     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.164     ; 5.271     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -2.456 ; -61.507       ;
; CMOS_PCLK                                                             ; -0.487 ; -5.784        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 7.460  ; 0.000         ;
; CLOCK                                                                 ; 17.735 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -0.834 ; -7.170        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.142  ; 0.000         ;
; CLOCK                                                                 ; 0.186  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.186  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                                             ; 0.531 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7.380 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 7.992 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                           ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -0.199 ; -14.827       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.814  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.917  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.000 ; -116.817      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.733  ; 0.000         ;
; CLOCK                                                                 ; 9.262  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.736 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.456 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.357     ; 2.026      ;
; -2.422 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.357     ; 1.992      ;
; -2.389 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.342     ; 1.974      ;
; -2.302 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.342     ; 1.887      ;
; -2.163 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.740      ;
; -2.116 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.693      ;
; -2.104 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.681      ;
; -2.094 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.671      ;
; -2.028 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.605      ;
; -2.025 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.602      ;
; -1.973 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.550      ;
; -1.970 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.547      ;
; -1.936 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.508      ;
; -1.932 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.504      ;
; -1.892 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.469      ;
; -1.868 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.440      ;
; -1.864 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.436      ;
; -1.800 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.372      ;
; -1.796 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.368      ;
; -1.749 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.326      ;
; -1.732 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.304      ;
; -1.728 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.300      ;
; -1.664 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.236      ;
; -1.660 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.232      ;
; -1.596 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.168      ;
; -1.592 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.164      ;
; -1.553 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                          ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 1.130      ;
; -1.528 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 1.100      ;
; -1.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 1.073      ;
; -1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 1.065      ;
; -1.465 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 1.032      ;
; -1.463 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 1.030      ;
; -1.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 0.967      ;
; -1.357 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.355     ; 0.929      ;
; -1.351 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.342     ; 0.936      ;
; -1.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 0.869      ;
; -1.287 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 0.854      ;
; -1.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 0.851      ;
; -1.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 0.836      ;
; -1.108 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 0.675      ;
; -0.960 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 0.537      ;
; -0.903 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.360     ; 0.470      ;
; 6.389  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.553      ;
; 6.412  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 3.538      ;
; 6.421  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.521      ;
; 6.438  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 3.512      ;
; 6.459  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.026     ; 3.502      ;
; 6.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.026     ; 3.476      ;
; 6.544  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.026     ; 3.417      ;
; 6.570  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.026     ; 3.391      ;
; 6.599  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.046     ; 3.342      ;
; 6.629  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.038     ; 3.320      ;
; 6.638  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 3.312      ;
; 6.676  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.284      ;
; 6.703  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.264      ;
; 6.705  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.262      ;
; 6.715  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.028     ; 3.244      ;
; 6.733  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 3.218      ;
; 6.735  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.232      ;
; 6.737  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.230      ;
; 6.745  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.038     ; 3.204      ;
; 6.749  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.218      ;
; 6.751  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.216      ;
; 6.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.046     ; 3.183      ;
; 6.761  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.199      ;
; 6.762  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.017     ; 3.208      ;
; 6.770  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.038     ; 3.179      ;
; 6.772  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.026     ; 3.189      ;
; 6.775  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 3.175      ;
; 6.781  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.186      ;
; 6.783  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.184      ;
; 6.788  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.046     ; 3.153      ;
; 6.792  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.168      ;
; 6.796  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.033     ; 3.158      ;
; 6.796  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.033     ; 3.158      ;
; 6.804  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.026     ; 3.157      ;
; 6.811  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.156      ;
; 6.813  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 3.138      ;
; 6.813  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.026     ; 3.148      ;
; 6.814  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.031     ; 3.142      ;
; 6.815  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.028     ; 3.144      ;
; 6.816  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.151      ;
; 6.816  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.126      ;
; 6.817  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.143      ;
; 6.823  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.144      ;
; 6.836  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.032     ; 3.119      ;
; 6.842  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 3.110      ;
; 6.842  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 3.110      ;
; 6.842  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 3.110      ;
; 6.842  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 3.110      ;
; 6.842  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 3.110      ;
; 6.842  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 3.110      ;
; 6.842  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 3.110      ;
; 6.843  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.124      ;
; 6.845  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.026     ; 3.116      ;
; 6.847  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.017     ; 3.123      ;
; 6.848  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.119      ;
; 6.848  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.045     ; 3.094      ;
; 6.855  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.020     ; 3.112      ;
; 6.856  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.026     ; 3.105      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.487 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.436      ;
; -0.428 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.378      ;
; -0.410 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.359      ;
; -0.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.300      ;
; -0.350 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.300      ;
; -0.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.269      ;
; -0.312 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.264      ;
; -0.305 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.256      ;
; -0.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.256      ;
; -0.300 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.249      ;
; -0.296 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.245      ;
; -0.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.225      ;
; -0.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.219      ;
; -0.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.218      ;
; -0.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.213      ;
; -0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.212      ;
; -0.248 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.197      ;
; -0.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.039     ; 1.194      ;
; -0.221 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.171      ;
; -0.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.166      ;
; -0.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.160      ;
; -0.209 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.159      ;
; -0.201 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.150      ;
; -0.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.150      ;
; -0.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.147      ;
; -0.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.144      ;
; -0.192 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.142      ;
; -0.189 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.139      ;
; -0.188 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.138      ;
; -0.187 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.137      ;
; -0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.134      ;
; -0.183 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.132      ;
; -0.182 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.136      ; 1.327      ;
; -0.182 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.136      ; 1.327      ;
; -0.180 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.139      ; 1.328      ;
; -0.159 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.108      ;
; -0.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.108      ;
; -0.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.110      ;
; -0.156 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.106      ;
; -0.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.104      ;
; -0.153 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.103      ;
; -0.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.101      ;
; -0.146 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.096      ;
; -0.145 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.095      ;
; -0.144 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.094      ;
; -0.144 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.094      ;
; -0.142 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.094      ;
; -0.136 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.039     ; 1.084      ;
; -0.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.039     ; 1.080      ;
; -0.128 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.080      ;
; -0.126 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.075      ;
; -0.126 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.075      ;
; -0.126 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.075      ;
; -0.126 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.075      ;
; -0.126 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.075      ;
; -0.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.066      ;
; -0.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.065      ;
; -0.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.065      ;
; -0.112 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.064      ;
; -0.112 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.064      ;
; -0.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.056      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.057      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.057      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.057      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.057      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.057      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.057      ;
; -0.106 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.057      ;
; -0.101 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.050      ;
; -0.097 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.046      ;
; -0.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.044      ;
; -0.089 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.038      ;
; -0.087 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.037      ;
; -0.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.045     ; 1.023      ;
; -0.080 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.032      ;
; -0.080 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.032      ;
; -0.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.029      ;
; -0.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.031      ;
; -0.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.031      ;
; -0.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.036     ; 1.025      ;
; -0.068 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.018      ;
; -0.068 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.018      ;
; -0.068 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.018      ;
; -0.065 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.017      ;
; -0.065 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.017      ;
; -0.064 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.016      ;
; -0.064 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.016      ;
; -0.064 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.013      ;
; -0.063 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.012      ;
; -0.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.011      ;
; -0.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.011      ;
; -0.060 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.009      ;
; -0.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.136      ; 1.203      ;
; -0.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.139      ; 1.206      ;
; -0.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.136      ; 1.203      ;
; -0.055 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.005      ;
; -0.052 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.001      ;
; -0.052 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.002      ;
; -0.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.000      ;
; -0.049 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.998      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 7.460  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 2.441      ;
; 8.047  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.854      ;
; 8.327  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.574      ;
; 8.462  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.438      ;
; 8.509  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.392      ;
; 8.682  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.219      ;
; 8.706  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.194      ;
; 8.764  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.136      ;
; 8.846  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.054      ;
; 9.157  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 0.743      ;
; 35.412 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 4.535      ;
; 35.684 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 4.257      ;
; 35.687 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 4.254      ;
; 35.786 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 4.155      ;
; 35.928 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 4.013      ;
; 35.953 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.988      ;
; 35.995 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.946      ;
; 36.076 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.057     ; 3.854      ;
; 36.466 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.475      ;
; 36.845 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.057     ; 3.085      ;
; 36.963 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.057     ; 2.967      ;
; 36.983 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.969      ;
; 37.015 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.937      ;
; 37.024 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.928      ;
; 37.056 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.896      ;
; 37.097 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.854      ;
; 37.102 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.850      ;
; 37.112 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.840      ;
; 37.129 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.821      ;
; 37.134 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.818      ;
; 37.134 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.818      ;
; 37.139 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.811      ;
; 37.144 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.808      ;
; 37.157 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.795      ;
; 37.161 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.791      ;
; 37.166 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.786      ;
; 37.167 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.785      ;
; 37.177 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.775      ;
; 37.181 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.777      ;
; 37.182 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.776      ;
; 37.189 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.763      ;
; 37.193 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.759      ;
; 37.199 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.753      ;
; 37.209 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.743      ;
; 37.215 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.737      ;
; 37.234 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.718      ;
; 37.236 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.716      ;
; 37.239 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.713      ;
; 37.247 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.705      ;
; 37.252 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.706      ;
; 37.263 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.695      ;
; 37.267 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.685      ;
; 37.268 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.684      ;
; 37.269 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.683      ;
; 37.271 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.687      ;
; 37.271 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.681      ;
; 37.275 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.677      ;
; 37.280 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.678      ;
; 37.293 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.666      ;
; 37.301 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.651      ;
; 37.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.646      ;
; 37.308 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.644      ;
; 37.315 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.642      ;
; 37.327 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.021     ; 2.639      ;
; 37.334 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.625      ;
; 37.338 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.614      ;
; 37.352 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.606      ;
; 37.353 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.599      ;
; 37.357 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.595      ;
; 37.362 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.596      ;
; 37.363 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.589      ;
; 37.372 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.578      ;
; 37.378 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.579      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.382 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.576      ;
; 37.385 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.567      ;
; 37.386 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.566      ;
; 37.389 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.563      ;
; 37.393 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.558      ;
; 37.395 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.555      ;
; 37.396 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.556      ;
; 37.408 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.544      ;
; 37.412 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.547      ;
; 37.412 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.540      ;
; 37.418 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.534      ;
; 37.418 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.534      ;
; 37.422 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.537      ;
; 37.423 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.535      ;
; 37.423 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.535      ;
; 37.423 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.535      ;
; 37.423 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.535      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.215      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.202      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.054      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.041      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.935 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.016      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.984      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.972      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 17.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.952      ;
; 18.000 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.951      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.834 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.359      ; 0.689      ;
; -0.777 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.362      ; 0.749      ;
; -0.776 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.362      ; 0.750      ;
; -0.773 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.359      ; 0.750      ;
; -0.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.359      ; 0.903      ;
; -0.586 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.361      ; 0.939      ;
; -0.501 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.359      ; 1.022      ;
; -0.451 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.359      ; 1.072      ;
; -0.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.363      ; 1.111      ;
; -0.413 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.363      ; 1.114      ;
; -0.411 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.363      ; 1.116      ;
; -0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.359      ; 1.120      ;
; -0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.361      ; 1.123      ;
; -0.374 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.362      ; 1.152      ;
; -0.371 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.362      ; 1.155      ;
; -0.369 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.362      ; 1.157      ;
; -0.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.361      ; 1.158      ;
; -0.330 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.363      ; 1.197      ;
; -0.329 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.363      ; 1.198      ;
; -0.310 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.204      ;
; -0.309 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.205      ;
; -0.309 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.359      ; 1.214      ;
; -0.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.342      ; 1.231      ;
; -0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.247      ;
; -0.262 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.342      ; 1.244      ;
; -0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.342      ; 1.245      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.321      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.321      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.321      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.321      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.321      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.321      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.321      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.321      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.321      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.321      ;
; 0.124  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.445      ;
; 0.150  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.218      ; 0.472      ;
; 0.172  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.493      ;
; 0.181  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.502      ;
; 0.186  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.507      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.219      ; 0.509      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.314      ;
; 0.197  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.318      ;
; 0.198  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.318      ;
; 0.199  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.320      ;
; 0.200  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.320      ;
; 0.204  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.324      ;
; 0.206  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.326      ;
; 0.206  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.326      ;
; 0.248  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.569      ;
; 0.252  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.372      ;
; 0.253  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.574      ;
; 0.257  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.578      ;
; 0.259  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.580      ;
; 0.261  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.381      ;
; 0.264  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.038      ; 0.386      ;
; 0.266  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.386      ;
; 0.266  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.386      ;
; 0.267  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.588      ;
; 0.268  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.389      ;
; 0.269  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.038      ; 0.391      ;
; 0.269  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.038      ; 0.391      ;
; 0.269  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.038      ; 0.391      ;
; 0.270  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.038      ; 0.392      ;
; 0.277  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.397      ;
; 0.277  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.397      ;
; 0.284  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.605      ;
; 0.286  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.406      ;
; 0.286  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.406      ;
; 0.289  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.410      ;
; 0.295  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.217      ; 0.616      ;
; 0.301  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.421      ;
; 0.303  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.424      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.142 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.471      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.200 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 0.490      ;
; 0.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.328      ;
; 0.209 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 0.499      ;
; 0.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.333      ;
; 0.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.341      ;
; 0.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.343      ;
; 0.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.366      ;
; 0.252 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.377      ;
; 0.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.387      ;
; 0.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.460      ;
; 0.270 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.609      ;
; 0.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.406      ;
; 0.287 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.408      ;
; 0.291 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.412      ;
; 0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.307      ;
; 0.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.325      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.431      ;
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.588      ;
; 0.516 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.654      ;
; 0.582 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.704      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.491      ;
; 0.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.213 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.333      ;
; 0.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.506      ;
; 0.219 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.339      ;
; 0.219 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.339      ;
; 0.228 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.515      ;
; 0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.266 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.270 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.299 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.303 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.440      ;
; 0.319 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.322 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.444      ;
; 0.323 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.445      ;
; 0.327 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.334 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.454      ;
; 0.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 0.639      ;
; 0.347 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.467      ;
; 0.363 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.484      ;
; 0.367 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.488      ;
; 0.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 0.664      ;
; 0.379 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.499      ;
; 0.387 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.508      ;
; 0.387 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.507      ;
; 0.389 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.502      ;
; 0.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.506      ;
; 0.394 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.515      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 0.689      ;
; 0.401 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.523      ;
; 0.408 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.595      ;
; 0.429 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.549      ;
; 0.448 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.569      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.466      ;
; 0.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.466      ;
; 0.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.466      ;
; 0.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.466      ;
; 0.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.466      ;
; 0.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.466      ;
; 0.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.466      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.088      ; 1.445      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.088      ; 1.445      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.088      ; 1.445      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.088      ; 1.445      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.474      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.474      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.474      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.114      ; 1.471      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.474      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.115      ; 1.472      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.114      ; 1.471      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.474      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.115      ; 1.472      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.115      ; 1.472      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.115      ; 1.472      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.115      ; 1.472      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.115      ; 1.472      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.115      ; 1.472      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.115      ; 1.472      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.115      ; 1.472      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.115      ; 1.472      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.114      ; 1.471      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.114      ; 1.471      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.114      ; 1.471      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.088      ; 1.445      ;
; 0.540 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.088      ; 1.445      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.116      ; 1.472      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.114      ; 1.470      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.107      ; 1.463      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.116      ; 1.472      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.107      ; 1.463      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.473      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.114      ; 1.470      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.114      ; 1.470      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.107      ; 1.463      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.107      ; 1.463      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.107      ; 1.463      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.116      ; 1.472      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.114      ; 1.470      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.114      ; 1.470      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.116      ; 1.472      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.116      ; 1.472      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.116      ; 1.472      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.116      ; 1.472      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.118      ; 1.474      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.473      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.473      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.473      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.473      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.473      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.473      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.473      ;
; 0.541 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.117      ; 1.473      ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 7.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.511      ;
; 7.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.511      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.489 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.400      ;
; 7.500 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 2.390      ;
; 7.500 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 2.390      ;
; 7.500 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 2.390      ;
; 7.500 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 2.390      ;
; 7.500 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 2.390      ;
; 7.500 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 2.390      ;
; 7.500 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 2.390      ;
; 7.654 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.243      ;
; 7.654 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.243      ;
; 7.654 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.243      ;
; 7.654 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.243      ;
; 7.654 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.243      ;
; 7.654 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.243      ;
; 7.654 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.243      ;
; 7.759 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.137      ;
; 7.759 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.137      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.781 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 2.107      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.917 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.977      ;
; 7.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.957      ;
; 7.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.957      ;
; 7.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.957      ;
; 7.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.957      ;
; 7.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.957      ;
; 7.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.957      ;
; 7.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.957      ;
; 8.043 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.034     ; 1.910      ;
; 8.043 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.034     ; 1.910      ;
; 8.092 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.034     ; 1.861      ;
; 8.092 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.034     ; 1.861      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.793      ;
; 8.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 1.784      ;
; 8.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 1.784      ;
; 8.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 1.784      ;
; 8.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 1.784      ;
; 8.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 1.784      ;
; 8.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 1.784      ;
; 8.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 1.784      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 1.744      ;
; 8.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.035     ; 1.735      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 7.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.910      ;
; 7.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.910      ;
; 7.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.910      ;
; 7.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.910      ;
; 8.041 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.861      ;
; 8.041 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.861      ;
; 8.041 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.861      ;
; 8.041 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.861      ;
; 8.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.784      ;
; 8.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.784      ;
; 8.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.784      ;
; 8.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.784      ;
; 8.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.784      ;
; 8.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.784      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.126 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.897      ;
; 8.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.735      ;
; 8.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.735      ;
; 8.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.735      ;
; 8.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.735      ;
; 8.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.735      ;
; 8.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.735      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.848      ;
; 8.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.888      ;
; 8.220 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.857      ;
; 8.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.665      ;
; 8.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.665      ;
; 8.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.665      ;
; 8.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.665      ;
; 8.288 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.620      ;
; 8.288 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.620      ;
; 8.288 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.620      ;
; 8.288 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.620      ;
; 8.288 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.620      ;
; 8.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.571      ;
; 8.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.571      ;
; 8.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.571      ;
; 8.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.571      ;
; 8.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.571      ;
; 8.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.539      ;
; 8.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.539      ;
; 8.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.539      ;
; 8.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.539      ;
; 8.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.539      ;
; 8.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.539      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.068      ; 1.652      ;
; 8.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.504      ;
; 8.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.504      ;
; 8.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.504      ;
; 8.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.504      ;
; 8.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.504      ;
; 8.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.504      ;
; 8.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.504      ;
; 8.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.504      ;
; 8.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.504      ;
; 8.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.504      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.332      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.332      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.333      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.332      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.332      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.332      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.332      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.332      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.369      ; 1.334      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.333      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.333      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.333      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.333      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.333      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.333      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.333      ;
; -0.199 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.333      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.334      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.334      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.334      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.365      ; 1.331      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.334      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.332      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.365      ; 1.331      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.368      ; 1.334      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.332      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.332      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.332      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.332      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.332      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.364      ; 1.330      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.358      ; 1.324      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.332      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.332      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.358      ; 1.324      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.364      ; 1.330      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.364      ; 1.330      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.332      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.358      ; 1.324      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.358      ; 1.324      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.358      ; 1.324      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.364      ; 1.330      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.364      ; 1.330      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.332      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.365      ; 1.331      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.365      ; 1.331      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.365      ; 1.331      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.305      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.305      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.305      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.305      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.305      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.338      ; 1.305      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.324      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.324      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.324      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.324      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.324      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.324      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.324      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.939      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.958      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.963 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.082      ;
; 0.978 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.103      ;
; 0.978 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.103      ;
; 0.978 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.103      ;
; 0.978 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.103      ;
; 0.978 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.103      ;
; 0.978 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.103      ;
; 0.978 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.103      ;
; 0.984 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.112      ;
; 0.984 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.112      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.122      ;
; 1.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.176      ;
; 1.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.176      ;
; 1.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.176      ;
; 1.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.176      ;
; 1.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.176      ;
; 1.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.176      ;
; 1.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.176      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.079 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.204      ;
; 1.085 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.213      ;
; 1.085 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.213      ;
; 1.085 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.213      ;
; 1.085 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.213      ;
; 1.085 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.213      ;
; 1.085 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.213      ;
; 1.085 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.213      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
; 1.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.246      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.112      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.213      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.213      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.213      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.213      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.213      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.276      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.463      ;
; 1.119 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.481      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.354      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.354      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.354      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.354      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.354      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.354      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.361      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.377      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.377      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.377      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.377      ;
; 1.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.377      ;
; 1.199 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.325      ;
; 1.199 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.325      ;
; 1.199 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.325      ;
; 1.199 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.325      ;
; 1.199 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.325      ;
; 1.200 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.326      ;
; 1.200 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.325      ;
; 1.201 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.319      ;
; 1.201 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.319      ;
; 1.201 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.319      ;
; 1.201 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.319      ;
; 1.201 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.319      ;
; 1.201 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.319      ;
; 1.203 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.318      ;
; 1.203 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.318      ;
; 1.203 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.318      ;
; 1.203 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.318      ;
; 1.203 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.318      ;
; 1.203 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.318      ;
; 1.203 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.318      ;
; 1.203 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.318      ;
; 1.207 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.313      ;
; 1.207 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.313      ;
; 1.207 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.313      ;
; 1.207 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.313      ;
; 1.207 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.313      ;
; 1.207 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.313      ;
; 1.207 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.313      ;
; 1.207 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.313      ;
; 1.207 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.313      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; -0.298 ; -0.068       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -0.298 ; -0.068       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -0.296 ; -0.066       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg        ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 1.416 ; 2.232 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 1.084 ; 1.868 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 1.084 ; 1.866 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 0.999 ; 1.764 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 1.062 ; 1.847 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 1.027 ; 1.790 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 1.416 ; 2.232 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 1.132 ; 1.892 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 1.303 ; 2.106 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 1.490 ; 2.233 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 1.998 ; 2.902 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_SDAT   ; CLOCK      ; 4.009 ; 4.983 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]     ; CLOCK      ; 2.763 ; 3.590 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 2.597 ; 3.408 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 2.624 ; 3.446 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 2.763 ; 3.590 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 2.590 ; 3.392 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 2.540 ; 3.348 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 2.630 ; 3.427 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 2.579 ; 3.395 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 2.649 ; 3.455 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 2.431 ; 3.218 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 2.472 ; 3.260 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 2.439 ; 3.220 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 2.292 ; 3.054 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 2.383 ; 3.155 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 2.379 ; 3.143 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 2.389 ; 3.168 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 2.387 ; 3.170 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; -0.709 ; -1.430 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -0.754 ; -1.502 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -0.856 ; -1.610 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.768 ; -1.501 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.739 ; -1.483 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -0.709 ; -1.430 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -0.981 ; -1.773 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -0.883 ; -1.652 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.994 ; -1.798 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -0.678 ; -1.409 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.072 ; -1.877 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_SDAT   ; CLOCK      ; -2.468 ; -3.330 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]     ; CLOCK      ; -1.930 ; -2.676 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -2.227 ; -3.027 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -2.253 ; -3.064 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -2.387 ; -3.202 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -2.220 ; -3.012 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -2.168 ; -2.959 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -2.258 ; -3.046 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -2.203 ; -3.003 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -2.276 ; -3.073 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -2.063 ; -2.834 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -2.102 ; -2.874 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -2.070 ; -2.835 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -1.930 ; -2.676 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -2.016 ; -2.772 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -2.013 ; -2.761 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -2.022 ; -2.785 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -2.020 ; -2.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_XCLK ; CLOCK      ; 1.410 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK ; CLOCK      ;       ; 1.456 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 6.872 ; 7.210 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; CMOS_SDAT ; CLOCK      ; 2.603 ; 2.471 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGAD[*]   ; CLOCK      ; 4.662 ; 4.741 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[0]  ; CLOCK      ; 4.421 ; 4.542 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[1]  ; CLOCK      ; 4.198 ; 4.221 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[2]  ; CLOCK      ; 4.359 ; 4.390 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[3]  ; CLOCK      ; 4.276 ; 4.286 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[4]  ; CLOCK      ; 4.372 ; 4.407 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[5]  ; CLOCK      ; 4.427 ; 4.470 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[6]  ; CLOCK      ; 4.345 ; 4.373 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[7]  ; CLOCK      ; 4.111 ; 4.108 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[8]  ; CLOCK      ; 4.216 ; 4.239 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[9]  ; CLOCK      ; 4.540 ; 4.591 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[10] ; CLOCK      ; 4.464 ; 4.504 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[11] ; CLOCK      ; 4.347 ; 4.383 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[12] ; CLOCK      ; 4.359 ; 4.395 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[13] ; CLOCK      ; 4.568 ; 4.633 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[14] ; CLOCK      ; 4.656 ; 4.736 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[15] ; CLOCK      ; 4.662 ; 4.741 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_HSYNC ; CLOCK      ; 3.580 ; 3.738 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_VSYNC ; CLOCK      ; 3.396 ; 3.630 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_A[*]    ; CLOCK      ; 3.991 ; 3.628 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]   ; CLOCK      ; 2.533 ; 2.420 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]   ; CLOCK      ; 2.882 ; 2.744 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]   ; CLOCK      ; 3.931 ; 3.621 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]   ; CLOCK      ; 2.706 ; 2.552 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]   ; CLOCK      ; 3.031 ; 2.806 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]   ; CLOCK      ; 2.989 ; 2.784 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]   ; CLOCK      ; 3.214 ; 2.972 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]   ; CLOCK      ; 3.793 ; 3.470 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]   ; CLOCK      ; 3.991 ; 3.628 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]   ; CLOCK      ; 2.947 ; 2.782 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]  ; CLOCK      ; 3.694 ; 3.411 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]  ; CLOCK      ; 3.392 ; 3.091 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]   ; CLOCK      ; 2.780 ; 2.656 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]  ; CLOCK      ; 2.780 ; 2.656 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]  ; CLOCK      ; 2.666 ; 2.541 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE     ; CLOCK      ; 1.974 ; 2.013 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]   ; CLOCK      ; 3.084 ; 3.276 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.510 ; 2.636 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.596 ; 2.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.501 ; 2.606 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.459 ; 2.573 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.742 ; 2.872 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 2.627 ; 2.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.622 ; 2.819 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.809 ; 3.029 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 3.061 ; 3.272 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 3.084 ; 3.276 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.803 ; 2.950 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.672 ; 2.802 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.443 ; 2.572 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.142 ; 2.207 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.246 ; 2.325 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.218 ; 2.289 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS    ; CLOCK      ; 2.771 ; 2.637 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS     ; CLOCK      ; 2.485 ; 2.373 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS    ; CLOCK      ; 2.775 ; 2.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE     ; CLOCK      ; 2.993 ; 2.775 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK     ; CLOCK      ; 0.793 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK     ; CLOCK      ;       ; 0.795 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_XCLK ; CLOCK      ; 1.179 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK ; CLOCK      ;       ; 1.223 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 4.035 ; 4.423 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; CMOS_SDAT ; CLOCK      ; 2.316 ; 2.190 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGAD[*]   ; CLOCK      ; 2.484 ; 2.578 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[0]  ; CLOCK      ; 2.824 ; 3.040 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[1]  ; CLOCK      ; 2.606 ; 2.720 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[2]  ; CLOCK      ; 2.772 ; 2.897 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[3]  ; CLOCK      ; 2.891 ; 3.025 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[4]  ; CLOCK      ; 2.758 ; 2.881 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[5]  ; CLOCK      ; 2.873 ; 3.023 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[6]  ; CLOCK      ; 2.760 ; 2.884 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[7]  ; CLOCK      ; 2.677 ; 2.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[8]  ; CLOCK      ; 2.484 ; 2.578 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[9]  ; CLOCK      ; 2.860 ; 2.996 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[10] ; CLOCK      ; 2.796 ; 2.921 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[11] ; CLOCK      ; 2.686 ; 2.799 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[12] ; CLOCK      ; 2.812 ; 2.943 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[13] ; CLOCK      ; 2.828 ; 2.958 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[14] ; CLOCK      ; 3.092 ; 3.257 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[15] ; CLOCK      ; 2.996 ; 3.159 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_HSYNC ; CLOCK      ; 2.502 ; 2.709 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_VSYNC ; CLOCK      ; 2.679 ; 2.918 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_A[*]    ; CLOCK      ; 2.251 ; 2.142 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]   ; CLOCK      ; 2.251 ; 2.142 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]   ; CLOCK      ; 2.585 ; 2.453 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]   ; CLOCK      ; 3.592 ; 3.295 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]   ; CLOCK      ; 2.415 ; 2.268 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]   ; CLOCK      ; 2.736 ; 2.516 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]   ; CLOCK      ; 2.695 ; 2.496 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]   ; CLOCK      ; 2.911 ; 2.676 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]   ; CLOCK      ; 3.467 ; 3.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]   ; CLOCK      ; 3.657 ; 3.306 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]   ; CLOCK      ; 2.649 ; 2.490 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]  ; CLOCK      ; 3.363 ; 3.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]  ; CLOCK      ; 3.082 ; 2.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]   ; CLOCK      ; 2.377 ; 2.257 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]  ; CLOCK      ; 2.486 ; 2.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]  ; CLOCK      ; 2.377 ; 2.257 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE     ; CLOCK      ; 1.714 ; 1.751 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]   ; CLOCK      ; 1.874 ; 1.937 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.228 ; 2.349 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.312 ; 2.430 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.221 ; 2.321 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.180 ; 2.289 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.452 ; 2.577 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 2.343 ; 2.499 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.341 ; 2.533 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.521 ; 2.735 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.758 ; 2.960 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.780 ; 2.965 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.511 ; 2.651 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.384 ; 2.509 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.164 ; 2.288 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 1.874 ; 1.937 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 1.974 ; 2.050 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 1.946 ; 2.014 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS    ; CLOCK      ; 2.478 ; 2.349 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS     ; CLOCK      ; 2.204 ; 2.097 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS    ; CLOCK      ; 2.482 ; 2.353 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE     ; CLOCK      ; 2.699 ; 2.487 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK     ; CLOCK      ; 0.586 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK     ; CLOCK      ;       ; 0.587 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 5.592 ; 5.565 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 2.779 ; 2.752 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.779 ; 2.752 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.798 ; 2.771 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.841 ; 2.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.841 ; 2.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 3.003 ; 2.976 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 2.919 ; 2.899 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 3.021 ; 3.062 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 3.021 ; 3.062 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.924 ; 2.897 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.924 ; 2.897 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.917 ; 2.890 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.926 ; 2.899 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.926 ; 2.899 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.926 ; 2.899 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.917 ; 2.890 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.917 ; 2.890 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 3.030 ; 3.003 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 2.487 ; 2.460 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.487 ; 2.460 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.505 ; 2.478 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.546 ; 2.519 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.546 ; 2.519 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.702 ; 2.675 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 2.629 ; 2.609 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.730 ; 2.771 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.730 ; 2.771 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.627 ; 2.600 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.627 ; 2.600 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.619 ; 2.592 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.629 ; 2.602 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.628 ; 2.601 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.628 ; 2.601 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.619 ; 2.592 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.619 ; 2.592 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 5.650     ; 5.677     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 2.892     ; 2.919     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.892     ; 2.919     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.920     ; 2.947     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.957     ; 2.984     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.957     ; 2.984     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 3.137     ; 3.164     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 3.064     ; 3.084     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 3.223     ; 3.182     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 3.223     ; 3.182     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 3.083     ; 3.110     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 3.083     ; 3.110     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 3.074     ; 3.101     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 3.086     ; 3.113     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 3.085     ; 3.112     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 3.085     ; 3.112     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 3.074     ; 3.101     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 3.074     ; 3.101     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 3.201     ; 3.228     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]   ; CLOCK      ; 2.594     ; 2.621     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.594     ; 2.621     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.621     ; 2.648     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.657     ; 2.684     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.657     ; 2.684     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.829     ; 2.856     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 2.766     ; 2.786     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.925     ; 2.884     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.925     ; 2.884     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.777     ; 2.804     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.777     ; 2.804     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.769     ; 2.796     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.780     ; 2.807     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.780     ; 2.807     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.780     ; 2.807     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.769     ; 2.796     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.769     ; 2.796     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                   ;
+------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -6.371   ; -1.298 ; -0.164   ; -0.199  ; -3.201              ;
;  CLOCK                                                                 ; 14.765   ; 0.186  ; N/A      ; N/A     ; 9.262               ;
;  CMOS_PCLK                                                             ; -2.369   ; -1.298 ; -0.164   ; -0.199  ; -3.201              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.117    ; 0.186  ; 5.461    ; 0.917   ; 19.717              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -6.371   ; 0.142  ; 4.115    ; 0.814   ; 4.714               ;
; Design-wide TNS                                                        ; -268.29  ; -7.17  ; -11.557  ; -14.827 ; -138.998            ;
;  CLOCK                                                                 ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CMOS_PCLK                                                             ; -98.826  ; -7.170 ; -11.557  ; -14.827 ; -138.998            ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -169.464 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 3.294 ; 3.510 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.435 ; 2.719 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.411 ; 2.717 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 2.257 ; 2.552 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 2.373 ; 2.681 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.289 ; 2.567 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 3.294 ; 3.510 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.580 ; 2.830 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.962 ; 3.250 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 3.234 ; 3.655 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 4.535 ; 4.893 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_SDAT   ; CLOCK      ; 8.890 ; 8.951 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]     ; CLOCK      ; 5.767 ; 6.106 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 5.401 ; 5.743 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 5.441 ; 5.805 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 5.767 ; 6.106 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 5.386 ; 5.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 5.216 ; 5.528 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 5.459 ; 5.781 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 5.343 ; 5.634 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 5.539 ; 5.845 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 5.013 ; 5.306 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 5.140 ; 5.378 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 5.083 ; 5.332 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 4.693 ; 4.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.952 ; 5.199 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.923 ; 5.176 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.962 ; 5.255 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.986 ; 5.237 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; -0.709 ; -1.430 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -0.754 ; -1.502 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -0.856 ; -1.610 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.768 ; -1.501 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.739 ; -1.483 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -0.709 ; -1.430 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -0.981 ; -1.773 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -0.883 ; -1.652 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.994 ; -1.798 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -0.678 ; -1.359 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.072 ; -1.877 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_SDAT   ; CLOCK      ; -2.468 ; -3.330 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]     ; CLOCK      ; -1.930 ; -2.676 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -2.227 ; -3.027 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -2.253 ; -3.064 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -2.387 ; -3.202 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -2.220 ; -3.012 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -2.168 ; -2.959 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -2.258 ; -3.046 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -2.203 ; -3.003 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -2.276 ; -3.073 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -2.063 ; -2.834 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -2.102 ; -2.874 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -2.070 ; -2.835 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -1.930 ; -2.676 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -2.016 ; -2.772 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -2.013 ; -2.761 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -2.022 ; -2.785 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -2.020 ; -2.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_XCLK ; CLOCK      ; 3.039  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 2.989  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 14.229 ; 14.230 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; CMOS_SDAT ; CLOCK      ; 5.481  ; 5.567  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGAD[*]   ; CLOCK      ; 10.713 ; 10.574 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[0]  ; CLOCK      ; 10.120 ; 10.127 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[1]  ; CLOCK      ; 9.587  ; 9.587  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[2]  ; CLOCK      ; 9.935  ; 9.904  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[3]  ; CLOCK      ; 9.731  ; 9.661  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[4]  ; CLOCK      ; 9.974  ; 9.951  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[5]  ; CLOCK      ; 10.109 ; 10.076 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[6]  ; CLOCK      ; 9.945  ; 9.911  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[7]  ; CLOCK      ; 9.365  ; 9.333  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[8]  ; CLOCK      ; 9.627  ; 9.634  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[9]  ; CLOCK      ; 10.463 ; 10.343 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[10] ; CLOCK      ; 10.289 ; 10.149 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[11] ; CLOCK      ; 10.004 ; 9.920  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[12] ; CLOCK      ; 10.017 ; 9.925  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[13] ; CLOCK      ; 10.492 ; 10.382 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[14] ; CLOCK      ; 10.665 ; 10.536 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[15] ; CLOCK      ; 10.713 ; 10.574 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_HSYNC ; CLOCK      ; 8.160  ; 8.009  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_VSYNC ; CLOCK      ; 7.788  ; 7.691  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_A[*]    ; CLOCK      ; 7.723  ; 7.920  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]   ; CLOCK      ; 5.308  ; 5.385  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]   ; CLOCK      ; 6.027  ; 6.246  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]   ; CLOCK      ; 7.614  ; 7.722  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]   ; CLOCK      ; 5.547  ; 5.533  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]   ; CLOCK      ; 6.199  ; 6.366  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]   ; CLOCK      ; 6.103  ; 6.309  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]   ; CLOCK      ; 6.530  ; 6.765  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]   ; CLOCK      ; 7.409  ; 7.598  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]   ; CLOCK      ; 7.723  ; 7.920  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]   ; CLOCK      ; 6.126  ; 6.292  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]  ; CLOCK      ; 7.168  ; 7.250  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]  ; CLOCK      ; 6.751  ; 6.758  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]   ; CLOCK      ; 5.782  ; 5.963  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]  ; CLOCK      ; 5.782  ; 5.963  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]  ; CLOCK      ; 5.572  ; 5.709  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE     ; CLOCK      ; 4.402  ; 4.312  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]   ; CLOCK      ; 6.929  ; 6.768  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.655  ; 5.530  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.856  ; 5.707  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.694  ; 5.521  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.542  ; 5.413  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 6.313  ; 6.026  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.932  ; 5.859  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.928  ; 5.806  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 6.384  ; 6.177  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 6.907  ; 6.768  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.929  ; 6.708  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.316  ; 6.092  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.999  ; 5.865  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.433  ; 5.401  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.823  ; 4.700  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.101  ; 4.943  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.040  ; 4.880  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS    ; CLOCK      ; 5.804  ; 5.959  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS     ; CLOCK      ; 5.221  ; 5.295  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS    ; CLOCK      ; 5.789  ; 5.967  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE     ; CLOCK      ; 6.100  ; 6.313  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK     ; CLOCK      ; 1.692  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK     ; CLOCK      ;        ; 1.679  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_XCLK ; CLOCK      ; 1.179 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK ; CLOCK      ;       ; 1.223 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 4.035 ; 4.423 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; CMOS_SDAT ; CLOCK      ; 2.316 ; 2.190 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGAD[*]   ; CLOCK      ; 2.484 ; 2.578 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[0]  ; CLOCK      ; 2.824 ; 3.040 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[1]  ; CLOCK      ; 2.606 ; 2.720 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[2]  ; CLOCK      ; 2.772 ; 2.897 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[3]  ; CLOCK      ; 2.891 ; 3.025 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[4]  ; CLOCK      ; 2.758 ; 2.881 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[5]  ; CLOCK      ; 2.873 ; 3.023 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[6]  ; CLOCK      ; 2.760 ; 2.884 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[7]  ; CLOCK      ; 2.677 ; 2.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[8]  ; CLOCK      ; 2.484 ; 2.578 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[9]  ; CLOCK      ; 2.860 ; 2.996 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[10] ; CLOCK      ; 2.796 ; 2.921 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[11] ; CLOCK      ; 2.686 ; 2.799 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[12] ; CLOCK      ; 2.812 ; 2.943 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[13] ; CLOCK      ; 2.828 ; 2.958 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[14] ; CLOCK      ; 3.092 ; 3.257 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  VGAD[15] ; CLOCK      ; 2.996 ; 3.159 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_HSYNC ; CLOCK      ; 2.502 ; 2.709 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_VSYNC ; CLOCK      ; 2.679 ; 2.918 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_A[*]    ; CLOCK      ; 2.251 ; 2.142 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]   ; CLOCK      ; 2.251 ; 2.142 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]   ; CLOCK      ; 2.585 ; 2.453 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]   ; CLOCK      ; 3.592 ; 3.295 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]   ; CLOCK      ; 2.415 ; 2.268 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]   ; CLOCK      ; 2.736 ; 2.516 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]   ; CLOCK      ; 2.695 ; 2.496 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]   ; CLOCK      ; 2.911 ; 2.676 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]   ; CLOCK      ; 3.467 ; 3.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]   ; CLOCK      ; 3.657 ; 3.306 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]   ; CLOCK      ; 2.649 ; 2.490 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]  ; CLOCK      ; 3.363 ; 3.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]  ; CLOCK      ; 3.082 ; 2.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]   ; CLOCK      ; 2.377 ; 2.257 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]  ; CLOCK      ; 2.486 ; 2.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]  ; CLOCK      ; 2.377 ; 2.257 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE     ; CLOCK      ; 1.714 ; 1.751 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]   ; CLOCK      ; 1.874 ; 1.937 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.228 ; 2.349 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.312 ; 2.430 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.221 ; 2.321 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.180 ; 2.289 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.452 ; 2.577 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 2.343 ; 2.499 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.341 ; 2.533 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.521 ; 2.735 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.758 ; 2.960 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.780 ; 2.965 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.511 ; 2.651 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.384 ; 2.509 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.164 ; 2.288 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 1.874 ; 1.937 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 1.974 ; 2.050 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 1.946 ; 2.014 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS    ; CLOCK      ; 2.478 ; 2.349 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS     ; CLOCK      ; 2.204 ; 2.097 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS    ; CLOCK      ; 2.482 ; 2.353 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE     ; CLOCK      ; 2.699 ; 2.487 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK     ; CLOCK      ; 0.586 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK     ; CLOCK      ;       ; 0.587 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; S_CLK     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_CKE     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCS     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NWE     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCAS    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NRAS    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SCLK ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_XCLK ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SDAT ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; S_DB[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[8]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[9]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[10]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[11]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[12]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[13]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[14]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[15]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_SDAT  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLOCK      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_PCLK  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[0] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_HREF  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_VSYNC ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[1] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[2] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[3] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[4] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[5] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[6] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[7] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NCS     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_NCAS    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NRAS    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGAD[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGAD[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NCS     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_NCAS    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NRAS    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGAD[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGAD[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NCS     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NWE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_NCAS    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NRAS    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGAD[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGAD[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VGAD[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CMOS_SCLK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; CMOS_XCLK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CMOS_SDAT ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; CMOS_PCLK                                                             ; 344      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK                                                             ; 15       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK                                                             ; 29       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4172     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 66       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 41       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7235     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; CMOS_PCLK                                                             ; 344      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK                                                             ; 15       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK                                                             ; 29       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4172     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 66       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 41       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7235     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK                                                             ; 75       ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 113      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 129      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 285      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 192      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK                                                             ; 75       ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 113      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 129      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 285      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 192      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 95    ; 95   ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 391   ; 391  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar 25 13:55:25 2015
Info: Command: quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use up to 2 processors
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_4en1
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info: Entity dcfifo_nen1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Critical Warning: Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK CLOCK
    Info: create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 13 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.371
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.371      -169.464 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    -2.369       -98.826 CMOS_PCLK 
    Info:     4.117         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    14.765         0.000 CLOCK 
Info: Worst-case hold slack is -1.298
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.298        -6.545 CMOS_PCLK 
    Info:     0.421         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.452         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.453         0.000 CLOCK 
Info: Worst-case recovery slack is -0.142
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.142        -9.817 CMOS_PCLK 
    Info:     4.115         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     5.461         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case removal slack is 0.018
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.018         0.000 CMOS_PCLK 
    Info:     1.919         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     2.196         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case minimum pulse width slack is -3.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.201      -138.998 CMOS_PCLK 
    Info:     4.715         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.744         0.000 CLOCK 
    Info:    19.717         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.595
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.595      -148.853 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    -2.102       -87.630 CMOS_PCLK 
    Info:     4.364         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    15.162         0.000 CLOCK 
Info: Worst-case hold slack is -1.111
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.111        -4.992 CMOS_PCLK 
    Info:     0.398         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.400         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.402         0.000 CLOCK 
Info: Worst-case recovery slack is -0.164
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.164       -11.557 CMOS_PCLK 
    Info:     4.540         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     5.777         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case removal slack is 0.091
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.091         0.000 CMOS_PCLK 
    Info:     1.727         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     1.968         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case minimum pulse width slack is -3.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.201      -138.998 CMOS_PCLK 
    Info:     4.714         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.753         0.000 CLOCK 
    Info:    19.717         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.456
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.456       -61.507 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    -0.487        -5.784 CMOS_PCLK 
    Info:     7.460         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    17.735         0.000 CLOCK 
Info: Worst-case hold slack is -0.834
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.834        -7.170 CMOS_PCLK 
    Info:     0.142         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.186         0.000 CLOCK 
    Info:     0.186         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case recovery slack is 0.531
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.531         0.000 CMOS_PCLK 
    Info:     7.380         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     7.992         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case removal slack is -0.199
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.199       -14.827 CMOS_PCLK 
    Info:     0.814         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.917         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -116.817 CMOS_PCLK 
    Info:     4.733         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.262         0.000 CLOCK 
    Info:    19.736         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 392 megabytes
    Info: Processing ended: Wed Mar 25 13:55:30 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


