// trdb_d5m_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 18.1 625

`timescale 1 ps / 1 ps
module trdb_d5m_mm_interconnect_0 (
		input  wire        sysclk_clk_clk,                                                      //                                                    sysclk_clk.clk
		input  wire        cmos_sensor_acquisition_0_clk_out_reset_reset_bridge_in_reset_reset, // cmos_sensor_acquisition_0_clk_out_reset_reset_bridge_in_reset.reset
		input  wire        mm_bridge_0_reset_reset_bridge_in_reset_reset,                       //                       mm_bridge_0_reset_reset_bridge_in_reset.reset
		input  wire [6:0]  mm_bridge_0_m0_address,                                              //                                                mm_bridge_0_m0.address
		output wire        mm_bridge_0_m0_waitrequest,                                          //                                                              .waitrequest
		input  wire [0:0]  mm_bridge_0_m0_burstcount,                                           //                                                              .burstcount
		input  wire [3:0]  mm_bridge_0_m0_byteenable,                                           //                                                              .byteenable
		input  wire        mm_bridge_0_m0_read,                                                 //                                                              .read
		output wire [31:0] mm_bridge_0_m0_readdata,                                             //                                                              .readdata
		output wire        mm_bridge_0_m0_readdatavalid,                                        //                                                              .readdatavalid
		input  wire        mm_bridge_0_m0_write,                                                //                                                              .write
		input  wire [31:0] mm_bridge_0_m0_writedata,                                            //                                                              .writedata
		input  wire        mm_bridge_0_m0_debugaccess,                                          //                                                              .debugaccess
		output wire [5:0]  cmos_sensor_acquisition_0_avalon_slave_address,                      //                        cmos_sensor_acquisition_0_avalon_slave.address
		output wire        cmos_sensor_acquisition_0_avalon_slave_write,                        //                                                              .write
		output wire        cmos_sensor_acquisition_0_avalon_slave_read,                         //                                                              .read
		input  wire [31:0] cmos_sensor_acquisition_0_avalon_slave_readdata,                     //                                                              .readdata
		output wire [31:0] cmos_sensor_acquisition_0_avalon_slave_writedata,                    //                                                              .writedata
		output wire [0:0]  cmos_sensor_acquisition_0_avalon_slave_burstcount,                   //                                                              .burstcount
		output wire [3:0]  cmos_sensor_acquisition_0_avalon_slave_byteenable,                   //                                                              .byteenable
		input  wire        cmos_sensor_acquisition_0_avalon_slave_readdatavalid,                //                                                              .readdatavalid
		input  wire        cmos_sensor_acquisition_0_avalon_slave_waitrequest,                  //                                                              .waitrequest
		output wire        cmos_sensor_acquisition_0_avalon_slave_debugaccess,                  //                                                              .debugaccess
		output wire [1:0]  i2c_0_avalon_slave_address,                                          //                                            i2c_0_avalon_slave.address
		output wire        i2c_0_avalon_slave_write,                                            //                                                              .write
		output wire        i2c_0_avalon_slave_read,                                             //                                                              .read
		input  wire [7:0]  i2c_0_avalon_slave_readdata,                                         //                                                              .readdata
		output wire [7:0]  i2c_0_avalon_slave_writedata,                                        //                                                              .writedata
		output wire        i2c_0_avalon_slave_chipselect                                        //                                                              .chipselect
	);

	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest;         // mm_bridge_0_m0_agent:av_waitrequest -> mm_bridge_0_m0_translator:uav_waitrequest
	wire  [31:0] mm_bridge_0_m0_translator_avalon_universal_master_0_readdata;            // mm_bridge_0_m0_agent:av_readdata -> mm_bridge_0_m0_translator:uav_readdata
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess;         // mm_bridge_0_m0_translator:uav_debugaccess -> mm_bridge_0_m0_agent:av_debugaccess
	wire   [6:0] mm_bridge_0_m0_translator_avalon_universal_master_0_address;             // mm_bridge_0_m0_translator:uav_address -> mm_bridge_0_m0_agent:av_address
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_read;                // mm_bridge_0_m0_translator:uav_read -> mm_bridge_0_m0_agent:av_read
	wire   [3:0] mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable;          // mm_bridge_0_m0_translator:uav_byteenable -> mm_bridge_0_m0_agent:av_byteenable
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid;       // mm_bridge_0_m0_agent:av_readdatavalid -> mm_bridge_0_m0_translator:uav_readdatavalid
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_lock;                // mm_bridge_0_m0_translator:uav_lock -> mm_bridge_0_m0_agent:av_lock
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_write;               // mm_bridge_0_m0_translator:uav_write -> mm_bridge_0_m0_agent:av_write
	wire  [31:0] mm_bridge_0_m0_translator_avalon_universal_master_0_writedata;           // mm_bridge_0_m0_translator:uav_writedata -> mm_bridge_0_m0_agent:av_writedata
	wire   [2:0] mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount;          // mm_bridge_0_m0_translator:uav_burstcount -> mm_bridge_0_m0_agent:av_burstcount
	wire  [31:0] cmos_sensor_acquisition_0_avalon_slave_agent_m0_readdata;                // cmos_sensor_acquisition_0_avalon_slave_translator:uav_readdata -> cmos_sensor_acquisition_0_avalon_slave_agent:m0_readdata
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_m0_waitrequest;             // cmos_sensor_acquisition_0_avalon_slave_translator:uav_waitrequest -> cmos_sensor_acquisition_0_avalon_slave_agent:m0_waitrequest
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_m0_debugaccess;             // cmos_sensor_acquisition_0_avalon_slave_agent:m0_debugaccess -> cmos_sensor_acquisition_0_avalon_slave_translator:uav_debugaccess
	wire   [6:0] cmos_sensor_acquisition_0_avalon_slave_agent_m0_address;                 // cmos_sensor_acquisition_0_avalon_slave_agent:m0_address -> cmos_sensor_acquisition_0_avalon_slave_translator:uav_address
	wire   [3:0] cmos_sensor_acquisition_0_avalon_slave_agent_m0_byteenable;              // cmos_sensor_acquisition_0_avalon_slave_agent:m0_byteenable -> cmos_sensor_acquisition_0_avalon_slave_translator:uav_byteenable
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_m0_read;                    // cmos_sensor_acquisition_0_avalon_slave_agent:m0_read -> cmos_sensor_acquisition_0_avalon_slave_translator:uav_read
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_m0_readdatavalid;           // cmos_sensor_acquisition_0_avalon_slave_translator:uav_readdatavalid -> cmos_sensor_acquisition_0_avalon_slave_agent:m0_readdatavalid
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_m0_lock;                    // cmos_sensor_acquisition_0_avalon_slave_agent:m0_lock -> cmos_sensor_acquisition_0_avalon_slave_translator:uav_lock
	wire  [31:0] cmos_sensor_acquisition_0_avalon_slave_agent_m0_writedata;               // cmos_sensor_acquisition_0_avalon_slave_agent:m0_writedata -> cmos_sensor_acquisition_0_avalon_slave_translator:uav_writedata
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_m0_write;                   // cmos_sensor_acquisition_0_avalon_slave_agent:m0_write -> cmos_sensor_acquisition_0_avalon_slave_translator:uav_write
	wire   [2:0] cmos_sensor_acquisition_0_avalon_slave_agent_m0_burstcount;              // cmos_sensor_acquisition_0_avalon_slave_agent:m0_burstcount -> cmos_sensor_acquisition_0_avalon_slave_translator:uav_burstcount
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_valid;            // cmos_sensor_acquisition_0_avalon_slave_agent:rf_source_valid -> cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo:in_valid
	wire  [77:0] cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_data;             // cmos_sensor_acquisition_0_avalon_slave_agent:rf_source_data -> cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo:in_data
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_ready;            // cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo:in_ready -> cmos_sensor_acquisition_0_avalon_slave_agent:rf_source_ready
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_startofpacket;    // cmos_sensor_acquisition_0_avalon_slave_agent:rf_source_startofpacket -> cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo:in_startofpacket
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_endofpacket;      // cmos_sensor_acquisition_0_avalon_slave_agent:rf_source_endofpacket -> cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo:in_endofpacket
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_valid;         // cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo:out_valid -> cmos_sensor_acquisition_0_avalon_slave_agent:rf_sink_valid
	wire  [77:0] cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_data;          // cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo:out_data -> cmos_sensor_acquisition_0_avalon_slave_agent:rf_sink_data
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_ready;         // cmos_sensor_acquisition_0_avalon_slave_agent:rf_sink_ready -> cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo:out_ready
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_startofpacket; // cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo:out_startofpacket -> cmos_sensor_acquisition_0_avalon_slave_agent:rf_sink_startofpacket
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_endofpacket;   // cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo:out_endofpacket -> cmos_sensor_acquisition_0_avalon_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_src_valid;                                                       // cmd_mux:src_valid -> cmos_sensor_acquisition_0_avalon_slave_agent:cp_valid
	wire  [76:0] cmd_mux_src_data;                                                        // cmd_mux:src_data -> cmos_sensor_acquisition_0_avalon_slave_agent:cp_data
	wire         cmd_mux_src_ready;                                                       // cmos_sensor_acquisition_0_avalon_slave_agent:cp_ready -> cmd_mux:src_ready
	wire   [1:0] cmd_mux_src_channel;                                                     // cmd_mux:src_channel -> cmos_sensor_acquisition_0_avalon_slave_agent:cp_channel
	wire         cmd_mux_src_startofpacket;                                               // cmd_mux:src_startofpacket -> cmos_sensor_acquisition_0_avalon_slave_agent:cp_startofpacket
	wire         cmd_mux_src_endofpacket;                                                 // cmd_mux:src_endofpacket -> cmos_sensor_acquisition_0_avalon_slave_agent:cp_endofpacket
	wire   [7:0] i2c_0_avalon_slave_agent_m0_readdata;                                    // i2c_0_avalon_slave_translator:uav_readdata -> i2c_0_avalon_slave_agent:m0_readdata
	wire         i2c_0_avalon_slave_agent_m0_waitrequest;                                 // i2c_0_avalon_slave_translator:uav_waitrequest -> i2c_0_avalon_slave_agent:m0_waitrequest
	wire         i2c_0_avalon_slave_agent_m0_debugaccess;                                 // i2c_0_avalon_slave_agent:m0_debugaccess -> i2c_0_avalon_slave_translator:uav_debugaccess
	wire   [6:0] i2c_0_avalon_slave_agent_m0_address;                                     // i2c_0_avalon_slave_agent:m0_address -> i2c_0_avalon_slave_translator:uav_address
	wire   [0:0] i2c_0_avalon_slave_agent_m0_byteenable;                                  // i2c_0_avalon_slave_agent:m0_byteenable -> i2c_0_avalon_slave_translator:uav_byteenable
	wire         i2c_0_avalon_slave_agent_m0_read;                                        // i2c_0_avalon_slave_agent:m0_read -> i2c_0_avalon_slave_translator:uav_read
	wire         i2c_0_avalon_slave_agent_m0_readdatavalid;                               // i2c_0_avalon_slave_translator:uav_readdatavalid -> i2c_0_avalon_slave_agent:m0_readdatavalid
	wire         i2c_0_avalon_slave_agent_m0_lock;                                        // i2c_0_avalon_slave_agent:m0_lock -> i2c_0_avalon_slave_translator:uav_lock
	wire   [7:0] i2c_0_avalon_slave_agent_m0_writedata;                                   // i2c_0_avalon_slave_agent:m0_writedata -> i2c_0_avalon_slave_translator:uav_writedata
	wire         i2c_0_avalon_slave_agent_m0_write;                                       // i2c_0_avalon_slave_agent:m0_write -> i2c_0_avalon_slave_translator:uav_write
	wire   [0:0] i2c_0_avalon_slave_agent_m0_burstcount;                                  // i2c_0_avalon_slave_agent:m0_burstcount -> i2c_0_avalon_slave_translator:uav_burstcount
	wire         i2c_0_avalon_slave_agent_rf_source_valid;                                // i2c_0_avalon_slave_agent:rf_source_valid -> i2c_0_avalon_slave_agent_rsp_fifo:in_valid
	wire  [50:0] i2c_0_avalon_slave_agent_rf_source_data;                                 // i2c_0_avalon_slave_agent:rf_source_data -> i2c_0_avalon_slave_agent_rsp_fifo:in_data
	wire         i2c_0_avalon_slave_agent_rf_source_ready;                                // i2c_0_avalon_slave_agent_rsp_fifo:in_ready -> i2c_0_avalon_slave_agent:rf_source_ready
	wire         i2c_0_avalon_slave_agent_rf_source_startofpacket;                        // i2c_0_avalon_slave_agent:rf_source_startofpacket -> i2c_0_avalon_slave_agent_rsp_fifo:in_startofpacket
	wire         i2c_0_avalon_slave_agent_rf_source_endofpacket;                          // i2c_0_avalon_slave_agent:rf_source_endofpacket -> i2c_0_avalon_slave_agent_rsp_fifo:in_endofpacket
	wire         i2c_0_avalon_slave_agent_rsp_fifo_out_valid;                             // i2c_0_avalon_slave_agent_rsp_fifo:out_valid -> i2c_0_avalon_slave_agent:rf_sink_valid
	wire  [50:0] i2c_0_avalon_slave_agent_rsp_fifo_out_data;                              // i2c_0_avalon_slave_agent_rsp_fifo:out_data -> i2c_0_avalon_slave_agent:rf_sink_data
	wire         i2c_0_avalon_slave_agent_rsp_fifo_out_ready;                             // i2c_0_avalon_slave_agent:rf_sink_ready -> i2c_0_avalon_slave_agent_rsp_fifo:out_ready
	wire         i2c_0_avalon_slave_agent_rsp_fifo_out_startofpacket;                     // i2c_0_avalon_slave_agent_rsp_fifo:out_startofpacket -> i2c_0_avalon_slave_agent:rf_sink_startofpacket
	wire         i2c_0_avalon_slave_agent_rsp_fifo_out_endofpacket;                       // i2c_0_avalon_slave_agent_rsp_fifo:out_endofpacket -> i2c_0_avalon_slave_agent:rf_sink_endofpacket
	wire         mm_bridge_0_m0_agent_cp_valid;                                           // mm_bridge_0_m0_agent:cp_valid -> router:sink_valid
	wire  [76:0] mm_bridge_0_m0_agent_cp_data;                                            // mm_bridge_0_m0_agent:cp_data -> router:sink_data
	wire         mm_bridge_0_m0_agent_cp_ready;                                           // router:sink_ready -> mm_bridge_0_m0_agent:cp_ready
	wire         mm_bridge_0_m0_agent_cp_startofpacket;                                   // mm_bridge_0_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire         mm_bridge_0_m0_agent_cp_endofpacket;                                     // mm_bridge_0_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rp_valid;                   // cmos_sensor_acquisition_0_avalon_slave_agent:rp_valid -> router_001:sink_valid
	wire  [76:0] cmos_sensor_acquisition_0_avalon_slave_agent_rp_data;                    // cmos_sensor_acquisition_0_avalon_slave_agent:rp_data -> router_001:sink_data
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rp_ready;                   // router_001:sink_ready -> cmos_sensor_acquisition_0_avalon_slave_agent:rp_ready
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rp_startofpacket;           // cmos_sensor_acquisition_0_avalon_slave_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rp_endofpacket;             // cmos_sensor_acquisition_0_avalon_slave_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire         router_001_src_valid;                                                    // router_001:src_valid -> rsp_demux:sink_valid
	wire  [76:0] router_001_src_data;                                                     // router_001:src_data -> rsp_demux:sink_data
	wire         router_001_src_ready;                                                    // rsp_demux:sink_ready -> router_001:src_ready
	wire   [1:0] router_001_src_channel;                                                  // router_001:src_channel -> rsp_demux:sink_channel
	wire         router_001_src_startofpacket;                                            // router_001:src_startofpacket -> rsp_demux:sink_startofpacket
	wire         router_001_src_endofpacket;                                              // router_001:src_endofpacket -> rsp_demux:sink_endofpacket
	wire         i2c_0_avalon_slave_agent_rp_valid;                                       // i2c_0_avalon_slave_agent:rp_valid -> router_002:sink_valid
	wire  [49:0] i2c_0_avalon_slave_agent_rp_data;                                        // i2c_0_avalon_slave_agent:rp_data -> router_002:sink_data
	wire         i2c_0_avalon_slave_agent_rp_ready;                                       // router_002:sink_ready -> i2c_0_avalon_slave_agent:rp_ready
	wire         i2c_0_avalon_slave_agent_rp_startofpacket;                               // i2c_0_avalon_slave_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire         i2c_0_avalon_slave_agent_rp_endofpacket;                                 // i2c_0_avalon_slave_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire         router_src_valid;                                                        // router:src_valid -> mm_bridge_0_m0_limiter:cmd_sink_valid
	wire  [76:0] router_src_data;                                                         // router:src_data -> mm_bridge_0_m0_limiter:cmd_sink_data
	wire         router_src_ready;                                                        // mm_bridge_0_m0_limiter:cmd_sink_ready -> router:src_ready
	wire   [1:0] router_src_channel;                                                      // router:src_channel -> mm_bridge_0_m0_limiter:cmd_sink_channel
	wire         router_src_startofpacket;                                                // router:src_startofpacket -> mm_bridge_0_m0_limiter:cmd_sink_startofpacket
	wire         router_src_endofpacket;                                                  // router:src_endofpacket -> mm_bridge_0_m0_limiter:cmd_sink_endofpacket
	wire  [76:0] mm_bridge_0_m0_limiter_cmd_src_data;                                     // mm_bridge_0_m0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire         mm_bridge_0_m0_limiter_cmd_src_ready;                                    // cmd_demux:sink_ready -> mm_bridge_0_m0_limiter:cmd_src_ready
	wire   [1:0] mm_bridge_0_m0_limiter_cmd_src_channel;                                  // mm_bridge_0_m0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire         mm_bridge_0_m0_limiter_cmd_src_startofpacket;                            // mm_bridge_0_m0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire         mm_bridge_0_m0_limiter_cmd_src_endofpacket;                              // mm_bridge_0_m0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire         rsp_mux_src_valid;                                                       // rsp_mux:src_valid -> mm_bridge_0_m0_limiter:rsp_sink_valid
	wire  [76:0] rsp_mux_src_data;                                                        // rsp_mux:src_data -> mm_bridge_0_m0_limiter:rsp_sink_data
	wire         rsp_mux_src_ready;                                                       // mm_bridge_0_m0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire   [1:0] rsp_mux_src_channel;                                                     // rsp_mux:src_channel -> mm_bridge_0_m0_limiter:rsp_sink_channel
	wire         rsp_mux_src_startofpacket;                                               // rsp_mux:src_startofpacket -> mm_bridge_0_m0_limiter:rsp_sink_startofpacket
	wire         rsp_mux_src_endofpacket;                                                 // rsp_mux:src_endofpacket -> mm_bridge_0_m0_limiter:rsp_sink_endofpacket
	wire         mm_bridge_0_m0_limiter_rsp_src_valid;                                    // mm_bridge_0_m0_limiter:rsp_src_valid -> mm_bridge_0_m0_agent:rp_valid
	wire  [76:0] mm_bridge_0_m0_limiter_rsp_src_data;                                     // mm_bridge_0_m0_limiter:rsp_src_data -> mm_bridge_0_m0_agent:rp_data
	wire         mm_bridge_0_m0_limiter_rsp_src_ready;                                    // mm_bridge_0_m0_agent:rp_ready -> mm_bridge_0_m0_limiter:rsp_src_ready
	wire   [1:0] mm_bridge_0_m0_limiter_rsp_src_channel;                                  // mm_bridge_0_m0_limiter:rsp_src_channel -> mm_bridge_0_m0_agent:rp_channel
	wire         mm_bridge_0_m0_limiter_rsp_src_startofpacket;                            // mm_bridge_0_m0_limiter:rsp_src_startofpacket -> mm_bridge_0_m0_agent:rp_startofpacket
	wire         mm_bridge_0_m0_limiter_rsp_src_endofpacket;                              // mm_bridge_0_m0_limiter:rsp_src_endofpacket -> mm_bridge_0_m0_agent:rp_endofpacket
	wire         i2c_0_avalon_slave_burst_adapter_source0_valid;                          // i2c_0_avalon_slave_burst_adapter:source0_valid -> i2c_0_avalon_slave_agent:cp_valid
	wire  [49:0] i2c_0_avalon_slave_burst_adapter_source0_data;                           // i2c_0_avalon_slave_burst_adapter:source0_data -> i2c_0_avalon_slave_agent:cp_data
	wire         i2c_0_avalon_slave_burst_adapter_source0_ready;                          // i2c_0_avalon_slave_agent:cp_ready -> i2c_0_avalon_slave_burst_adapter:source0_ready
	wire   [1:0] i2c_0_avalon_slave_burst_adapter_source0_channel;                        // i2c_0_avalon_slave_burst_adapter:source0_channel -> i2c_0_avalon_slave_agent:cp_channel
	wire         i2c_0_avalon_slave_burst_adapter_source0_startofpacket;                  // i2c_0_avalon_slave_burst_adapter:source0_startofpacket -> i2c_0_avalon_slave_agent:cp_startofpacket
	wire         i2c_0_avalon_slave_burst_adapter_source0_endofpacket;                    // i2c_0_avalon_slave_burst_adapter:source0_endofpacket -> i2c_0_avalon_slave_agent:cp_endofpacket
	wire         cmd_demux_src0_valid;                                                    // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [76:0] cmd_demux_src0_data;                                                     // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire         cmd_demux_src0_ready;                                                    // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire   [1:0] cmd_demux_src0_channel;                                                  // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire         cmd_demux_src0_startofpacket;                                            // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire         cmd_demux_src0_endofpacket;                                              // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire         cmd_demux_src1_valid;                                                    // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [76:0] cmd_demux_src1_data;                                                     // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire         cmd_demux_src1_ready;                                                    // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire   [1:0] cmd_demux_src1_channel;                                                  // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire         cmd_demux_src1_startofpacket;                                            // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire         cmd_demux_src1_endofpacket;                                              // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire         rsp_demux_src0_valid;                                                    // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [76:0] rsp_demux_src0_data;                                                     // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire         rsp_demux_src0_ready;                                                    // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire   [1:0] rsp_demux_src0_channel;                                                  // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire         rsp_demux_src0_startofpacket;                                            // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire         rsp_demux_src0_endofpacket;                                              // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire         rsp_demux_001_src0_valid;                                                // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [76:0] rsp_demux_001_src0_data;                                                 // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire         rsp_demux_001_src0_ready;                                                // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire   [1:0] rsp_demux_001_src0_channel;                                              // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire         rsp_demux_001_src0_startofpacket;                                        // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire         rsp_demux_001_src0_endofpacket;                                          // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire         router_002_src_valid;                                                    // router_002:src_valid -> i2c_0_avalon_slave_rsp_width_adapter:in_valid
	wire  [49:0] router_002_src_data;                                                     // router_002:src_data -> i2c_0_avalon_slave_rsp_width_adapter:in_data
	wire         router_002_src_ready;                                                    // i2c_0_avalon_slave_rsp_width_adapter:in_ready -> router_002:src_ready
	wire   [1:0] router_002_src_channel;                                                  // router_002:src_channel -> i2c_0_avalon_slave_rsp_width_adapter:in_channel
	wire         router_002_src_startofpacket;                                            // router_002:src_startofpacket -> i2c_0_avalon_slave_rsp_width_adapter:in_startofpacket
	wire         router_002_src_endofpacket;                                              // router_002:src_endofpacket -> i2c_0_avalon_slave_rsp_width_adapter:in_endofpacket
	wire         i2c_0_avalon_slave_rsp_width_adapter_src_valid;                          // i2c_0_avalon_slave_rsp_width_adapter:out_valid -> rsp_demux_001:sink_valid
	wire  [76:0] i2c_0_avalon_slave_rsp_width_adapter_src_data;                           // i2c_0_avalon_slave_rsp_width_adapter:out_data -> rsp_demux_001:sink_data
	wire         i2c_0_avalon_slave_rsp_width_adapter_src_ready;                          // rsp_demux_001:sink_ready -> i2c_0_avalon_slave_rsp_width_adapter:out_ready
	wire   [1:0] i2c_0_avalon_slave_rsp_width_adapter_src_channel;                        // i2c_0_avalon_slave_rsp_width_adapter:out_channel -> rsp_demux_001:sink_channel
	wire         i2c_0_avalon_slave_rsp_width_adapter_src_startofpacket;                  // i2c_0_avalon_slave_rsp_width_adapter:out_startofpacket -> rsp_demux_001:sink_startofpacket
	wire         i2c_0_avalon_slave_rsp_width_adapter_src_endofpacket;                    // i2c_0_avalon_slave_rsp_width_adapter:out_endofpacket -> rsp_demux_001:sink_endofpacket
	wire         cmd_mux_001_src_valid;                                                   // cmd_mux_001:src_valid -> i2c_0_avalon_slave_cmd_width_adapter:in_valid
	wire  [76:0] cmd_mux_001_src_data;                                                    // cmd_mux_001:src_data -> i2c_0_avalon_slave_cmd_width_adapter:in_data
	wire         cmd_mux_001_src_ready;                                                   // i2c_0_avalon_slave_cmd_width_adapter:in_ready -> cmd_mux_001:src_ready
	wire   [1:0] cmd_mux_001_src_channel;                                                 // cmd_mux_001:src_channel -> i2c_0_avalon_slave_cmd_width_adapter:in_channel
	wire         cmd_mux_001_src_startofpacket;                                           // cmd_mux_001:src_startofpacket -> i2c_0_avalon_slave_cmd_width_adapter:in_startofpacket
	wire         cmd_mux_001_src_endofpacket;                                             // cmd_mux_001:src_endofpacket -> i2c_0_avalon_slave_cmd_width_adapter:in_endofpacket
	wire         i2c_0_avalon_slave_cmd_width_adapter_src_valid;                          // i2c_0_avalon_slave_cmd_width_adapter:out_valid -> i2c_0_avalon_slave_burst_adapter:sink0_valid
	wire  [49:0] i2c_0_avalon_slave_cmd_width_adapter_src_data;                           // i2c_0_avalon_slave_cmd_width_adapter:out_data -> i2c_0_avalon_slave_burst_adapter:sink0_data
	wire         i2c_0_avalon_slave_cmd_width_adapter_src_ready;                          // i2c_0_avalon_slave_burst_adapter:sink0_ready -> i2c_0_avalon_slave_cmd_width_adapter:out_ready
	wire   [1:0] i2c_0_avalon_slave_cmd_width_adapter_src_channel;                        // i2c_0_avalon_slave_cmd_width_adapter:out_channel -> i2c_0_avalon_slave_burst_adapter:sink0_channel
	wire         i2c_0_avalon_slave_cmd_width_adapter_src_startofpacket;                  // i2c_0_avalon_slave_cmd_width_adapter:out_startofpacket -> i2c_0_avalon_slave_burst_adapter:sink0_startofpacket
	wire         i2c_0_avalon_slave_cmd_width_adapter_src_endofpacket;                    // i2c_0_avalon_slave_cmd_width_adapter:out_endofpacket -> i2c_0_avalon_slave_burst_adapter:sink0_endofpacket
	wire   [1:0] mm_bridge_0_m0_limiter_cmd_valid_data;                                   // mm_bridge_0_m0_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rdata_fifo_src_valid;       // cmos_sensor_acquisition_0_avalon_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire  [33:0] cmos_sensor_acquisition_0_avalon_slave_agent_rdata_fifo_src_data;        // cmos_sensor_acquisition_0_avalon_slave_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire         cmos_sensor_acquisition_0_avalon_slave_agent_rdata_fifo_src_ready;       // avalon_st_adapter:in_0_ready -> cmos_sensor_acquisition_0_avalon_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_out_0_valid;                                           // avalon_st_adapter:out_0_valid -> cmos_sensor_acquisition_0_avalon_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_out_0_data;                                            // avalon_st_adapter:out_0_data -> cmos_sensor_acquisition_0_avalon_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_out_0_ready;                                           // cmos_sensor_acquisition_0_avalon_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire   [0:0] avalon_st_adapter_out_0_error;                                           // avalon_st_adapter:out_0_error -> cmos_sensor_acquisition_0_avalon_slave_agent:rdata_fifo_sink_error
	wire         i2c_0_avalon_slave_agent_rdata_fifo_src_valid;                           // i2c_0_avalon_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [9:0] i2c_0_avalon_slave_agent_rdata_fifo_src_data;                            // i2c_0_avalon_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire         i2c_0_avalon_slave_agent_rdata_fifo_src_ready;                           // avalon_st_adapter_001:in_0_ready -> i2c_0_avalon_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_001_out_0_valid;                                       // avalon_st_adapter_001:out_0_valid -> i2c_0_avalon_slave_agent:rdata_fifo_sink_valid
	wire   [9:0] avalon_st_adapter_001_out_0_data;                                        // avalon_st_adapter_001:out_0_data -> i2c_0_avalon_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_001_out_0_ready;                                       // i2c_0_avalon_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire   [0:0] avalon_st_adapter_001_out_0_error;                                       // avalon_st_adapter_001:out_0_error -> i2c_0_avalon_slave_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (7),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (7),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) mm_bridge_0_m0_translator (
		.clk                    (sysclk_clk_clk),                                                    //                       clk.clk
		.reset                  (mm_bridge_0_reset_reset_bridge_in_reset_reset),                     //                     reset.reset
		.uav_address            (mm_bridge_0_m0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (mm_bridge_0_m0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (mm_bridge_0_m0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (mm_bridge_0_m0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (mm_bridge_0_m0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (mm_bridge_0_m0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (mm_bridge_0_m0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (mm_bridge_0_m0_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (mm_bridge_0_m0_burstcount),                                         //                          .burstcount
		.av_byteenable          (mm_bridge_0_m0_byteenable),                                         //                          .byteenable
		.av_read                (mm_bridge_0_m0_read),                                               //                          .read
		.av_readdata            (mm_bridge_0_m0_readdata),                                           //                          .readdata
		.av_readdatavalid       (mm_bridge_0_m0_readdatavalid),                                      //                          .readdatavalid
		.av_write               (mm_bridge_0_m0_write),                                              //                          .write
		.av_writedata           (mm_bridge_0_m0_writedata),                                          //                          .writedata
		.av_debugaccess         (mm_bridge_0_m0_debugaccess),                                        //                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                              //               (terminated)
		.av_begintransfer       (1'b0),                                                              //               (terminated)
		.av_chipselect          (1'b0),                                                              //               (terminated)
		.av_lock                (1'b0),                                                              //               (terminated)
		.uav_clken              (),                                                                  //               (terminated)
		.av_clken               (1'b1),                                                              //               (terminated)
		.uav_response           (2'b00),                                                             //               (terminated)
		.av_response            (),                                                                  //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                              //               (terminated)
		.av_writeresponsevalid  ()                                                                   //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (6),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (7),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cmos_sensor_acquisition_0_avalon_slave_translator (
		.clk                    (sysclk_clk_clk),                                                //                      clk.clk
		.reset                  (mm_bridge_0_reset_reset_bridge_in_reset_reset),                 //                    reset.reset
		.uav_address            (cmos_sensor_acquisition_0_avalon_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (cmos_sensor_acquisition_0_avalon_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (cmos_sensor_acquisition_0_avalon_slave_agent_m0_read),          //                         .read
		.uav_write              (cmos_sensor_acquisition_0_avalon_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (cmos_sensor_acquisition_0_avalon_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (cmos_sensor_acquisition_0_avalon_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (cmos_sensor_acquisition_0_avalon_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (cmos_sensor_acquisition_0_avalon_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (cmos_sensor_acquisition_0_avalon_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (cmos_sensor_acquisition_0_avalon_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (cmos_sensor_acquisition_0_avalon_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (cmos_sensor_acquisition_0_avalon_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (cmos_sensor_acquisition_0_avalon_slave_write),                  //                         .write
		.av_read                (cmos_sensor_acquisition_0_avalon_slave_read),                   //                         .read
		.av_readdata            (cmos_sensor_acquisition_0_avalon_slave_readdata),               //                         .readdata
		.av_writedata           (cmos_sensor_acquisition_0_avalon_slave_writedata),              //                         .writedata
		.av_burstcount          (cmos_sensor_acquisition_0_avalon_slave_burstcount),             //                         .burstcount
		.av_byteenable          (cmos_sensor_acquisition_0_avalon_slave_byteenable),             //                         .byteenable
		.av_readdatavalid       (cmos_sensor_acquisition_0_avalon_slave_readdatavalid),          //                         .readdatavalid
		.av_waitrequest         (cmos_sensor_acquisition_0_avalon_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (cmos_sensor_acquisition_0_avalon_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                                              //              (terminated)
		.av_beginbursttransfer  (),                                                              //              (terminated)
		.av_writebyteenable     (),                                                              //              (terminated)
		.av_lock                (),                                                              //              (terminated)
		.av_chipselect          (),                                                              //              (terminated)
		.av_clken               (),                                                              //              (terminated)
		.uav_clken              (1'b0),                                                          //              (terminated)
		.av_outputenable        (),                                                              //              (terminated)
		.uav_response           (),                                                              //              (terminated)
		.av_response            (2'b00),                                                         //              (terminated)
		.uav_writeresponsevalid (),                                                              //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                           //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (7),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) i2c_0_avalon_slave_translator (
		.clk                    (sysclk_clk_clk),                                //                      clk.clk
		.reset                  (mm_bridge_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (i2c_0_avalon_slave_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (i2c_0_avalon_slave_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (i2c_0_avalon_slave_agent_m0_read),              //                         .read
		.uav_write              (i2c_0_avalon_slave_agent_m0_write),             //                         .write
		.uav_waitrequest        (i2c_0_avalon_slave_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (i2c_0_avalon_slave_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (i2c_0_avalon_slave_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (i2c_0_avalon_slave_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (i2c_0_avalon_slave_agent_m0_writedata),         //                         .writedata
		.uav_lock               (i2c_0_avalon_slave_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (i2c_0_avalon_slave_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (i2c_0_avalon_slave_address),                    //      avalon_anti_slave_0.address
		.av_write               (i2c_0_avalon_slave_write),                      //                         .write
		.av_read                (i2c_0_avalon_slave_read),                       //                         .read
		.av_readdata            (i2c_0_avalon_slave_readdata),                   //                         .readdata
		.av_writedata           (i2c_0_avalon_slave_writedata),                  //                         .writedata
		.av_chipselect          (i2c_0_avalon_slave_chipselect),                 //                         .chipselect
		.av_begintransfer       (),                                              //              (terminated)
		.av_beginbursttransfer  (),                                              //              (terminated)
		.av_burstcount          (),                                              //              (terminated)
		.av_byteenable          (),                                              //              (terminated)
		.av_readdatavalid       (1'b0),                                          //              (terminated)
		.av_waitrequest         (1'b0),                                          //              (terminated)
		.av_writebyteenable     (),                                              //              (terminated)
		.av_lock                (),                                              //              (terminated)
		.av_clken               (),                                              //              (terminated)
		.uav_clken              (1'b0),                                          //              (terminated)
		.av_debugaccess         (),                                              //              (terminated)
		.av_outputenable        (),                                              //              (terminated)
		.uav_response           (),                                              //              (terminated)
		.av_response            (2'b00),                                         //              (terminated)
		.uav_writeresponsevalid (),                                              //              (terminated)
		.av_writeresponsevalid  (1'b0)                                           //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (76),
		.PKT_ORI_BURST_SIZE_L      (74),
		.PKT_RESPONSE_STATUS_H     (73),
		.PKT_RESPONSE_STATUS_L     (72),
		.PKT_QOS_H                 (61),
		.PKT_QOS_L                 (61),
		.PKT_DATA_SIDEBAND_H       (59),
		.PKT_DATA_SIDEBAND_L       (59),
		.PKT_ADDR_SIDEBAND_H       (58),
		.PKT_ADDR_SIDEBAND_L       (58),
		.PKT_BURST_TYPE_H          (57),
		.PKT_BURST_TYPE_L          (56),
		.PKT_CACHE_H               (71),
		.PKT_CACHE_L               (68),
		.PKT_THREAD_ID_H           (64),
		.PKT_THREAD_ID_L           (64),
		.PKT_BURST_SIZE_H          (55),
		.PKT_BURST_SIZE_L          (53),
		.PKT_TRANS_EXCLUSIVE       (48),
		.PKT_TRANS_LOCK            (47),
		.PKT_BEGIN_BURST           (60),
		.PKT_PROTECTION_H          (67),
		.PKT_PROTECTION_L          (65),
		.PKT_BURSTWRAP_H           (52),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (49),
		.PKT_ADDR_H                (42),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (43),
		.PKT_TRANS_POSTED          (44),
		.PKT_TRANS_WRITE           (45),
		.PKT_TRANS_READ            (46),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (62),
		.PKT_SRC_ID_L              (62),
		.PKT_DEST_ID_H             (63),
		.PKT_DEST_ID_L             (63),
		.ST_DATA_W                 (77),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) mm_bridge_0_m0_agent (
		.clk                   (sysclk_clk_clk),                                                    //       clk.clk
		.reset                 (mm_bridge_0_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.av_address            (mm_bridge_0_m0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (mm_bridge_0_m0_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (mm_bridge_0_m0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (mm_bridge_0_m0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (mm_bridge_0_m0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (mm_bridge_0_m0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (mm_bridge_0_m0_agent_cp_valid),                                     //        cp.valid
		.cp_data               (mm_bridge_0_m0_agent_cp_data),                                      //          .data
		.cp_startofpacket      (mm_bridge_0_m0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (mm_bridge_0_m0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (mm_bridge_0_m0_agent_cp_ready),                                     //          .ready
		.rp_valid              (mm_bridge_0_m0_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (mm_bridge_0_m0_limiter_rsp_src_data),                               //          .data
		.rp_channel            (mm_bridge_0_m0_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (mm_bridge_0_m0_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (mm_bridge_0_m0_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (mm_bridge_0_m0_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                  // (terminated)
		.av_writeresponsevalid ()                                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (76),
		.PKT_ORI_BURST_SIZE_L      (74),
		.PKT_RESPONSE_STATUS_H     (73),
		.PKT_RESPONSE_STATUS_L     (72),
		.PKT_BURST_SIZE_H          (55),
		.PKT_BURST_SIZE_L          (53),
		.PKT_TRANS_LOCK            (47),
		.PKT_BEGIN_BURST           (60),
		.PKT_PROTECTION_H          (67),
		.PKT_PROTECTION_L          (65),
		.PKT_BURSTWRAP_H           (52),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (49),
		.PKT_ADDR_H                (42),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (43),
		.PKT_TRANS_POSTED          (44),
		.PKT_TRANS_WRITE           (45),
		.PKT_TRANS_READ            (46),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (62),
		.PKT_SRC_ID_L              (62),
		.PKT_DEST_ID_H             (63),
		.PKT_DEST_ID_L             (63),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (77),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cmos_sensor_acquisition_0_avalon_slave_agent (
		.clk                     (sysclk_clk_clk),                                                          //             clk.clk
		.reset                   (mm_bridge_0_reset_reset_bridge_in_reset_reset),                           //       clk_reset.reset
		.m0_address              (cmos_sensor_acquisition_0_avalon_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cmos_sensor_acquisition_0_avalon_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cmos_sensor_acquisition_0_avalon_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cmos_sensor_acquisition_0_avalon_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cmos_sensor_acquisition_0_avalon_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (cmos_sensor_acquisition_0_avalon_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cmos_sensor_acquisition_0_avalon_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cmos_sensor_acquisition_0_avalon_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (cmos_sensor_acquisition_0_avalon_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cmos_sensor_acquisition_0_avalon_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (cmos_sensor_acquisition_0_avalon_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (cmos_sensor_acquisition_0_avalon_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cmos_sensor_acquisition_0_avalon_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (cmos_sensor_acquisition_0_avalon_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (cmos_sensor_acquisition_0_avalon_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (cmos_sensor_acquisition_0_avalon_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                                       //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                                       //                .valid
		.cp_data                 (cmd_mux_src_data),                                                        //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                               //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                                 //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                                     //                .channel
		.rf_sink_ready           (cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                           //                .error
		.rdata_fifo_src_ready    (cmos_sensor_acquisition_0_avalon_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cmos_sensor_acquisition_0_avalon_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cmos_sensor_acquisition_0_avalon_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (78),
		.FIFO_DEPTH          (5),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo (
		.clk               (sysclk_clk_clk),                                                          //       clk.clk
		.reset             (mm_bridge_0_reset_reset_bridge_in_reset_reset),                           // clk_reset.reset
		.in_data           (cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_data),             //        in.data
		.in_valid          (cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cmos_sensor_acquisition_0_avalon_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                   // (terminated)
		.csr_read          (1'b0),                                                                    // (terminated)
		.csr_write         (1'b0),                                                                    // (terminated)
		.csr_readdata      (),                                                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                    // (terminated)
		.almost_full_data  (),                                                                        // (terminated)
		.almost_empty_data (),                                                                        // (terminated)
		.in_empty          (1'b0),                                                                    // (terminated)
		.out_empty         (),                                                                        // (terminated)
		.in_error          (1'b0),                                                                    // (terminated)
		.out_error         (),                                                                        // (terminated)
		.in_channel        (1'b0),                                                                    // (terminated)
		.out_channel       ()                                                                         // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (49),
		.PKT_ORI_BURST_SIZE_L      (47),
		.PKT_RESPONSE_STATUS_H     (46),
		.PKT_RESPONSE_STATUS_L     (45),
		.PKT_BURST_SIZE_H          (28),
		.PKT_BURST_SIZE_L          (26),
		.PKT_TRANS_LOCK            (20),
		.PKT_BEGIN_BURST           (33),
		.PKT_PROTECTION_H          (40),
		.PKT_PROTECTION_L          (38),
		.PKT_BURSTWRAP_H           (25),
		.PKT_BURSTWRAP_L           (25),
		.PKT_BYTE_CNT_H            (24),
		.PKT_BYTE_CNT_L            (22),
		.PKT_ADDR_H                (15),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (16),
		.PKT_TRANS_POSTED          (17),
		.PKT_TRANS_WRITE           (18),
		.PKT_TRANS_READ            (19),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (35),
		.PKT_SRC_ID_L              (35),
		.PKT_DEST_ID_H             (36),
		.PKT_DEST_ID_L             (36),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (50),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) i2c_0_avalon_slave_agent (
		.clk                     (sysclk_clk_clk),                                         //             clk.clk
		.reset                   (mm_bridge_0_reset_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (i2c_0_avalon_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (i2c_0_avalon_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (i2c_0_avalon_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (i2c_0_avalon_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (i2c_0_avalon_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (i2c_0_avalon_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (i2c_0_avalon_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (i2c_0_avalon_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (i2c_0_avalon_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (i2c_0_avalon_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (i2c_0_avalon_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (i2c_0_avalon_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (i2c_0_avalon_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (i2c_0_avalon_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (i2c_0_avalon_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (i2c_0_avalon_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (i2c_0_avalon_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (i2c_0_avalon_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (i2c_0_avalon_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (i2c_0_avalon_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (i2c_0_avalon_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (i2c_0_avalon_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (i2c_0_avalon_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (i2c_0_avalon_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (i2c_0_avalon_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (i2c_0_avalon_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (i2c_0_avalon_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (i2c_0_avalon_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (i2c_0_avalon_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (i2c_0_avalon_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (i2c_0_avalon_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (i2c_0_avalon_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                      // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                      //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                       //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                      //                .error
		.rdata_fifo_src_ready    (i2c_0_avalon_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (i2c_0_avalon_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (i2c_0_avalon_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (51),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) i2c_0_avalon_slave_agent_rsp_fifo (
		.clk               (sysclk_clk_clk),                                      //       clk.clk
		.reset             (mm_bridge_0_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (i2c_0_avalon_slave_agent_rf_source_data),             //        in.data
		.in_valid          (i2c_0_avalon_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (i2c_0_avalon_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (i2c_0_avalon_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (i2c_0_avalon_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (i2c_0_avalon_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (i2c_0_avalon_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (i2c_0_avalon_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (i2c_0_avalon_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (i2c_0_avalon_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	trdb_d5m_mm_interconnect_0_router router (
		.sink_ready         (mm_bridge_0_m0_agent_cp_ready),                 //      sink.ready
		.sink_valid         (mm_bridge_0_m0_agent_cp_valid),                 //          .valid
		.sink_data          (mm_bridge_0_m0_agent_cp_data),                  //          .data
		.sink_startofpacket (mm_bridge_0_m0_agent_cp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (mm_bridge_0_m0_agent_cp_endofpacket),           //          .endofpacket
		.clk                (sysclk_clk_clk),                                //       clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                              //       src.ready
		.src_valid          (router_src_valid),                              //          .valid
		.src_data           (router_src_data),                               //          .data
		.src_channel        (router_src_channel),                            //          .channel
		.src_startofpacket  (router_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                         //          .endofpacket
	);

	trdb_d5m_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (cmos_sensor_acquisition_0_avalon_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (cmos_sensor_acquisition_0_avalon_slave_agent_rp_valid),         //          .valid
		.sink_data          (cmos_sensor_acquisition_0_avalon_slave_agent_rp_data),          //          .data
		.sink_startofpacket (cmos_sensor_acquisition_0_avalon_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cmos_sensor_acquisition_0_avalon_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (sysclk_clk_clk),                                                //       clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.src_ready          (router_001_src_ready),                                          //       src.ready
		.src_valid          (router_001_src_valid),                                          //          .valid
		.src_data           (router_001_src_data),                                           //          .data
		.src_channel        (router_001_src_channel),                                        //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                  //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                     //          .endofpacket
	);

	trdb_d5m_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (i2c_0_avalon_slave_agent_rp_ready),             //      sink.ready
		.sink_valid         (i2c_0_avalon_slave_agent_rp_valid),             //          .valid
		.sink_data          (i2c_0_avalon_slave_agent_rp_data),              //          .data
		.sink_startofpacket (i2c_0_avalon_slave_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (i2c_0_avalon_slave_agent_rp_endofpacket),       //          .endofpacket
		.clk                (sysclk_clk_clk),                                //       clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                          //       src.ready
		.src_valid          (router_002_src_valid),                          //          .valid
		.src_data           (router_002_src_data),                           //          .data
		.src_channel        (router_002_src_channel),                        //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                  //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                     //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (63),
		.PKT_DEST_ID_L             (63),
		.PKT_SRC_ID_H              (62),
		.PKT_SRC_ID_L              (62),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (49),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (44),
		.PKT_TRANS_WRITE           (45),
		.MAX_OUTSTANDING_RESPONSES (4),
		.PIPELINED                 (0),
		.ST_DATA_W                 (77),
		.ST_CHANNEL_W              (2),
		.VALID_WIDTH               (2),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) mm_bridge_0_m0_limiter (
		.clk                    (sysclk_clk_clk),                                //       clk.clk
		.reset                  (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                              //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                              //          .valid
		.cmd_sink_data          (router_src_data),                               //          .data
		.cmd_sink_channel       (router_src_channel),                            //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                      //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                        //          .endofpacket
		.cmd_src_ready          (mm_bridge_0_m0_limiter_cmd_src_ready),          //   cmd_src.ready
		.cmd_src_data           (mm_bridge_0_m0_limiter_cmd_src_data),           //          .data
		.cmd_src_channel        (mm_bridge_0_m0_limiter_cmd_src_channel),        //          .channel
		.cmd_src_startofpacket  (mm_bridge_0_m0_limiter_cmd_src_startofpacket),  //          .startofpacket
		.cmd_src_endofpacket    (mm_bridge_0_m0_limiter_cmd_src_endofpacket),    //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                             //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                             //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                           //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                              //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                     //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                       //          .endofpacket
		.rsp_src_ready          (mm_bridge_0_m0_limiter_rsp_src_ready),          //   rsp_src.ready
		.rsp_src_valid          (mm_bridge_0_m0_limiter_rsp_src_valid),          //          .valid
		.rsp_src_data           (mm_bridge_0_m0_limiter_rsp_src_data),           //          .data
		.rsp_src_channel        (mm_bridge_0_m0_limiter_rsp_src_channel),        //          .channel
		.rsp_src_startofpacket  (mm_bridge_0_m0_limiter_rsp_src_startofpacket),  //          .startofpacket
		.rsp_src_endofpacket    (mm_bridge_0_m0_limiter_rsp_src_endofpacket),    //          .endofpacket
		.cmd_src_valid          (mm_bridge_0_m0_limiter_cmd_valid_data)          // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (15),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (33),
		.PKT_BYTE_CNT_H            (24),
		.PKT_BYTE_CNT_L            (22),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (28),
		.PKT_BURST_SIZE_L          (26),
		.PKT_BURST_TYPE_H          (30),
		.PKT_BURST_TYPE_L          (29),
		.PKT_BURSTWRAP_H           (25),
		.PKT_BURSTWRAP_L           (25),
		.PKT_TRANS_COMPRESSED_READ (16),
		.PKT_TRANS_WRITE           (18),
		.PKT_TRANS_READ            (19),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (50),
		.ST_CHANNEL_W              (2),
		.OUT_BYTE_CNT_H            (22),
		.OUT_BURSTWRAP_H           (25),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) i2c_0_avalon_slave_burst_adapter (
		.clk                   (sysclk_clk_clk),                                         //       cr0.clk
		.reset                 (mm_bridge_0_reset_reset_bridge_in_reset_reset),          // cr0_reset.reset
		.sink0_valid           (i2c_0_avalon_slave_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (i2c_0_avalon_slave_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (i2c_0_avalon_slave_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (i2c_0_avalon_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (i2c_0_avalon_slave_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (i2c_0_avalon_slave_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (i2c_0_avalon_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (i2c_0_avalon_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (i2c_0_avalon_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (i2c_0_avalon_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (i2c_0_avalon_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (i2c_0_avalon_slave_burst_adapter_source0_ready)          //          .ready
	);

	trdb_d5m_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (sysclk_clk_clk),                                //        clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (mm_bridge_0_m0_limiter_cmd_src_ready),          //       sink.ready
		.sink_channel       (mm_bridge_0_m0_limiter_cmd_src_channel),        //           .channel
		.sink_data          (mm_bridge_0_m0_limiter_cmd_src_data),           //           .data
		.sink_startofpacket (mm_bridge_0_m0_limiter_cmd_src_startofpacket),  //           .startofpacket
		.sink_endofpacket   (mm_bridge_0_m0_limiter_cmd_src_endofpacket),    //           .endofpacket
		.sink_valid         (mm_bridge_0_m0_limiter_cmd_valid_data),         // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                          //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                          //           .valid
		.src0_data          (cmd_demux_src0_data),                           //           .data
		.src0_channel       (cmd_demux_src0_channel),                        //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                  //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                    //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                          //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                          //           .valid
		.src1_data          (cmd_demux_src1_data),                           //           .data
		.src1_channel       (cmd_demux_src1_channel),                        //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                  //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket)                     //           .endofpacket
	);

	trdb_d5m_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (sysclk_clk_clk),                                //       clk.clk
		.reset               (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                             //       src.ready
		.src_valid           (cmd_mux_src_valid),                             //          .valid
		.src_data            (cmd_mux_src_data),                              //          .data
		.src_channel         (cmd_mux_src_channel),                           //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                     //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                       //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                          //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                          //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                        //          .channel
		.sink0_data          (cmd_demux_src0_data),                           //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                     //          .endofpacket
	);

	trdb_d5m_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (sysclk_clk_clk),                                //       clk.clk
		.reset               (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                         //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                         //          .valid
		.src_data            (cmd_mux_001_src_data),                          //          .data
		.src_channel         (cmd_mux_001_src_channel),                       //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                 //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                   //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                          //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                          //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                        //          .channel
		.sink0_data          (cmd_demux_src1_data),                           //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                     //          .endofpacket
	);

	trdb_d5m_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (sysclk_clk_clk),                                //       clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                          //      sink.ready
		.sink_channel       (router_001_src_channel),                        //          .channel
		.sink_data          (router_001_src_data),                           //          .data
		.sink_startofpacket (router_001_src_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                    //          .endofpacket
		.sink_valid         (router_001_src_valid),                          //          .valid
		.src0_ready         (rsp_demux_src0_ready),                          //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                          //          .valid
		.src0_data          (rsp_demux_src0_data),                           //          .data
		.src0_channel       (rsp_demux_src0_channel),                        //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                  //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                     //          .endofpacket
	);

	trdb_d5m_mm_interconnect_0_rsp_demux rsp_demux_001 (
		.clk                (sysclk_clk_clk),                                         //       clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.sink_ready         (i2c_0_avalon_slave_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (i2c_0_avalon_slave_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (i2c_0_avalon_slave_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (i2c_0_avalon_slave_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (i2c_0_avalon_slave_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (i2c_0_avalon_slave_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                               //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                               //          .valid
		.src0_data          (rsp_demux_001_src0_data),                                //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                             //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                       //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                          //          .endofpacket
	);

	trdb_d5m_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (sysclk_clk_clk),                                //       clk.clk
		.reset               (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                             //       src.ready
		.src_valid           (rsp_mux_src_valid),                             //          .valid
		.src_data            (rsp_mux_src_data),                              //          .data
		.src_channel         (rsp_mux_src_channel),                           //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                     //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                       //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                          //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                          //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                        //          .channel
		.sink0_data          (rsp_demux_src0_data),                           //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                    //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                      //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                      //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                    //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                       //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),              //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket)                 //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (15),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (24),
		.IN_PKT_BYTE_CNT_L             (22),
		.IN_PKT_TRANS_COMPRESSED_READ  (16),
		.IN_PKT_TRANS_WRITE            (18),
		.IN_PKT_BURSTWRAP_H            (25),
		.IN_PKT_BURSTWRAP_L            (25),
		.IN_PKT_BURST_SIZE_H           (28),
		.IN_PKT_BURST_SIZE_L           (26),
		.IN_PKT_RESPONSE_STATUS_H      (46),
		.IN_PKT_RESPONSE_STATUS_L      (45),
		.IN_PKT_TRANS_EXCLUSIVE        (21),
		.IN_PKT_BURST_TYPE_H           (30),
		.IN_PKT_BURST_TYPE_L           (29),
		.IN_PKT_ORI_BURST_SIZE_L       (47),
		.IN_PKT_ORI_BURST_SIZE_H       (49),
		.IN_ST_DATA_W                  (50),
		.OUT_PKT_ADDR_H                (42),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (49),
		.OUT_PKT_TRANS_COMPRESSED_READ (43),
		.OUT_PKT_BURST_SIZE_H          (55),
		.OUT_PKT_BURST_SIZE_L          (53),
		.OUT_PKT_RESPONSE_STATUS_H     (73),
		.OUT_PKT_RESPONSE_STATUS_L     (72),
		.OUT_PKT_TRANS_EXCLUSIVE       (48),
		.OUT_PKT_BURST_TYPE_H          (57),
		.OUT_PKT_BURST_TYPE_L          (56),
		.OUT_PKT_ORI_BURST_SIZE_L      (74),
		.OUT_PKT_ORI_BURST_SIZE_H      (76),
		.OUT_ST_DATA_W                 (77),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) i2c_0_avalon_slave_rsp_width_adapter (
		.clk                  (sysclk_clk_clk),                                         //       clk.clk
		.reset                (mm_bridge_0_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_valid             (router_002_src_valid),                                   //      sink.valid
		.in_channel           (router_002_src_channel),                                 //          .channel
		.in_startofpacket     (router_002_src_startofpacket),                           //          .startofpacket
		.in_endofpacket       (router_002_src_endofpacket),                             //          .endofpacket
		.in_ready             (router_002_src_ready),                                   //          .ready
		.in_data              (router_002_src_data),                                    //          .data
		.out_endofpacket      (i2c_0_avalon_slave_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (i2c_0_avalon_slave_rsp_width_adapter_src_data),          //          .data
		.out_channel          (i2c_0_avalon_slave_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (i2c_0_avalon_slave_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (i2c_0_avalon_slave_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (i2c_0_avalon_slave_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                  // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (42),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (49),
		.IN_PKT_TRANS_COMPRESSED_READ  (43),
		.IN_PKT_TRANS_WRITE            (45),
		.IN_PKT_BURSTWRAP_H            (52),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (55),
		.IN_PKT_BURST_SIZE_L           (53),
		.IN_PKT_RESPONSE_STATUS_H      (73),
		.IN_PKT_RESPONSE_STATUS_L      (72),
		.IN_PKT_TRANS_EXCLUSIVE        (48),
		.IN_PKT_BURST_TYPE_H           (57),
		.IN_PKT_BURST_TYPE_L           (56),
		.IN_PKT_ORI_BURST_SIZE_L       (74),
		.IN_PKT_ORI_BURST_SIZE_H       (76),
		.IN_ST_DATA_W                  (77),
		.OUT_PKT_ADDR_H                (15),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (24),
		.OUT_PKT_BYTE_CNT_L            (22),
		.OUT_PKT_TRANS_COMPRESSED_READ (16),
		.OUT_PKT_BURST_SIZE_H          (28),
		.OUT_PKT_BURST_SIZE_L          (26),
		.OUT_PKT_RESPONSE_STATUS_H     (46),
		.OUT_PKT_RESPONSE_STATUS_L     (45),
		.OUT_PKT_TRANS_EXCLUSIVE       (21),
		.OUT_PKT_BURST_TYPE_H          (30),
		.OUT_PKT_BURST_TYPE_L          (29),
		.OUT_PKT_ORI_BURST_SIZE_L      (47),
		.OUT_PKT_ORI_BURST_SIZE_H      (49),
		.OUT_ST_DATA_W                 (50),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) i2c_0_avalon_slave_cmd_width_adapter (
		.clk                  (sysclk_clk_clk),                                         //       clk.clk
		.reset                (mm_bridge_0_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_valid             (cmd_mux_001_src_valid),                                  //      sink.valid
		.in_channel           (cmd_mux_001_src_channel),                                //          .channel
		.in_startofpacket     (cmd_mux_001_src_startofpacket),                          //          .startofpacket
		.in_endofpacket       (cmd_mux_001_src_endofpacket),                            //          .endofpacket
		.in_ready             (cmd_mux_001_src_ready),                                  //          .ready
		.in_data              (cmd_mux_001_src_data),                                   //          .data
		.out_endofpacket      (i2c_0_avalon_slave_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (i2c_0_avalon_slave_cmd_width_adapter_src_data),          //          .data
		.out_channel          (i2c_0_avalon_slave_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (i2c_0_avalon_slave_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (i2c_0_avalon_slave_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (i2c_0_avalon_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                  // (terminated)
	);

	trdb_d5m_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (sysclk_clk_clk),                                                    // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_0_reset_reset_bridge_in_reset_reset),                     // in_rst_0.reset
		.in_0_data      (cmos_sensor_acquisition_0_avalon_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cmos_sensor_acquisition_0_avalon_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cmos_sensor_acquisition_0_avalon_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                                      //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                                     //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                                     //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                                      //         .error
	);

	trdb_d5m_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (10),
		.inUsePackets    (0),
		.inDataWidth     (10),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (10),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (sysclk_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (i2c_0_avalon_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (i2c_0_avalon_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (i2c_0_avalon_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),              //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),             //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),             //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)              //         .error
	);

endmodule
