--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.251 ns
From           : FLAGC
To             : SLWR~reg0
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 25.067 ns
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27
To             : DEBUG_LED2
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 12.408 ns
From           : MCLK_12MHZ
To             : CLK_MCLK
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 9.691 ns
From           : ADC_OVERLOAD
To             : Tx_control_1[0]
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : 0.363 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 49.74 MHz ( period = 20.106 ns )
From           : CCcount[1]
To             : CC~reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'MCLK_12MHZ'
Slack          : 2.260 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 61.30 MHz ( period = 16.312 ns )
From           : CCcount[1]
To             : CC~reg0
From Clock     : MCLK_12MHZ
To Clock       : MCLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'SPI_SCK'
Slack          : 14.869 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 167.67 MHz ( period = 5.964 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 16.113 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 211.86 MHz ( period = 4.720 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'PCLK_12MHZ'
Slack          : 32.638 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : 67.92 MHz ( period = 14.724 ns )
From           : CCcount[1]
To             : CC~reg0
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 32.739 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 62.89 MHz ( period = 15.902 ns )
From           : CCcount[1]
To             : CC~reg0
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : -5.343 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]
To             : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 1164

Type           : Clock Hold: 'MCLK_12MHZ'
Slack          : -3.446 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]
To             : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]
From Clock     : MCLK_12MHZ
To Clock       : MCLK_12MHZ
Failed Paths   : 250

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : -3.241 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]
To             : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 230

Type           : Clock Hold: 'PCLK_12MHZ'
Slack          : -2.652 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]
To             : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 174

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 1.205 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1818

--------------------------------------------------------------------------------------

