
*** Running vivado
    with args -log SMASH_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SMASH_TOP.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source SMASH_TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.785 ; gain = 118.316
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/IPrepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/utils_1/imports/synth_1/SMASH_TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/utils_1/imports/synth_1/SMASH_TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SMASH_TOP -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19464
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.969 ; gain = 408.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SMASH_TOP' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/new/SMASH_TOP.sv:24]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_ball' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_axi_uartlite_0_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_axi_uartlite_0_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_clk_wiz_1_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_clk_wiz_1_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_axi_gpio_0_1' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_axi_gpio_0_1' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_axi_gpio_0_2' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_axi_gpio_0_2' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_axi_gpio_0_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_axi_gpio_0_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_mdm_1_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_mdm_1_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_microblaze_0_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_microblaze_0_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_microblaze_0_axi_intc_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_microblaze_0_axi_intc_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_microblaze_0_axi_periph_0' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_16FT3F1' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_16FT3F1' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_8OVOPA' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_8OVOPA' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_LAYXQI' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_LAYXQI' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1KG0K5L' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1KG0K5L' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1TH6SEA' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1TH6SEA' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_U2BSW1' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_U2BSW1' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_HOT4ZP' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_HOT4ZP' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8TKQHD' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8TKQHD' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_xbar_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_xbar_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ball_xbar_0' is unconnected for instance 'xbar' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ball_xbar_0' is unconnected for instance 'xbar' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_ball_xbar_0' has 40 connections declared, but only 38 given [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_microblaze_0_axi_periph_0' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_GMYH4D' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_dlmb_bram_if_cntlr_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_dlmb_v10_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_dlmb_v10_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_ball_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_ball_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_ilmb_bram_if_cntlr_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_ilmb_v10_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_ilmb_v10_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_ball_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_ball_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_lmb_bram_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_lmb_bram_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_ball_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_ball_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_ball_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_GMYH4D' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_rst_clk_wiz_1_100M_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_ball_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1532]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_ball_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1532]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_ball_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1532]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_axi_quad_spi_0_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_axi_quad_spi_0_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_ball_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1541]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_ball_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1541]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_ball_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1541]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_ball_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1541]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_ball_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1541]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_ball_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1541]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_axi_timer_0_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_axi_timer_0_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/mb_ball_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_ball_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1570]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_ball_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1570]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_ball_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1570]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_ball_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:1570]
INFO: [Synth 8-6157] synthesizing module 'mb_ball_xlconcat_0_0' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_xlconcat_0_0/synth/mb_ball_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball_xlconcat_0_0' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_xlconcat_0_0/synth/mb_ball_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_ball' (0#1) [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/new/SMASH_TOP.sv:129]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/new/SMASH_TOP.sv:129]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-29432-Amadeus/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Mario_State' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_State.sv:21]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_State.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'Mario_State' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_State.sv:21]
WARNING: [Synth 8-7071] port 'jump_on_mario' of module 'Mario_State' is unconnected for instance 'Mario_State0' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/new/SMASH_TOP.sv:168]
WARNING: [Synth 8-7023] instance 'Mario_State0' of module 'Mario_State' has 8 connections declared, but only 7 given [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/new/SMASH_TOP.sv:168]
INFO: [Synth 8-6157] synthesizing module 'Luigi_State' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Luigi_State.sv:21]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Luigi_State.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'Luigi_State' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Luigi_State.sv:21]
INFO: [Synth 8-6157] synthesizing module 'Mario' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'Mario' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario.sv:17]
INFO: [Synth 8-6157] synthesizing module 'Luigi' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Luigi.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'Luigi' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Luigi.sv:17]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'Mario_Stationary_RAM' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/ram.sv:7]
INFO: [Synth 8-3876] $readmem data file 'Mario.txt' is read successfully [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/ram.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Mario_Stationary_RAM' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/ram.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Mario_Walking_RAM1' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_running_1ROM.sv:7]
INFO: [Synth 8-3876] $readmem data file 'Mario_running_1.txt' is read successfully [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_running_1ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Mario_Walking_RAM1' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_running_1ROM.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Mario_Walking_RAM2' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_running_2ROM.sv:7]
INFO: [Synth 8-3876] $readmem data file 'Mario_running_2.txt' is read successfully [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_running_2ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Mario_Walking_RAM2' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_running_2ROM.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Mario_Walking_RAM3' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_running_3ROM.sv:7]
INFO: [Synth 8-3876] $readmem data file 'Mario_running_3.txt' is read successfully [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_running_3ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Mario_Walking_RAM3' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_running_3ROM.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Smash_Background' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Smash_Background.sv:7]
INFO: [Synth 8-3876] $readmem data file 'smash_bros_background_2_final.txt' is read successfully [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Smash_Background.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Smash_Background' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Smash_Background.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Mario_Jumping_RAM1' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_jumpingROM.sv:7]
INFO: [Synth 8-3876] $readmem data file 'Mario_jumping.txt' is read successfully [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_jumpingROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Mario_Jumping_RAM1' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_jumpingROM.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Mario_Punching_1_RAM1' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_punching_1ROM.sv:7]
INFO: [Synth 8-3876] $readmem data file 'Mario_punching_1.txt' is read successfully [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_punching_1ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Mario_Punching_1_RAM1' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_punching_1ROM.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Mario_Punching_2_RAM1' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_punching_2ROM.sv:7]
INFO: [Synth 8-3876] $readmem data file 'Mario_punching_2.txt' is read successfully [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_punching_2ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Mario_Punching_2_RAM1' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario_punching_2ROM.sv:7]
INFO: [Synth 8-6157] synthesizing module 'number_font_rom' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/number_font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'number_font_rom' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/number_font_rom.sv:1]
WARNING: [Synth 8-689] width (36) of port connection 'addr' does not match port width (8) of module 'number_font_rom' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Color_Mapper.sv:215]
WARNING: [Synth 8-689] width (36) of port connection 'addr' does not match port width (8) of module 'number_font_rom' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Color_Mapper.sv:216]
WARNING: [Synth 8-689] width (36) of port connection 'addr' does not match port width (8) of module 'number_font_rom' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Color_Mapper.sv:217]
INFO: [Synth 8-6157] synthesizing module 'Palette_Mario' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Palette_Mario.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Palette_Mario' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Palette_Mario.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Palette_Luigi' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Palette_Luigi.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Palette_Luigi' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Palette_Luigi.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Palette_Background' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Palette_Background.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Palette_Background.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'Palette_Background' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Palette_Background.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'Key_Hierarchy_Mario' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Key_Heirarchy_Mario.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Key_Hierarchy_Mario' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Key_Heirarchy_Mario.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Key_Hierarchy_Luigi' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Key_Hierarchy_Luigi.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Key_Hierarchy_Luigi' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Key_Hierarchy_Luigi.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Game_Logic' [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Game_Logic.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Game_Logic' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Game_Logic.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'SMASH_TOP' (0#1) [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/new/SMASH_TOP.sv:24]
WARNING: [Synth 8-7137] Register Mario_Jump_Counter_Tracker_reg in module Mario has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Mario.sv:242]
WARNING: [Synth 8-6014] Unused sequential element Luigi_Yeet_Left_reg was removed.  [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Luigi.sv:145]
WARNING: [Synth 8-7137] Register Luigi_Jump_Counter_Tracker_reg in module Luigi has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Luigi.sv:235]
WARNING: [Synth 8-6014] Unused sequential element Lowest_Number_reg was removed.  [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Color_Mapper.sv:162]
WARNING: [Synth 8-6014] Unused sequential element Index_Second_reg was removed.  [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Color_Mapper.sv:164]
WARNING: [Synth 8-6014] Unused sequential element Second_Number_reg was removed.  [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Color_Mapper.sv:183]
WARNING: [Synth 8-6014] Unused sequential element Index_Highest_reg was removed.  [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Color_Mapper.sv:185]
WARNING: [Synth 8-6014] Unused sequential element Highest_Number_reg was removed.  [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/sources_1/imports/design_source/Color_Mapper.sv:204]
WARNING: [Synth 8-7129] Port Mario_size_Y[9] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_size_Y[8] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_size_Y[7] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_size_Y[6] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_size_Y[5] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_size_Y[4] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_size_Y[3] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_size_Y[2] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_size_Y[1] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_size_Y[0] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Invert_Left in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Invert_Left in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_size_Y[9] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_size_Y[8] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_size_Y[7] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_size_Y[6] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_size_Y[5] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_size_Y[4] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_size_Y[3] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_size_Y[2] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_size_Y[1] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_size_Y[0] in module Game_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Movement_Lockout in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[25] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[24] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[23] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[22] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[21] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[20] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[19] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[18] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[17] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[16] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[15] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[14] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[13] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[12] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[11] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[10] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Fall_Counter[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[25] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[24] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[23] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[22] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[21] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[20] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[19] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[18] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[17] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[16] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[15] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[14] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[13] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[12] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[11] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[10] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Fall_Counter[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent_Plus[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent_Plus[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent_Plus[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mario_Percent_Plus[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent_Plus[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent_Plus[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent_Plus[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Luigi_Percent_Plus[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2231.977 ; gain = 791.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2231.977 ; gain = 791.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2231.977 ; gain = 791.723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2231.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_microblaze_0_0/mb_ball_microblaze_0_0/mb_ball_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_microblaze_0_0/mb_ball_microblaze_0_0/mb_ball_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_dlmb_v10_0/mb_ball_dlmb_v10_0/mb_ball_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_dlmb_v10_0/mb_ball_dlmb_v10_0/mb_ball_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_ilmb_v10_0/mb_ball_ilmb_v10_0/mb_ball_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_ilmb_v10_0/mb_ball_ilmb_v10_0/mb_ball_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_dlmb_bram_if_cntlr_0/mb_ball_dlmb_bram_if_cntlr_0/mb_ball_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_dlmb_bram_if_cntlr_0/mb_ball_dlmb_bram_if_cntlr_0/mb_ball_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_ilmb_bram_if_cntlr_0/mb_ball_ilmb_bram_if_cntlr_0/mb_ball_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_ilmb_bram_if_cntlr_0/mb_ball_ilmb_bram_if_cntlr_0/mb_ball_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_lmb_bram_0/mb_ball_lmb_bram_0/mb_ball_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_lmb_bram_0/mb_ball_lmb_bram_0/mb_ball_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_xbar_0/mb_ball_xbar_0/mb_ball_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_xbar_0/mb_ball_xbar_0/mb_ball_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_microblaze_0_axi_intc_0/mb_ball_microblaze_0_axi_intc_0/mb_ball_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_microblaze_0_axi_intc_0/mb_ball_microblaze_0_axi_intc_0/mb_ball_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_mdm_1_0/mb_ball_mdm_1_0/mb_ball_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_mdm_1_0/mb_ball_mdm_1_0/mb_ball_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_clk_wiz_1_0/mb_ball_clk_wiz_1_0/mb_ball_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_clk_wiz_1_0/mb_ball_clk_wiz_1_0/mb_ball_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_rst_clk_wiz_1_100M_0/mb_ball_rst_clk_wiz_1_100M_0/mb_ball_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_rst_clk_wiz_1_100M_0/mb_ball_rst_clk_wiz_1_100M_0/mb_ball_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_uartlite_0_0/mb_ball_axi_uartlite_0_0/mb_ball_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_uartlite_0_0/mb_ball_axi_uartlite_0_0/mb_ball_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_gpio_0_0/mb_ball_axi_gpio_0_0/mb_ball_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_gpio_0_0/mb_ball_axi_gpio_0_0/mb_ball_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_gpio_0_1/mb_ball_axi_gpio_0_1/mb_ball_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_gpio_0_1/mb_ball_axi_gpio_0_1/mb_ball_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_gpio_0_2/mb_ball_axi_gpio_0_2/mb_ball_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_gpio_0_2/mb_ball_axi_gpio_0_2/mb_ball_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_timer_0_0/mb_ball_axi_timer_0_0/mb_ball_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_timer_0_0/mb_ball_axi_timer_0_0/mb_ball_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_quad_spi_0_0/mb_ball_axi_quad_spi_0_0/mb_ball_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_axi_quad_spi_0_0/mb_ball_axi_quad_spi_0_0/mb_ball_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Finished Parsing XDC File [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SMASH_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SMASH_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2297.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2297.734 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2298.625 ; gain = 858.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2298.625 ; gain = 858.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2298.625 ; gain = 858.371
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Mario_State'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Luigi_State'
DSP Debug: swapped A/B pins for adder 000001A3836F6E10
DSP Debug: swapped A/B pins for adder 000001A3848331F0
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  Mario_Stationary_Right |                 0000000000000001 |                            00000
        Mario_Walk_Left1 |                 0000000000000010 |                            00101
        Mario_Walk_Left2 |                 0000000000000100 |                            00110
        Mario_Walk_Left3 |                 0000000000001000 |                            00111
   Mario_Stationary_Left |                 0000000000010000 |                            00001
       Mario_Walk_Right1 |                 0000000000100000 |                            00010
       Mario_Walk_Right2 |                 0000000001000000 |                            00011
       Mario_Walk_Right3 |                 0000000010000000 |                            00100
        Mario_Jump_Right |                 0000000100000000 |                            01010
        Mario_Fall_Right |                 0000001000000000 |                            01001
         Mario_Fall_Left |                 0000010000000000 |                            01000
       Mario_Punch1_Left |                 0000100000000000 |                            01110
      Mario_Punch1_Right |                 0001000000000000 |                            01100
       Mario_Punch2_Left |                 0010000000000000 |                            01111
      Mario_Punch2_Right |                 0100000000000000 |                            01101
         Mario_Jump_Left |                 1000000000000000 |                            01011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'Mario_State'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  Luigi_Stationary_Right |                 0000000000000001 |                            00000
        Luigi_Walk_Left1 |                 0000000000000010 |                            00101
        Luigi_Walk_Left2 |                 0000000000000100 |                            00110
        Luigi_Walk_Left3 |                 0000000000001000 |                            00111
   Luigi_Stationary_Left |                 0000000000010000 |                            00001
       Luigi_Walk_Right1 |                 0000000000100000 |                            00010
       Luigi_Walk_Right2 |                 0000000001000000 |                            00011
       Luigi_Walk_Right3 |                 0000000010000000 |                            00100
        Luigi_Jump_Right |                 0000000100000000 |                            01010
        Luigi_Fall_Right |                 0000001000000000 |                            01001
         Luigi_Fall_Left |                 0000010000000000 |                            01000
       Luigi_Punch1_Left |                 0000100000000000 |                            01110
      Luigi_Punch1_Right |                 0001000000000000 |                            01100
       Luigi_Punch2_Left |                 0010000000000000 |                            01111
      Luigi_Punch2_Right |                 0100000000000000 |                            01101
         Luigi_Jump_Left |                 1000000000000000 |                            01011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'Luigi_State'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:09 . Memory (MB): peak = 2451.430 ; gain = 1011.176
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'color_instance/lowest_number_font_rom' (number_font_rom) to 'color_instance/second_number_font_rom'
INFO: [Synth 8-223] decloning instance 'color_instance/lowest_number_font_rom' (number_font_rom) to 'color_instance/highest_number_font_rom'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 22    
	   2 Input   13 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 30    
	   2 Input   10 Bit       Adders := 22    
	   3 Input   10 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 6     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 11    
+---ROMs : 
	                    ROMs := 8     
+---Muxes : 
	  96 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 2     
	   7 Input   12 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	 256 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 5     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	  16 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 11    
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 37    
	   5 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 4     
	  16 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Mario_address0, operation Mode is: (C:0x3c)+A*(B:0x3c).
DSP Report: operator Mario_address0 is absorbed into DSP Mario_address0.
DSP Report: operator Mario_address1 is absorbed into DSP Mario_address0.
DSP Report: Generating DSP Mario_address0, operation Mode is: C+A*(B:0x3c).
DSP Report: operator Mario_address0 is absorbed into DSP Mario_address0.
DSP Report: operator Mario_address1 is absorbed into DSP Mario_address0.
DSP Report: Generating DSP Luigi_address0, operation Mode is: (C:0x3c)+A*(B:0x3c).
DSP Report: operator Luigi_address0 is absorbed into DSP Luigi_address0.
DSP Report: operator Luigi_address1 is absorbed into DSP Luigi_address0.
DSP Report: Generating DSP Luigi_address0, operation Mode is: C+A*(B:0x3c).
DSP Report: operator Luigi_address0 is absorbed into DSP Luigi_address0.
DSP Report: operator Luigi_address1 is absorbed into DSP Luigi_address0.
DSP Report: Generating DSP Background_address, operation Mode is: C+A*(B:0x280).
DSP Report: operator Background_address is absorbed into DSP Background_address.
DSP Report: operator Background_address0 is absorbed into DSP Background_address.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_State_reg[8]) is unused and will be removed from module Mario_State.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2491.383 ; gain = 1051.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+-----------------------------------+---------------+----------------+
|Module Name      | RTL Object                        | Depth x Width | Implemented As | 
+-----------------+-----------------------------------+---------------+----------------+
|Smash_Background | data_Out_reg                      | 524288x3      | Block RAM      | 
|color_mapper     | Mario_Punching2_ROM/data_Out_reg  | 8192x2        | Block RAM      | 
|color_mapper     | Mario_Punching1_ROM/data_Out_reg  | 8192x2        | Block RAM      | 
|color_mapper     | Mario_Jumping_ROM/data_Out_reg    | 8192x2        | Block RAM      | 
|color_mapper     | Mario_Walking3_ROM/data_Out_reg   | 8192x2        | Block RAM      | 
|color_mapper     | Mario_Walking2_ROM/data_Out_reg   | 8192x2        | Block RAM      | 
|color_mapper     | Mario_Walking1_ROM/data_Out_reg   | 8192x2        | Block RAM      | 
|color_mapper     | Mario_Stationary_ROM/data_Out_reg | 8192x2        | Block RAM      | 
+-----------------+-----------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_mapper | (C:0x3c)+A*(B:0x3c) | 13     | 6      | 6      | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper | C+A*(B:0x3c)        | 13     | 6      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper | (C:0x3c)+A*(B:0x3c) | 13     | 6      | 6      | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper | C+A*(B:0x3c)        | 13     | 6      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper | C+A*(B:0x280)       | 10     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:33 . Memory (MB): peak = 2491.383 ; gain = 1051.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 2494.676 ; gain = 1054.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Smash_Background0/data_Out_reg_9_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Mario_Punching2_ROM/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Mario_Punching1_ROM/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Mario_Jumping_ROM/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Mario_Walking3_ROM/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Mario_Walking2_ROM/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Mario_Walking1_ROM/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/Mario_Stationary_ROM/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:36 . Memory (MB): peak = 2494.676 ; gain = 1054.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 2494.676 ; gain = 1054.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 2494.676 ; gain = 1054.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 2494.676 ; gain = 1054.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 2494.676 ; gain = 1054.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 2494.676 ; gain = 1054.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 2494.676 ; gain = 1054.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_mapper | C+A*B       | 13     | 6      | 6      | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper | C+A*B       | 13     | 6      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper | C+A*B       | 13     | 6      | 6      | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper | C+A*B       | 13     | 6      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper | C+A*B       | 10     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |mb_ball_xbar_0                  |         1|
|2     |mb_ball_axi_uartlite_0_0        |         1|
|3     |mb_ball_clk_wiz_1_0             |         1|
|4     |mb_ball_axi_gpio_0_1            |         1|
|5     |mb_ball_axi_gpio_0_2            |         1|
|6     |mb_ball_axi_gpio_0_0            |         1|
|7     |mb_ball_mdm_1_0                 |         1|
|8     |mb_ball_microblaze_0_0          |         1|
|9     |mb_ball_microblaze_0_axi_intc_0 |         1|
|10    |mb_ball_rst_clk_wiz_1_100M_0    |         1|
|11    |mb_ball_axi_quad_spi_0_0        |         1|
|12    |mb_ball_axi_timer_0_0           |         1|
|13    |mb_ball_dlmb_bram_if_cntlr_0    |         1|
|14    |mb_ball_dlmb_v10_0              |         1|
|15    |mb_ball_ilmb_bram_if_cntlr_0    |         1|
|16    |mb_ball_ilmb_v10_0              |         1|
|17    |mb_ball_lmb_bram_0              |         1|
|18    |clk_wiz_0                       |         1|
|19    |hdmi_tx_0                       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |clk_wiz                       |     1|
|2     |hdmi_tx                       |     1|
|3     |mb_ball_axi_gpio_0            |     3|
|6     |mb_ball_axi_quad_spi_0        |     1|
|7     |mb_ball_axi_timer_0           |     1|
|8     |mb_ball_axi_uartlite_0        |     1|
|9     |mb_ball_clk_wiz_1             |     1|
|10    |mb_ball_dlmb_bram_if_cntlr    |     1|
|11    |mb_ball_dlmb_v10              |     1|
|12    |mb_ball_ilmb_bram_if_cntlr    |     1|
|13    |mb_ball_ilmb_v10              |     1|
|14    |mb_ball_lmb_bram              |     1|
|15    |mb_ball_mdm_1                 |     1|
|16    |mb_ball_microblaze_0          |     1|
|17    |mb_ball_microblaze_0_axi_intc |     1|
|18    |mb_ball_rst_clk_wiz_1_100M    |     1|
|19    |mb_ball_xbar                  |     1|
|20    |BUFG                          |     1|
|21    |CARRY4                        |   274|
|22    |DSP48E1                       |     5|
|23    |LUT1                          |    96|
|24    |LUT2                          |   453|
|25    |LUT3                          |   147|
|26    |LUT4                          |   337|
|27    |LUT5                          |   250|
|28    |LUT6                          |   396|
|29    |RAMB18E1                      |     7|
|36    |RAMB36E1                      |    30|
|58    |FDCE                          |    51|
|59    |FDPE                          |    12|
|60    |FDRE                          |   257|
|61    |FDSE                          |     2|
|62    |IBUF                          |     4|
|63    |OBUF                          |    29|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 2494.676 ; gain = 1054.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 2494.676 ; gain = 987.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 2494.676 ; gain = 1054.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2503.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 316 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2507.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: eff9a03b
INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:50 . Memory (MB): peak = 2507.559 ; gain = 1442.734
INFO: [Common 17-1381] The checkpoint 'C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/SMASH_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SMASH_TOP_utilization_synth.rpt -pb SMASH_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 19:30:37 2023...
