<?xml version="1.0"?>
<Project Version="1" Minor="3" DIGEST="">
	<TOOL_VERSION Version="2018.2"/>
	<MODE Name="Post-Synthesis"/>
	<SYSTEMINFO BOARD="tul.com.tw:pynq-z2:1.0" PART="xc7z020clg400-1" ARCH="zynq" PACKAGE="clg400" DEVICE="7z020" SPEED="-1" LUT="53200" FF="106400" BRAM="140" DSP="220"/>
	<HIERARCHY Name="GULF_Eval_Board_top"/>
	<File Type="HW_HANDOFF" Name="GULF_Eval_Board.hwh" DESIGN_HIERARCHY="u_dut/GULF_Eval_Board_i" BD_TYPE="DEFAULT_BD"/>
	<File Type="BD_TCL" Name="GULF_Eval_Board_bd.tcl"/>
	<File Type="PS_FSBL_INIT" Name="ps7_init.c"/>
	<File Type="PS_FSBL_INIT" Name="ps7_init.h"/>
	<File Type="PS_FSBL_INIT_GPL" Name="ps7_init_gpl.c"/>
	<File Type="PS_FSBL_INIT_GPL" Name="ps7_init_gpl.h"/>
	<File Type="PS_INIT_HELP" Name="ps7_init.html"/>
	<File Type="PS_XMD_INIT" Name="ps7_init.tcl"/>
	<File Type="BIT" Name="GULF_Eval_Board_top.bit"/>
	<DRIVERS>
		<DRIVER IP_VLNV="xilinx.com:user:axi_data_transfer:3.0">
			<File PATH="drivers/axi_data_transfer_v1_0/data/axi_data_transfer.mdd"/>
			<File PATH="drivers/axi_data_transfer_v1_0/data/axi_data_transfer.tcl"/>
			<File PATH="drivers/axi_data_transfer_v1_0/src/Makefile"/>
			<File PATH="drivers/axi_data_transfer_v1_0/src/axi_data_transfer.h"/>
			<File PATH="drivers/axi_data_transfer_v1_0/src/axi_data_transfer.c"/>
			<File PATH="drivers/axi_data_transfer_v1_0/src/axi_data_transfer_selftest.c"/>
		</DRIVER>
	</DRIVERS>
	<BOARD Type="NotIntegrated">
		<BASEBOARD Name="tul.com.tw:pynq-z2:1.0">
		</BASEBOARD>
	</BOARD>
	<USEDRESOURCES LUT="0" FF="12445" BRAM="18" DSP="0"/>
</Project>

