#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* I2C_SCB */
I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2C_SCB_IRQ */
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_SCBCLK */
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_SCBCLK__DIV_ID EQU 0x00000040
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* I2C_scl */
I2C_scl__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_scl__0__HSIOM_MASK EQU 0x00F00000
I2C_scl__0__HSIOM_SHIFT EQU 20
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_scl__0__MASK EQU 0x20
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_scl__0__PORT EQU 3
I2C_scl__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_scl__0__SHIFT EQU 5
I2C_scl__DR EQU CYREG_GPIO_PRT3_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_scl__MASK EQU 0x20
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__PC EQU CYREG_GPIO_PRT3_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_scl__PORT EQU 3
I2C_scl__PS EQU CYREG_GPIO_PRT3_PS
I2C_scl__SHIFT EQU 5

/* I2C_sda */
I2C_sda__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_sda__0__HSIOM_MASK EQU 0x000F0000
I2C_sda__0__HSIOM_SHIFT EQU 16
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__MASK EQU 0x10
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__0__PORT EQU 3
I2C_sda__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__0__SHIFT EQU 4
I2C_sda__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__MASK EQU 0x10
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__PORT EQU 3
I2C_sda__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__SHIFT EQU 4

/* DEBUG_rx */
DEBUG_rx__0__DR EQU CYREG_GPIO_PRT1_DR
DEBUG_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DEBUG_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DEBUG_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DEBUG_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DEBUG_rx__0__HSIOM_MASK EQU 0x000F0000
DEBUG_rx__0__HSIOM_SHIFT EQU 16
DEBUG_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
DEBUG_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DEBUG_rx__0__MASK EQU 0x10
DEBUG_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DEBUG_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DEBUG_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DEBUG_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DEBUG_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DEBUG_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DEBUG_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DEBUG_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DEBUG_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DEBUG_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DEBUG_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DEBUG_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DEBUG_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DEBUG_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DEBUG_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DEBUG_rx__0__PC EQU CYREG_GPIO_PRT1_PC
DEBUG_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DEBUG_rx__0__PORT EQU 1
DEBUG_rx__0__PS EQU CYREG_GPIO_PRT1_PS
DEBUG_rx__0__SHIFT EQU 4
DEBUG_rx__DR EQU CYREG_GPIO_PRT1_DR
DEBUG_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DEBUG_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DEBUG_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DEBUG_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_rx__INTR EQU CYREG_GPIO_PRT1_INTR
DEBUG_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DEBUG_rx__MASK EQU 0x10
DEBUG_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DEBUG_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DEBUG_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DEBUG_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DEBUG_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DEBUG_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DEBUG_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DEBUG_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DEBUG_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DEBUG_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DEBUG_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DEBUG_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DEBUG_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DEBUG_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DEBUG_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DEBUG_rx__PC EQU CYREG_GPIO_PRT1_PC
DEBUG_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
DEBUG_rx__PORT EQU 1
DEBUG_rx__PS EQU CYREG_GPIO_PRT1_PS
DEBUG_rx__SHIFT EQU 4

/* DEBUG_SCB */
DEBUG_SCB__CTRL EQU CYREG_SCB0_CTRL
DEBUG_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
DEBUG_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
DEBUG_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
DEBUG_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
DEBUG_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
DEBUG_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
DEBUG_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
DEBUG_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
DEBUG_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
DEBUG_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
DEBUG_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
DEBUG_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
DEBUG_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
DEBUG_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
DEBUG_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
DEBUG_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
DEBUG_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
DEBUG_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
DEBUG_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
DEBUG_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
DEBUG_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
DEBUG_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
DEBUG_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
DEBUG_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
DEBUG_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
DEBUG_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
DEBUG_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
DEBUG_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
DEBUG_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
DEBUG_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
DEBUG_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
DEBUG_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
DEBUG_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
DEBUG_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
DEBUG_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
DEBUG_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
DEBUG_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
DEBUG_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
DEBUG_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
DEBUG_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
DEBUG_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
DEBUG_SCB__INTR_M EQU CYREG_SCB0_INTR_M
DEBUG_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
DEBUG_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
DEBUG_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
DEBUG_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
DEBUG_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
DEBUG_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
DEBUG_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
DEBUG_SCB__INTR_S EQU CYREG_SCB0_INTR_S
DEBUG_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
DEBUG_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
DEBUG_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
DEBUG_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
DEBUG_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
DEBUG_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
DEBUG_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
DEBUG_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
DEBUG_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
DEBUG_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
DEBUG_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
DEBUG_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
DEBUG_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
DEBUG_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
DEBUG_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
DEBUG_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
DEBUG_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
DEBUG_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
DEBUG_SCB__SS0_POSISTION EQU 0
DEBUG_SCB__SS1_POSISTION EQU 1
DEBUG_SCB__SS2_POSISTION EQU 2
DEBUG_SCB__SS3_POSISTION EQU 3
DEBUG_SCB__STATUS EQU CYREG_SCB0_STATUS
DEBUG_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
DEBUG_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
DEBUG_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
DEBUG_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
DEBUG_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
DEBUG_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
DEBUG_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
DEBUG_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
DEBUG_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* DEBUG_SCBCLK */
DEBUG_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
DEBUG_SCBCLK__DIV_ID EQU 0x00000041
DEBUG_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
DEBUG_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* DEBUG_tx */
DEBUG_tx__0__DR EQU CYREG_GPIO_PRT1_DR
DEBUG_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DEBUG_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DEBUG_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DEBUG_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DEBUG_tx__0__HSIOM_MASK EQU 0x00F00000
DEBUG_tx__0__HSIOM_SHIFT EQU 20
DEBUG_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
DEBUG_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DEBUG_tx__0__MASK EQU 0x20
DEBUG_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DEBUG_tx__0__OUT_SEL_SHIFT EQU 10
DEBUG_tx__0__OUT_SEL_VAL EQU -1
DEBUG_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DEBUG_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DEBUG_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DEBUG_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DEBUG_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DEBUG_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DEBUG_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DEBUG_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DEBUG_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DEBUG_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DEBUG_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DEBUG_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DEBUG_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DEBUG_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DEBUG_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DEBUG_tx__0__PC EQU CYREG_GPIO_PRT1_PC
DEBUG_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DEBUG_tx__0__PORT EQU 1
DEBUG_tx__0__PS EQU CYREG_GPIO_PRT1_PS
DEBUG_tx__0__SHIFT EQU 5
DEBUG_tx__DR EQU CYREG_GPIO_PRT1_DR
DEBUG_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DEBUG_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DEBUG_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DEBUG_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_tx__INTR EQU CYREG_GPIO_PRT1_INTR
DEBUG_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DEBUG_tx__MASK EQU 0x20
DEBUG_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DEBUG_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DEBUG_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DEBUG_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DEBUG_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DEBUG_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DEBUG_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DEBUG_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DEBUG_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DEBUG_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DEBUG_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DEBUG_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DEBUG_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DEBUG_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DEBUG_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DEBUG_tx__PC EQU CYREG_GPIO_PRT1_PC
DEBUG_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
DEBUG_tx__PORT EQU 1
DEBUG_tx__PS EQU CYREG_GPIO_PRT1_PS
DEBUG_tx__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
