// Seed: 1434153376
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd64
) (
    input wire id_0,
    input supply0 id_1,
    output uwire id_2,
    input wand _id_3,
    output logic id_4,
    output tri0 id_5,
    input uwire id_6,
    input supply0 id_7,
    input tri id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wand id_12,
    input uwire id_13
    , id_19,
    output wire id_14,
    output wor id_15,
    input uwire id_16,
    input supply1 id_17
);
  localparam id_20 = -1'b0;
  wand id_21 = 1'b0;
  always begin : LABEL_0
    if (id_20) begin : LABEL_1
      id_4 <= -1;
    end else id_19 = 1;
  end
  assign id_14 = id_16;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  wor [id_3  -  -1 : 1] id_22 = -1;
  always @(id_6) disable id_23;
endmodule
