<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › ath › ath9k › ar9003_mac.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ar9003_mac.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2010-2011 Atheros Communications Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission to use, copy, modify, and/or distribute this software for any</span>
<span class="cm"> * purpose with or without fee is hereby granted, provided that the above</span>
<span class="cm"> * copyright notice and this permission notice appear in all copies.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span>
<span class="cm"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span>
<span class="cm"> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span>
<span class="cm"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span>
<span class="cm"> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AR9003_MAC_H</span>
<span class="cp">#define AR9003_MAC_H</span>

<span class="cp">#define AR_DescId	0xffff0000</span>
<span class="cp">#define AR_DescId_S	16</span>
<span class="cp">#define AR_CtrlStat	0x00004000</span>
<span class="cp">#define AR_CtrlStat_S	14</span>
<span class="cp">#define AR_TxRxDesc	0x00008000</span>
<span class="cp">#define AR_TxRxDesc_S	15</span>
<span class="cp">#define AR_TxQcuNum	0x00000f00</span>
<span class="cp">#define AR_TxQcuNum_S	8</span>

<span class="cp">#define AR_BufLen	0x0fff0000</span>
<span class="cp">#define AR_BufLen_S	16</span>

<span class="cp">#define AR_TxDescId	0xffff0000</span>
<span class="cp">#define AR_TxDescId_S	16</span>
<span class="cp">#define AR_TxPtrChkSum	0x0000ffff</span>

<span class="cp">#define AR_LowRxChain	0x00004000</span>

<span class="cp">#define AR_Not_Sounding	0x20000000</span>

<span class="cm">/* ctl 12 */</span>
<span class="cp">#define AR_PAPRDChainMask	0x00000e00</span>
<span class="cp">#define AR_PAPRDChainMask_S	9</span>

<span class="cp">#define MAP_ISR_S2_CST          6</span>
<span class="cp">#define MAP_ISR_S2_GTT          6</span>
<span class="cp">#define MAP_ISR_S2_TIM          3</span>
<span class="cp">#define MAP_ISR_S2_CABEND       0</span>
<span class="cp">#define MAP_ISR_S2_DTIMSYNC     7</span>
<span class="cp">#define MAP_ISR_S2_DTIM         7</span>
<span class="cp">#define MAP_ISR_S2_TSFOOR       4</span>
<span class="cp">#define MAP_ISR_S2_BB_WATCHDOG  6</span>

<span class="cp">#define AR9003TXC_CONST(_ds) ((const struct ar9003_txc *) _ds)</span>

<span class="k">struct</span> <span class="n">ar9003_rxs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ds_info</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status7</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status9</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status10</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status11</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span> <span class="n">__aligned</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>

<span class="cm">/* Transmit Control Descriptor */</span>
<span class="k">struct</span> <span class="n">ar9003_txc</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">info</span><span class="p">;</span>   <span class="cm">/* descriptor information */</span>
	<span class="n">u32</span> <span class="n">link</span><span class="p">;</span>   <span class="cm">/* link pointer */</span>
	<span class="n">u32</span> <span class="n">data0</span><span class="p">;</span>  <span class="cm">/* data pointer to 1st buffer */</span>
	<span class="n">u32</span> <span class="n">ctl3</span><span class="p">;</span>   <span class="cm">/* DMA control 3  */</span>
	<span class="n">u32</span> <span class="n">data1</span><span class="p">;</span>  <span class="cm">/* data pointer to 2nd buffer */</span>
	<span class="n">u32</span> <span class="n">ctl5</span><span class="p">;</span>   <span class="cm">/* DMA control 5  */</span>
	<span class="n">u32</span> <span class="n">data2</span><span class="p">;</span>  <span class="cm">/* data pointer to 3rd buffer */</span>
	<span class="n">u32</span> <span class="n">ctl7</span><span class="p">;</span>   <span class="cm">/* DMA control 7  */</span>
	<span class="n">u32</span> <span class="n">data3</span><span class="p">;</span>  <span class="cm">/* data pointer to 4th buffer */</span>
	<span class="n">u32</span> <span class="n">ctl9</span><span class="p">;</span>   <span class="cm">/* DMA control 9  */</span>
	<span class="n">u32</span> <span class="n">ctl10</span><span class="p">;</span>  <span class="cm">/* DMA control 10 */</span>
	<span class="n">u32</span> <span class="n">ctl11</span><span class="p">;</span>  <span class="cm">/* DMA control 11 */</span>
	<span class="n">u32</span> <span class="n">ctl12</span><span class="p">;</span>  <span class="cm">/* DMA control 12 */</span>
	<span class="n">u32</span> <span class="n">ctl13</span><span class="p">;</span>  <span class="cm">/* DMA control 13 */</span>
	<span class="n">u32</span> <span class="n">ctl14</span><span class="p">;</span>  <span class="cm">/* DMA control 14 */</span>
	<span class="n">u32</span> <span class="n">ctl15</span><span class="p">;</span>  <span class="cm">/* DMA control 15 */</span>
	<span class="n">u32</span> <span class="n">ctl16</span><span class="p">;</span>  <span class="cm">/* DMA control 16 */</span>
	<span class="n">u32</span> <span class="n">ctl17</span><span class="p">;</span>  <span class="cm">/* DMA control 17 */</span>
	<span class="n">u32</span> <span class="n">ctl18</span><span class="p">;</span>  <span class="cm">/* DMA control 18 */</span>
	<span class="n">u32</span> <span class="n">ctl19</span><span class="p">;</span>  <span class="cm">/* DMA control 19 */</span>
	<span class="n">u32</span> <span class="n">ctl20</span><span class="p">;</span>  <span class="cm">/* DMA control 20 */</span>
	<span class="n">u32</span> <span class="n">ctl21</span><span class="p">;</span>  <span class="cm">/* DMA control 21 */</span>
	<span class="n">u32</span> <span class="n">ctl22</span><span class="p">;</span>  <span class="cm">/* DMA control 22 */</span>
	<span class="n">u32</span> <span class="n">ctl23</span><span class="p">;</span>  <span class="cm">/* DMA control 23 */</span>
	<span class="n">u32</span> <span class="n">pad</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span> <span class="cm">/* pad to cache line (128 bytes/32 dwords) */</span>
<span class="p">}</span> <span class="n">__packed</span> <span class="n">__aligned</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">ar9003_txs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ds_info</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status7</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span> <span class="n">__aligned</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">ar9003_hw_attach_mac_ops</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ath9k_hw_set_rx_bufsize</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="n">u16</span> <span class="n">buf_size</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ath9k_hw_addrxbuf_edma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="n">u32</span> <span class="n">rxdp</span><span class="p">,</span>
			    <span class="k">enum</span> <span class="n">ath9k_rx_qtype</span> <span class="n">qtype</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">ath9k_hw_process_rxdesc_edma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">ath_rx_status</span> <span class="o">*</span><span class="n">rxs</span><span class="p">,</span>
				 <span class="kt">void</span> <span class="o">*</span><span class="n">buf_addr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ath9k_hw_reset_txstatus_ring</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ath9k_hw_setup_statusring</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">ts_start</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">ts_paddr_start</span><span class="p">,</span>
			       <span class="n">u16</span> <span class="n">size</span><span class="p">);</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
