\hypertarget{structarm__debug__hwbreak}{}\section{arm\+\_\+debug\+\_\+hwbreak Struct Reference}
\label{structarm__debug__hwbreak}\index{arm\_debug\_hwbreak@{arm\_debug\_hwbreak}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structarm__debug__hwbreak_a82248f16c61dc1630efa63583ab26b48}\label{structarm__debug__hwbreak_a82248f16c61dc1630efa63583ab26b48}} 
bool {\bfseries enabled}
\item 
\mbox{\Hypertarget{structarm__debug__hwbreak_a0f355527ccac1db9bc51c6d132f6fefc}\label{structarm__debug__hwbreak_a0f355527ccac1db9bc51c6d132f6fefc}} 
bool {\bfseries loaded}
\item 
\mbox{\Hypertarget{structarm__debug__hwbreak_a99bbc0c48c5cb6a2b672f045d4938074}\label{structarm__debug__hwbreak_a99bbc0c48c5cb6a2b672f045d4938074}} 
void $\ast$ {\bfseries address}
\item 
\mbox{\Hypertarget{structarm__debug__hwbreak_a3f7458e66e1a817123211b1dd551fb4d}\label{structarm__debug__hwbreak_a3f7458e66e1a817123211b1dd551fb4d}} 
size\+\_\+t {\bfseries length}
\item 
\mbox{\Hypertarget{structarm__debug__hwbreak_a19d1c1c799f8e01fb09e27faa32e8a7e}\label{structarm__debug__hwbreak_a19d1c1c799f8e01fb09e27faa32e8a7e}} 
\mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$ {\bfseries frame}
\item 
\mbox{\Hypertarget{structarm__debug__hwbreak_a7293b5abff210dfe87b4727c0c4455a4}\label{structarm__debug__hwbreak_a7293b5abff210dfe87b4727c0c4455a4}} 
uint32\+\_\+t {\bfseries control}
\item 
\mbox{\Hypertarget{structarm__debug__hwbreak_a597506bfbe96be85f8b6e81ee314d7a4}\label{structarm__debug__hwbreak_a597506bfbe96be85f8b6e81ee314d7a4}} 
uint32\+\_\+t {\bfseries value}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Hardware break and watch points. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cpukit/libdebugger/rtems-\/debugger-\/arm.\+c\end{DoxyCompactItemize}
