<stg><name>conv3_Pipeline_IN_K_L</name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index_i21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index_i21"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %bin = alloca i32 1

]]></Node>
<StgValue><ssdm name="bin"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten18"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln118_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln118

]]></Node>
<StgValue><ssdm name="sext_ln118_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln118_cast = sext i62 %sext_ln118_read

]]></Node>
<StgValue><ssdm name="sext_ln118_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_8, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i10 0, i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i6 0, i6 %bin

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i6 0, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i3 0, i3 %loop_index_i21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %load-store-loop.i22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
load-store-loop.i22:0 %k_1 = load i3 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
load-store-loop.i22:1 %indvar_flatten_load = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
load-store-loop.i22:2 %indvar_flatten18_load = load i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="indvar_flatten18_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="7" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.i22:7 %urem_ln119 = urem i3 %k_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.i22:10 %icmp_ln118 = icmp_eq  i10 %indvar_flatten18_load, i10 800

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.i22:11 %add_ln118_1 = add i10 %indvar_flatten18_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i22:12 %br_ln118 = br i1 %icmp_ln118, void %for.inc20.i, void %KR.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc20.i:0 %loop_index_i21_load = load i3 %loop_index_i21

]]></Node>
<StgValue><ssdm name="loop_index_i21_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc20.i:5 %icmp_ln119 = icmp_eq  i6 %indvar_flatten_load, i6 25

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc20.i:6 %select_ln118 = select i1 %icmp_ln119, i3 0, i3 %k_1

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc20.i:12 %xor_ln118 = xor i1 %icmp_ln119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:13 %exitcond3610292 = icmp_eq  i3 %loop_index_i21_load, i3 5

]]></Node>
<StgValue><ssdm name="exitcond3610292"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc20.i:14 %and_ln118 = and i1 %exitcond3610292, i1 %xor_ln118

]]></Node>
<StgValue><ssdm name="and_ln118"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:15 %add_ln119 = add i3 %select_ln118, i3 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc20.i:17 %or_ln119 = or i1 %and_ln118, i1 %icmp_ln119

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc20.i:18 %select_ln119 = select i1 %or_ln119, i3 0, i3 %loop_index_i21_load

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="7" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:26 %urem_ln119_1 = urem i3 %add_ln119, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc20.i:30 %select_ln119_3 = select i1 %and_ln118, i3 %add_ln119, i3 %select_ln118

]]></Node>
<StgValue><ssdm name="select_ln119_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="3">
<![CDATA[
for.inc20.i:31 %select_ln119_cast = zext i3 %select_ln119

]]></Node>
<StgValue><ssdm name="select_ln119_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc20.i:32 %mul61 = mul i7 %select_ln119_cast, i7 11

]]></Node>
<StgValue><ssdm name="mul61"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc20.i:33 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul61, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="7" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:43 %empty_72 = urem i3 %select_ln119, i3 3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.exit:0 %empty = add i3 %select_ln119, i3 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.exit:1 %add_ln119_1 = add i6 %indvar_flatten_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.exit:2 %select_ln119_4 = select i1 %icmp_ln119, i6 1, i6 %add_ln119_1

]]></Node>
<StgValue><ssdm name="select_ln119_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:3 %store_ln118 = store i10 %add_ln118_1, i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:5 %store_ln119 = store i6 %select_ln119_4, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:6 %store_ln119 = store i3 %select_ln119_3, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:7 %store_ln119 = store i3 %empty, i3 %loop_index_i21

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="3">
<![CDATA[
load-store-loop.i22:4 %zext_ln119 = zext i3 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
load-store-loop.i22:5 %mul_ln119 = mul i7 %zext_ln119, i7 11

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.i22:6 %udiv_ln_cast = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln119, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="udiv_ln_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="6" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.i22:7 %urem_ln119 = urem i3 %k_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc20.i:1 %bin_load = load i6 %bin

]]></Node>
<StgValue><ssdm name="bin_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc20.i:2 %add_ln118 = add i6 %bin_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc20.i:7 %select_ln118_1 = select i1 %icmp_ln119, i6 %add_ln118, i6 %bin_load

]]></Node>
<StgValue><ssdm name="select_ln118_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc20.i:8 %empty_69 = shl i6 %select_ln118_1, i6 1

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc20.i:9 %select_ln118_2 = select i1 %icmp_ln119, i2 0, i2 %udiv_ln_cast

]]></Node>
<StgValue><ssdm name="select_ln118_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="3">
<![CDATA[
for.inc20.i:19 %zext_ln119_1 = zext i3 %add_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc20.i:20 %mul_ln119_1 = mul i7 %zext_ln119_1, i7 11

]]></Node>
<StgValue><ssdm name="mul_ln119_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc20.i:21 %udiv_ln119_mid1_cast = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln119_1, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="udiv_ln119_mid1_cast"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc20.i:22 %select_ln119_1 = select i1 %and_ln118, i2 %udiv_ln119_mid1_cast, i2 %select_ln118_2

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="2">
<![CDATA[
for.inc20.i:23 %select_ln119_1_cast = zext i2 %select_ln119_1

]]></Node>
<StgValue><ssdm name="select_ln119_1_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc20.i:24 %empty_70 = add i6 %empty_69, i6 %select_ln119_1_cast

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc20.i:25 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_70, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="6" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:26 %urem_ln119_1 = urem i3 %add_ln119, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="2">
<![CDATA[
for.inc20.i:34 %tmp_21_cast = zext i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc20.i:35 %empty_71 = add i7 %tmp_s, i7 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="6" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:43 %empty_72 = urem i3 %select_ln119, i3 3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:4 %store_ln118 = store i6 %select_ln118_1, i6 %bin

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.exit:8 %br_ln0 = br void %load-store-loop.i22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="75" st_id="3" stage="5" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.i22:7 %urem_ln119 = urem i3 %k_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="5" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:26 %urem_ln119_1 = urem i3 %add_ln119, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="5" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:43 %empty_72 = urem i3 %select_ln119, i3 3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="78" st_id="4" stage="4" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.i22:7 %urem_ln119 = urem i3 %k_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="4" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:26 %urem_ln119_1 = urem i3 %add_ln119, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="4" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:43 %empty_72 = urem i3 %select_ln119, i3 3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="81" st_id="5" stage="3" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.i22:7 %urem_ln119 = urem i3 %k_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="3" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:26 %urem_ln119_1 = urem i3 %add_ln119, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="3" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:43 %empty_72 = urem i3 %select_ln119, i3 3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
load-store-loop.i22:3 %w3_addr = getelementptr i32 %w3, i64 %sext_ln118_cast

]]></Node>
<StgValue><ssdm name="w3_addr"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="2" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.i22:7 %urem_ln119 = urem i3 %k_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:26 %urem_ln119_1 = urem i3 %add_ln119, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="2" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:43 %empty_72 = urem i3 %select_ln119, i3 3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.i:45 %w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w3_addr

]]></Node>
<StgValue><ssdm name="w3_addr_read"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="89" st_id="7" stage="1" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.i22:7 %urem_ln119 = urem i3 %k_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2">
<![CDATA[
load-store-loop.i22:8 %trunc_ln119 = trunc i2 %urem_ln119

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop.i22:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc20.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_K_L_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc20.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc20.i:10 %select_ln118_3 = select i1 %icmp_ln119, i2 0, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="select_ln118_3"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc20.i:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc20.i:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @K_L_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:26 %urem_ln119_1 = urem i3 %add_ln119, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln119_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2">
<![CDATA[
for.inc20.i:27 %trunc_ln119_1 = trunc i2 %urem_ln119_1

]]></Node>
<StgValue><ssdm name="trunc_ln119_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc20.i:28 %select_ln119_2 = select i1 %and_ln118, i2 %trunc_ln119_1, i2 %select_ln118_3

]]></Node>
<StgValue><ssdm name="select_ln119_2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc20.i:29 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="7">
<![CDATA[
for.inc20.i:36 %p_cast2 = zext i7 %empty_71

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.i:37 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.i:38 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.i:39 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.i:40 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.i:41 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.i:42 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc20.i:43 %empty_72 = urem i3 %select_ln119, i3 3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2">
<![CDATA[
for.inc20.i:44 %empty_73 = trunc i2 %empty_72

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
for.inc20.i:46 %empty_74 = bitcast i32 %w3_addr_read

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc20.i:47 %switch_ln119 = switch i2 %select_ln119_2, void %.case.2, i2 0, void %.case.0, i2 1, void %.case.1

]]></Node>
<StgValue><ssdm name="switch_ln119"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.1:0 %switch_ln119 = switch i2 %empty_73, void %.exit9, i2 0, void %.case.010, i2 1, void %.case.111

]]></Node>
<StgValue><ssdm name="switch_ln119"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="1"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.111:0 %store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="1"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.case.111:1 %br_ln0 = br void %.exit9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="1"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.010:0 %store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="1"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.case.010:1 %br_ln0 = br void %.exit9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.exit9:0 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.0:0 %switch_ln119 = switch i2 %empty_73, void %.exit4, i2 0, void %.case.05, i2 1, void %.case.16

]]></Node>
<StgValue><ssdm name="switch_ln119"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.16:0 %store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.case.16:1 %br_ln0 = br void %.exit4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.05:0 %store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.case.05:1 %br_ln0 = br void %.exit4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.exit4:0 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="!0"/>
<literal name="select_ln119_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.2:0 %switch_ln119 = switch i2 %empty_73, void %.exit14, i2 0, void %.case.015, i2 1, void %.case.116

]]></Node>
<StgValue><ssdm name="switch_ln119"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="!0"/>
<literal name="select_ln119_2" val="!1"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.116:0 %store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="!0"/>
<literal name="select_ln119_2" val="!1"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.case.116:1 %br_ln0 = br void %.exit14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="!0"/>
<literal name="select_ln119_2" val="!1"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.015:0 %store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="!0"/>
<literal name="select_ln119_2" val="!1"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.case.015:1 %br_ln0 = br void %.exit14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="select_ln119_2" val="!0"/>
<literal name="select_ln119_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.exit14:0 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0">
<![CDATA[
KR.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
