<stg><name>dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22></name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:2 %data_4_val5_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_4_val5

]]></Node>
<StgValue><ssdm name="data_4_val5_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:3 %data_3_val4_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_3_val4

]]></Node>
<StgValue><ssdm name="data_3_val4_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:4 %data_2_val3_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_2_val3

]]></Node>
<StgValue><ssdm name="data_2_val3_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:5 %data_1_val2_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_1_val2

]]></Node>
<StgValue><ssdm name="data_1_val2_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:6 %data_0_val1_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_0_val1

]]></Node>
<StgValue><ssdm name="data_0_val1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
entry:7 %tmp = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i27.i2, i27 %data_0_val1_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="30" op_0_bw="29">
<![CDATA[
entry:8 %sext_ln73 = sext i29 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
entry:9 %tmp_141 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i27.i3, i27 %data_1_val2_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="30">
<![CDATA[
entry:10 %p_shl11 = sext i30 %tmp_141

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:11 %p_neg12 = sub i31 0, i31 %p_shl11

]]></Node>
<StgValue><ssdm name="p_neg12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
entry:15 %tmp_143 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i27.i3, i27 %data_2_val3_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="30">
<![CDATA[
entry:16 %sext_ln73_11 = sext i30 %tmp_143

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
entry:17 %tmp_144 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %data_2_val3_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="28">
<![CDATA[
entry:18 %sext_ln73_12 = sext i28 %tmp_144

]]></Node>
<StgValue><ssdm name="sext_ln73_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:19 %sub_ln73 = sub i31 %sext_ln73_11, i31 %sext_ln73_12

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="27">
<![CDATA[
entry:20 %sext_ln70 = sext i27 %data_3_val4_read

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
entry:21 %tmp_145 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i27.i3, i27 %data_4_val5_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="30">
<![CDATA[
entry:22 %sext_ln73_13 = sext i30 %tmp_145

]]></Node>
<StgValue><ssdm name="sext_ln73_13"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
entry:23 %tmp_146 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %data_4_val5_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="28">
<![CDATA[
entry:24 %sext_ln73_14 = sext i28 %tmp_146

]]></Node>
<StgValue><ssdm name="sext_ln73_14"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:25 %sub_ln73_34 = sub i31 %sext_ln73_14, i31 %sext_ln73_13

]]></Node>
<StgValue><ssdm name="sub_ln73_34"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:26 %sub_ln58 = sub i30 %sext_ln70, i30 %sext_ln73

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
entry:12 %tmp_142 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %data_1_val2_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="28">
<![CDATA[
entry:13 %p_shl13 = sext i28 %tmp_142

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:14 %mul_ln73_34 = sub i31 %p_neg12, i31 %p_shl13

]]></Node>
<StgValue><ssdm name="mul_ln73_34"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:30 %add_ln58_46 = add i31 %sub_ln73, i31 %sub_ln73_34

]]></Node>
<StgValue><ssdm name="add_ln58_46"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="30">
<![CDATA[
entry:27 %sext_ln58 = sext i30 %sub_ln58

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:28 %add_ln58 = add i31 %sext_ln58, i31 %mul_ln73_34

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_2, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="31">
<![CDATA[
entry:29 %sext_ln58_24 = sext i31 %add_ln58

]]></Node>
<StgValue><ssdm name="sext_ln58_24"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="31">
<![CDATA[
entry:31 %sext_ln58_31 = sext i31 %add_ln58_46

]]></Node>
<StgValue><ssdm name="sext_ln58_31"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32 %add_ln58_47 = add i32 %sext_ln58_31, i32 %sext_ln58_24

]]></Node>
<StgValue><ssdm name="add_ln58_47"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32">
<![CDATA[
entry:33 %ret_ln18 = ret i32 %add_ln58_47

]]></Node>
<StgValue><ssdm name="ret_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
