456c456
< busA_sel=0
---
> busA_sel=2
531c531
< busA_sel=0
---
> busA_sel=2
601c601
< busA_sel=0
---
> busA_sel=2
672c672
< busA_sel=0
---
> busA_sel=2
676c676
< busA_sel=0
---
> busA_sel=2
679c679
< busA=00000001
---
> busA=00000000
684c684
< alu=00000002
---
> alu=00000001
723c723
< memAddr: 00000002, memRdData: 00000000, memWrData: 00000001, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
748c748
< busA_sel=0
---
> busA_sel=2
751,752c751,752
< busA=00000008
< busB=00000002
---
> busA=00000000
> busB=00000001
756c756
< alu=00002008
---
> alu=00002000
764c764
< alu=00000002
---
> alu=00000001
794c794
< memAddr: 00002008, memRdData: 00000000, memWrData: 00000002, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
831c831
< busB=00000002
---
> busB=00000001
835c835
< alu=00002008
---
> alu=00002000
843c843
< regWrData=00000002
---
> regWrData=00000001
845c845
< alu=00000002
---
> alu=00000001
855c855
< loadRegData=00000002
---
> loadRegData=00000001
860,861c860,861
< writing val 00000002 to register 02
< writing to mem at 00002008 val 00000002 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
916c916
< regWrData=00002008
---
> regWrData=00002000
918,919c918,919
< alu=00002008
< memRdData=00000000
---
> alu=00002000
> memRdData=00000001
922c922
< dwordData=00000000
---
> dwordData=00000001
927,928c927,928
< dResize=00000000
< loadRegData=00002008
---
> dResize=00000001
> loadRegData=00002000
930c930
< reg 1: 00000001 	 reg 2: 00000002
---
> reg 1: 00000001 	 reg 2: 00000001
1001c1001
< reg 1: 00000001 	 reg 2: 00000002
---
> reg 1: 00000001 	 reg 2: 00000001
1074c1074
< reg 1: 00000001 	 reg 2: 00000002
---
> reg 1: 00000001 	 reg 2: 00000001
1095c1095
< busB=00000002
---
> busB=00000001
1145c1145
< reg 1: 00000001 	 reg 2: 00000002
---
> reg 1: 00000001 	 reg 2: 00000001
1149c1149
< reading val 00000002 from reg 01
---
> reading val 00000001 from reg 01
1182c1182
< busB=00000002
---
> busB=00000001
1186c1186
< alu=00000003
---
> alu=00000002
1216c1216
< reg 1: 00000001 	 reg 2: 00000002
---
> reg 1: 00000001 	 reg 2: 00000001
1224c1224
< memAddr: 00000003, memRdData: 00000000, memWrData: 00000002, memWr: 0
---
> memAddr: 00000002, memRdData: 00000000, memWrData: 00000001, memWr: 0
1253c1253
< busB=00000003
---
> busB=00000002
1261c1261
< busB=00000002
---
> busB=00000001
1265c1265
< alu=00000003
---
> alu=00000002
1287c1287
< reg 1: 00000001 	 reg 2: 00000002
---
> reg 1: 00000001 	 reg 2: 00000001
1292,1293c1292,1293
< writing to mem at 00002010 val 00000003 size  3
< writing val 00000003 to register 01
---
> writing to mem at 00002010 val 00000002 size  3
> writing val 00000002 to register 01
1297c1297
< memAddr: 00002010, memRdData: 00000000, memWrData: 00000003, memWr: 1
---
> memAddr: 00002010, memRdData: 00000000, memWrData: 00000002, memWr: 1
1309,1310c1309,1310
< busA=00000003
< busB=00000002
---
> busA=00000002
> busB=00000001
1318c1318
< busA_sel=0
---
> busA_sel=2
1334c1334
< busB=00000003
---
> busB=00000002
1346c1346
< regWrData=00000003
---
> regWrData=00000002
1348c1348
< alu=00000003
---
> alu=00000002
1358c1358
< loadRegData=00000003
---
> loadRegData=00000002
1360c1360
< reg 1: 00000001 	 reg 2: 00000002
---
> reg 1: 00000001 	 reg 2: 00000001
1363,1364c1363,1364
< reading val 00000003 from reg 03
< reading val 00000002 from reg 02
---
> reading val 00000002 from reg 03
> reading val 00000001 from reg 02
1381c1381
< busB=00000002
---
> busB=00000001
1389c1389
< busA_sel=0
---
> busA_sel=2
1393c1393
< busA_sel=0
---
> busA_sel=2
1396,1397c1396,1397
< busA=00000003
< busB=00000002
---
> busA=00000000
> busB=00000001
1401c1401
< alu=00000005
---
> alu=00000001
1431c1431
< reg 1: 00000003 	 reg 2: 00000002
---
> reg 1: 00000002 	 reg 2: 00000001
1435c1435
< reading val 00000002 from reg 03
---
> reading val 00000001 from reg 03
1440c1440
< memAddr: 00000005, memRdData: 00000000, memWrData: 00000002, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
1465c1465
< busA_sel=0
---
> busA_sel=2
1468,1469c1468,1469
< busA=00000010
< busB=00000005
---
> busA=00000000
> busB=00000001
1473c1473
< alu=00002010
---
> alu=00002000
1477c1477
< busB=00000002
---
> busB=00000001
1481c1481
< alu=00000005
---
> alu=00000001
1503c1503
< reg 1: 00000003 	 reg 2: 00000002
---
> reg 1: 00000002 	 reg 2: 00000001
1511c1511
< memAddr: 00002010, memRdData: 00000003, memWrData: 00000005, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
1548c1548
< busB=00000005
---
> busB=00000001
1552c1552
< alu=00002010
---
> alu=00002000
1560c1560
< regWrData=00000005
---
> regWrData=00000001
1562c1562
< alu=00000005
---
> alu=00000001
1572c1572
< loadRegData=00000005
---
> loadRegData=00000001
1574c1574
< reg 1: 00000003 	 reg 2: 00000002
---
> reg 1: 00000002 	 reg 2: 00000001
1577,1578c1577,1578
< writing val 00000005 to register 02
< writing to mem at 00002010 val 00000005 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
1633c1633
< regWrData=00002010
---
> regWrData=00002000
1635,1636c1635,1636
< alu=00002010
< memRdData=00000003
---
> alu=00002000
> memRdData=00000001
1639c1639
< dwordData=00000003
---
> dwordData=00000001
1644,1645c1644,1645
< dResize=00000003
< loadRegData=00002010
---
> dResize=00000001
> loadRegData=00002000
1647c1647
< reg 1: 00000003 	 reg 2: 00000005
---
> reg 1: 00000002 	 reg 2: 00000001
1718c1718
< reg 1: 00000003 	 reg 2: 00000005
---
> reg 1: 00000002 	 reg 2: 00000001
1791c1791
< reg 1: 00000003 	 reg 2: 00000005
---
> reg 1: 00000002 	 reg 2: 00000001
1811,1812c1811,1812
< busA=00000003
< busB=00000005
---
> busA=00000002
> busB=00000001
1862c1862
< reg 1: 00000003 	 reg 2: 00000005
---
> reg 1: 00000002 	 reg 2: 00000001
1865,1866c1865,1866
< reading val 00000003 from reg 03
< reading val 00000005 from reg 01
---
> reading val 00000002 from reg 03
> reading val 00000001 from reg 01
1883c1883
< busB=00000003
---
> busB=00000002
1898,1899c1898,1899
< busA=00000003
< busB=00000005
---
> busA=00000002
> busB=00000001
1903c1903
< alu=00000008
---
> alu=00000003
1933c1933
< reg 1: 00000003 	 reg 2: 00000005
---
> reg 1: 00000002 	 reg 2: 00000001
1937c1937
< reading val 00000003 from reg 03
---
> reading val 00000002 from reg 03
1941c1941
< memAddr: 00000008, memRdData: 00000000, memWrData: 00000005, memWr: 0
---
> memAddr: 00000003, memRdData: 00000000, memWrData: 00000001, memWr: 0
1970c1970
< busB=00000008
---
> busB=00000003
1978c1978
< busB=00000005
---
> busB=00000001
1982c1982
< alu=00000008
---
> alu=00000003
2004c2004
< reg 1: 00000003 	 reg 2: 00000005
---
> reg 1: 00000002 	 reg 2: 00000001
2009,2010c2009,2010
< writing to mem at 00002018 val 00000008 size  3
< writing val 00000008 to register 01
---
> writing to mem at 00002018 val 00000003 size  3
> writing val 00000003 to register 01
2014c2014
< memAddr: 00002018, memRdData: 00000000, memWrData: 00000008, memWr: 1
---
> memAddr: 00002018, memRdData: 00000000, memWrData: 00000003, memWr: 1
2026,2027c2026,2027
< busA=00000008
< busB=00000005
---
> busA=00000003
> busB=00000001
2035c2035
< busA_sel=0
---
> busA_sel=2
2051c2051
< busB=00000008
---
> busB=00000003
2063c2063
< regWrData=00000008
---
> regWrData=00000003
2065c2065
< alu=00000008
---
> alu=00000003
2075c2075
< loadRegData=00000008
---
> loadRegData=00000003
2077c2077
< reg 1: 00000003 	 reg 2: 00000005
---
> reg 1: 00000002 	 reg 2: 00000001
2080,2081c2080,2081
< reading val 00000008 from reg 03
< reading val 00000005 from reg 02
---
> reading val 00000003 from reg 03
> reading val 00000001 from reg 02
2098c2098
< busB=00000005
---
> busB=00000001
2106c2106
< busA_sel=0
---
> busA_sel=2
2110c2110
< busA_sel=0
---
> busA_sel=2
2113,2114c2113,2114
< busA=00000008
< busB=00000005
---
> busA=00000000
> busB=00000001
2118c2118
< alu=0000000d
---
> alu=00000001
2148c2148
< reg 1: 00000008 	 reg 2: 00000005
---
> reg 1: 00000003 	 reg 2: 00000001
2152c2152
< reading val 00000005 from reg 03
---
> reading val 00000001 from reg 03
2157c2157
< memAddr: 0000000d, memRdData: 00000000, memWrData: 00000005, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
2182c2182
< busA_sel=0
---
> busA_sel=2
2185,2186c2185,2186
< busA=00000018
< busB=0000000d
---
> busA=00000000
> busB=00000001
2190c2190
< alu=00002018
---
> alu=00002000
2194c2194
< busB=00000005
---
> busB=00000001
2198c2198
< alu=0000000d
---
> alu=00000001
2220c2220
< reg 1: 00000008 	 reg 2: 00000005
---
> reg 1: 00000003 	 reg 2: 00000001
2228c2228
< memAddr: 00002018, memRdData: 00000008, memWrData: 0000000d, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
2265c2265
< busB=0000000d
---
> busB=00000001
2269c2269
< alu=00002018
---
> alu=00002000
2277c2277
< regWrData=0000000d
---
> regWrData=00000001
2279c2279
< alu=0000000d
---
> alu=00000001
2289c2289
< loadRegData=0000000d
---
> loadRegData=00000001
2291c2291
< reg 1: 00000008 	 reg 2: 00000005
---
> reg 1: 00000003 	 reg 2: 00000001
2294,2295c2294,2295
< writing val 0000000d to register 02
< writing to mem at 00002018 val 0000000d size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
2350c2350
< regWrData=00002018
---
> regWrData=00002000
2352,2353c2352,2353
< alu=00002018
< memRdData=00000008
---
> alu=00002000
> memRdData=00000001
2356c2356
< dwordData=00000008
---
> dwordData=00000001
2361,2362c2361,2362
< dResize=00000008
< loadRegData=00002018
---
> dResize=00000001
> loadRegData=00002000
2364c2364
< reg 1: 00000008 	 reg 2: 0000000d
---
> reg 1: 00000003 	 reg 2: 00000001
2435c2435
< reg 1: 00000008 	 reg 2: 0000000d
---
> reg 1: 00000003 	 reg 2: 00000001
2508c2508
< reg 1: 00000008 	 reg 2: 0000000d
---
> reg 1: 00000003 	 reg 2: 00000001
2528,2529c2528,2529
< busA=00000008
< busB=0000000d
---
> busA=00000003
> busB=00000001
2579c2579
< reg 1: 00000008 	 reg 2: 0000000d
---
> reg 1: 00000003 	 reg 2: 00000001
2582,2583c2582,2583
< reading val 00000008 from reg 03
< reading val 0000000d from reg 01
---
> reading val 00000003 from reg 03
> reading val 00000001 from reg 01
2600c2600
< busB=00000008
---
> busB=00000003
2615,2616c2615,2616
< busA=00000008
< busB=0000000d
---
> busA=00000003
> busB=00000001
2620c2620
< alu=00000015
---
> alu=00000004
2650c2650
< reg 1: 00000008 	 reg 2: 0000000d
---
> reg 1: 00000003 	 reg 2: 00000001
2654c2654
< reading val 00000008 from reg 03
---
> reading val 00000003 from reg 03
2658c2658
< memAddr: 00000015, memRdData: 00000000, memWrData: 0000000d, memWr: 0
---
> memAddr: 00000004, memRdData: 00000000, memWrData: 00000001, memWr: 0
2687c2687
< busB=00000015
---
> busB=00000004
2695c2695
< busB=0000000d
---
> busB=00000001
2699c2699
< alu=00000015
---
> alu=00000004
2721c2721
< reg 1: 00000008 	 reg 2: 0000000d
---
> reg 1: 00000003 	 reg 2: 00000001
2726,2727c2726,2727
< writing to mem at 00002020 val 00000015 size  3
< writing val 00000015 to register 01
---
> writing to mem at 00002020 val 00000004 size  3
> writing val 00000004 to register 01
2731c2731
< memAddr: 00002020, memRdData: 00000000, memWrData: 00000015, memWr: 1
---
> memAddr: 00002020, memRdData: 00000000, memWrData: 00000004, memWr: 1
2743,2744c2743,2744
< busA=00000015
< busB=0000000d
---
> busA=00000004
> busB=00000001
2752c2752
< busA_sel=0
---
> busA_sel=2
2768c2768
< busB=00000015
---
> busB=00000004
2780c2780
< regWrData=00000015
---
> regWrData=00000004
2782c2782
< alu=00000015
---
> alu=00000004
2792c2792
< loadRegData=00000015
---
> loadRegData=00000004
2794c2794
< reg 1: 00000008 	 reg 2: 0000000d
---
> reg 1: 00000003 	 reg 2: 00000001
2797,2798c2797,2798
< reading val 00000015 from reg 03
< reading val 0000000d from reg 02
---
> reading val 00000004 from reg 03
> reading val 00000001 from reg 02
2815c2815
< busB=0000000d
---
> busB=00000001
2823c2823
< busA_sel=0
---
> busA_sel=2
2827c2827
< busA_sel=0
---
> busA_sel=2
2830,2831c2830,2831
< busA=00000015
< busB=0000000d
---
> busA=00000000
> busB=00000001
2835c2835
< alu=00000022
---
> alu=00000001
2865c2865
< reg 1: 00000015 	 reg 2: 0000000d
---
> reg 1: 00000004 	 reg 2: 00000001
2869c2869
< reading val 0000000d from reg 03
---
> reading val 00000001 from reg 03
2874c2874
< memAddr: 00000022, memRdData: 00000000, memWrData: 0000000d, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
2899c2899
< busA_sel=0
---
> busA_sel=2
2902,2903c2902,2903
< busA=00000020
< busB=00000022
---
> busA=00000000
> busB=00000001
2907c2907
< alu=00002020
---
> alu=00002000
2911c2911
< busB=0000000d
---
> busB=00000001
2915c2915
< alu=00000022
---
> alu=00000001
2937c2937
< reg 1: 00000015 	 reg 2: 0000000d
---
> reg 1: 00000004 	 reg 2: 00000001
2945c2945
< memAddr: 00002020, memRdData: 00000015, memWrData: 00000022, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
2982c2982
< busB=00000022
---
> busB=00000001
2986c2986
< alu=00002020
---
> alu=00002000
2994c2994
< regWrData=00000022
---
> regWrData=00000001
2996c2996
< alu=00000022
---
> alu=00000001
3006c3006
< loadRegData=00000022
---
> loadRegData=00000001
3008c3008
< reg 1: 00000015 	 reg 2: 0000000d
---
> reg 1: 00000004 	 reg 2: 00000001
3011,3012c3011,3012
< writing val 00000022 to register 02
< writing to mem at 00002020 val 00000022 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
3067c3067
< regWrData=00002020
---
> regWrData=00002000
3069,3070c3069,3070
< alu=00002020
< memRdData=00000015
---
> alu=00002000
> memRdData=00000001
3073c3073
< dwordData=00000015
---
> dwordData=00000001
3078,3079c3078,3079
< dResize=00000015
< loadRegData=00002020
---
> dResize=00000001
> loadRegData=00002000
3081c3081
< reg 1: 00000015 	 reg 2: 00000022
---
> reg 1: 00000004 	 reg 2: 00000001
3152c3152
< reg 1: 00000015 	 reg 2: 00000022
---
> reg 1: 00000004 	 reg 2: 00000001
3225c3225
< reg 1: 00000015 	 reg 2: 00000022
---
> reg 1: 00000004 	 reg 2: 00000001
3245,3246c3245,3246
< busA=00000015
< busB=00000022
---
> busA=00000004
> busB=00000001
3296c3296
< reg 1: 00000015 	 reg 2: 00000022
---
> reg 1: 00000004 	 reg 2: 00000001
3299,3300c3299,3300
< reading val 00000015 from reg 03
< reading val 00000022 from reg 01
---
> reading val 00000004 from reg 03
> reading val 00000001 from reg 01
3317c3317
< busB=00000015
---
> busB=00000004
3332,3333c3332,3333
< busA=00000015
< busB=00000022
---
> busA=00000004
> busB=00000001
3337c3337
< alu=00000037
---
> alu=00000005
3367c3367
< reg 1: 00000015 	 reg 2: 00000022
---
> reg 1: 00000004 	 reg 2: 00000001
3371c3371
< reading val 00000015 from reg 03
---
> reading val 00000004 from reg 03
3375c3375
< memAddr: 00000037, memRdData: 00000000, memWrData: 00000022, memWr: 0
---
> memAddr: 00000005, memRdData: 00000000, memWrData: 00000001, memWr: 0
3404c3404
< busB=00000037
---
> busB=00000005
3412c3412
< busB=00000022
---
> busB=00000001
3416c3416
< alu=00000037
---
> alu=00000005
3438c3438
< reg 1: 00000015 	 reg 2: 00000022
---
> reg 1: 00000004 	 reg 2: 00000001
3443,3444c3443,3444
< writing to mem at 00002028 val 00000037 size  3
< writing val 00000037 to register 01
---
> writing to mem at 00002028 val 00000005 size  3
> writing val 00000005 to register 01
3448c3448
< memAddr: 00002028, memRdData: 00000000, memWrData: 00000037, memWr: 1
---
> memAddr: 00002028, memRdData: 00000000, memWrData: 00000005, memWr: 1
3460,3461c3460,3461
< busA=00000037
< busB=00000022
---
> busA=00000005
> busB=00000001
3469c3469
< busA_sel=0
---
> busA_sel=2
3485c3485
< busB=00000037
---
> busB=00000005
3497c3497
< regWrData=00000037
---
> regWrData=00000005
3499c3499
< alu=00000037
---
> alu=00000005
3509c3509
< loadRegData=00000037
---
> loadRegData=00000005
3511c3511
< reg 1: 00000015 	 reg 2: 00000022
---
> reg 1: 00000004 	 reg 2: 00000001
3514,3515c3514,3515
< reading val 00000037 from reg 03
< reading val 00000022 from reg 02
---
> reading val 00000005 from reg 03
> reading val 00000001 from reg 02
3532c3532
< busB=00000022
---
> busB=00000001
3540c3540
< busA_sel=0
---
> busA_sel=2
3544c3544
< busA_sel=0
---
> busA_sel=2
3547,3548c3547,3548
< busA=00000037
< busB=00000022
---
> busA=00000000
> busB=00000001
3552c3552
< alu=00000059
---
> alu=00000001
3582c3582
< reg 1: 00000037 	 reg 2: 00000022
---
> reg 1: 00000005 	 reg 2: 00000001
3586c3586
< reading val 00000022 from reg 03
---
> reading val 00000001 from reg 03
3591c3591
< memAddr: 00000059, memRdData: 00000000, memWrData: 00000022, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
3616c3616
< busA_sel=0
---
> busA_sel=2
3619,3620c3619,3620
< busA=00000028
< busB=00000059
---
> busA=00000000
> busB=00000001
3624c3624
< alu=00002028
---
> alu=00002000
3628c3628
< busB=00000022
---
> busB=00000001
3632c3632
< alu=00000059
---
> alu=00000001
3654c3654
< reg 1: 00000037 	 reg 2: 00000022
---
> reg 1: 00000005 	 reg 2: 00000001
3662c3662
< memAddr: 00002028, memRdData: 00000037, memWrData: 00000059, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
3699c3699
< busB=00000059
---
> busB=00000001
3703c3703
< alu=00002028
---
> alu=00002000
3711c3711
< regWrData=00000059
---
> regWrData=00000001
3713c3713
< alu=00000059
---
> alu=00000001
3723c3723
< loadRegData=00000059
---
> loadRegData=00000001
3725c3725
< reg 1: 00000037 	 reg 2: 00000022
---
> reg 1: 00000005 	 reg 2: 00000001
3728,3729c3728,3729
< writing val 00000059 to register 02
< writing to mem at 00002028 val 00000059 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
3784c3784
< regWrData=00002028
---
> regWrData=00002000
3786,3787c3786,3787
< alu=00002028
< memRdData=00000037
---
> alu=00002000
> memRdData=00000001
3790c3790
< dwordData=00000037
---
> dwordData=00000001
3795,3796c3795,3796
< dResize=00000037
< loadRegData=00002028
---
> dResize=00000001
> loadRegData=00002000
3798c3798
< reg 1: 00000037 	 reg 2: 00000059
---
> reg 1: 00000005 	 reg 2: 00000001
3869c3869
< reg 1: 00000037 	 reg 2: 00000059
---
> reg 1: 00000005 	 reg 2: 00000001
3942c3942
< reg 1: 00000037 	 reg 2: 00000059
---
> reg 1: 00000005 	 reg 2: 00000001
3962,3963c3962,3963
< busA=00000037
< busB=00000059
---
> busA=00000005
> busB=00000001
4013c4013
< reg 1: 00000037 	 reg 2: 00000059
---
> reg 1: 00000005 	 reg 2: 00000001
4016,4017c4016,4017
< reading val 00000037 from reg 03
< reading val 00000059 from reg 01
---
> reading val 00000005 from reg 03
> reading val 00000001 from reg 01
4034c4034
< busB=00000037
---
> busB=00000005
4049,4050c4049,4050
< busA=00000037
< busB=00000059
---
> busA=00000005
> busB=00000001
4054c4054
< alu=00000090
---
> alu=00000006
4084c4084
< reg 1: 00000037 	 reg 2: 00000059
---
> reg 1: 00000005 	 reg 2: 00000001
4088c4088
< reading val 00000037 from reg 03
---
> reading val 00000005 from reg 03
4092c4092
< memAddr: 00000090, memRdData: 00000000, memWrData: 00000059, memWr: 0
---
> memAddr: 00000006, memRdData: 00000000, memWrData: 00000001, memWr: 0
4121c4121
< busB=00000090
---
> busB=00000006
4129c4129
< busB=00000059
---
> busB=00000001
4133c4133
< alu=00000090
---
> alu=00000006
4155c4155
< reg 1: 00000037 	 reg 2: 00000059
---
> reg 1: 00000005 	 reg 2: 00000001
4160,4161c4160,4161
< writing to mem at 00002030 val 00000090 size  3
< writing val 00000090 to register 01
---
> writing to mem at 00002030 val 00000006 size  3
> writing val 00000006 to register 01
4165c4165
< memAddr: 00002030, memRdData: 00000000, memWrData: 00000090, memWr: 1
---
> memAddr: 00002030, memRdData: 00000000, memWrData: 00000006, memWr: 1
4177,4178c4177,4178
< busA=00000090
< busB=00000059
---
> busA=00000006
> busB=00000001
4186c4186
< busA_sel=0
---
> busA_sel=2
4202c4202
< busB=00000090
---
> busB=00000006
4214c4214
< regWrData=00000090
---
> regWrData=00000006
4216c4216
< alu=00000090
---
> alu=00000006
4226c4226
< loadRegData=00000090
---
> loadRegData=00000006
4228c4228
< reg 1: 00000037 	 reg 2: 00000059
---
> reg 1: 00000005 	 reg 2: 00000001
4231,4232c4231,4232
< reading val 00000090 from reg 03
< reading val 00000059 from reg 02
---
> reading val 00000006 from reg 03
> reading val 00000001 from reg 02
4249c4249
< busB=00000059
---
> busB=00000001
4257c4257
< busA_sel=0
---
> busA_sel=2
4261c4261
< busA_sel=0
---
> busA_sel=2
4264,4265c4264,4265
< busA=00000090
< busB=00000059
---
> busA=00000000
> busB=00000001
4269c4269
< alu=000000e9
---
> alu=00000001
4299c4299
< reg 1: 00000090 	 reg 2: 00000059
---
> reg 1: 00000006 	 reg 2: 00000001
4303c4303
< reading val 00000059 from reg 03
---
> reading val 00000001 from reg 03
4308c4308
< memAddr: 000000e9, memRdData: 00000000, memWrData: 00000059, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
4333c4333
< busA_sel=0
---
> busA_sel=2
4336,4337c4336,4337
< busA=00000030
< busB=000000e9
---
> busA=00000000
> busB=00000001
4341c4341
< alu=00002030
---
> alu=00002000
4345c4345
< busB=00000059
---
> busB=00000001
4349c4349
< alu=000000e9
---
> alu=00000001
4371c4371
< reg 1: 00000090 	 reg 2: 00000059
---
> reg 1: 00000006 	 reg 2: 00000001
4379c4379
< memAddr: 00002030, memRdData: 00000090, memWrData: 000000e9, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
4416c4416
< busB=000000e9
---
> busB=00000001
4420c4420
< alu=00002030
---
> alu=00002000
4428c4428
< regWrData=000000e9
---
> regWrData=00000001
4430c4430
< alu=000000e9
---
> alu=00000001
4440c4440
< loadRegData=000000e9
---
> loadRegData=00000001
4442c4442
< reg 1: 00000090 	 reg 2: 00000059
---
> reg 1: 00000006 	 reg 2: 00000001
4445,4446c4445,4446
< writing val 000000e9 to register 02
< writing to mem at 00002030 val 000000e9 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
4501c4501
< regWrData=00002030
---
> regWrData=00002000
4503,4504c4503,4504
< alu=00002030
< memRdData=00000090
---
> alu=00002000
> memRdData=00000001
4507c4507
< dwordData=00000090
---
> dwordData=00000001
4512,4513c4512,4513
< dResize=00000090
< loadRegData=00002030
---
> dResize=00000001
> loadRegData=00002000
4515c4515
< reg 1: 00000090 	 reg 2: 000000e9
---
> reg 1: 00000006 	 reg 2: 00000001
4586c4586
< reg 1: 00000090 	 reg 2: 000000e9
---
> reg 1: 00000006 	 reg 2: 00000001
4659c4659
< reg 1: 00000090 	 reg 2: 000000e9
---
> reg 1: 00000006 	 reg 2: 00000001
4679,4680c4679,4680
< busA=00000090
< busB=000000e9
---
> busA=00000006
> busB=00000001
4730c4730
< reg 1: 00000090 	 reg 2: 000000e9
---
> reg 1: 00000006 	 reg 2: 00000001
4733,4734c4733,4734
< reading val 00000090 from reg 03
< reading val 000000e9 from reg 01
---
> reading val 00000006 from reg 03
> reading val 00000001 from reg 01
4751c4751
< busB=00000090
---
> busB=00000006
4766,4767c4766,4767
< busA=00000090
< busB=000000e9
---
> busA=00000006
> busB=00000001
4771c4771
< alu=00000179
---
> alu=00000007
4801c4801
< reg 1: 00000090 	 reg 2: 000000e9
---
> reg 1: 00000006 	 reg 2: 00000001
4805c4805
< reading val 00000090 from reg 03
---
> reading val 00000006 from reg 03
4809c4809
< memAddr: 00000179, memRdData: 00000000, memWrData: 000000e9, memWr: 0
---
> memAddr: 00000007, memRdData: 00000000, memWrData: 00000001, memWr: 0
4838c4838
< busB=00000179
---
> busB=00000007
4846c4846
< busB=000000e9
---
> busB=00000001
4850c4850
< alu=00000179
---
> alu=00000007
4872c4872
< reg 1: 00000090 	 reg 2: 000000e9
---
> reg 1: 00000006 	 reg 2: 00000001
4877,4878c4877,4878
< writing to mem at 00002038 val 00000179 size  3
< writing val 00000179 to register 01
---
> writing to mem at 00002038 val 00000007 size  3
> writing val 00000007 to register 01
4882c4882
< memAddr: 00002038, memRdData: 00000000, memWrData: 00000179, memWr: 1
---
> memAddr: 00002038, memRdData: 00000000, memWrData: 00000007, memWr: 1
4894,4895c4894,4895
< busA=00000179
< busB=000000e9
---
> busA=00000007
> busB=00000001
4903c4903
< busA_sel=0
---
> busA_sel=2
4919c4919
< busB=00000179
---
> busB=00000007
4931c4931
< regWrData=00000179
---
> regWrData=00000007
4933c4933
< alu=00000179
---
> alu=00000007
4943c4943
< loadRegData=00000179
---
> loadRegData=00000007
4945c4945
< reg 1: 00000090 	 reg 2: 000000e9
---
> reg 1: 00000006 	 reg 2: 00000001
4948,4949c4948,4949
< reading val 00000179 from reg 03
< reading val 000000e9 from reg 02
---
> reading val 00000007 from reg 03
> reading val 00000001 from reg 02
4966c4966
< busB=000000e9
---
> busB=00000001
4974c4974
< busA_sel=0
---
> busA_sel=2
4978c4978
< busA_sel=0
---
> busA_sel=2
4981,4982c4981,4982
< busA=00000179
< busB=000000e9
---
> busA=00000000
> busB=00000001
4986c4986
< alu=00000262
---
> alu=00000001
5016c5016
< reg 1: 00000179 	 reg 2: 000000e9
---
> reg 1: 00000007 	 reg 2: 00000001
5020c5020
< reading val 000000e9 from reg 03
---
> reading val 00000001 from reg 03
5025c5025
< memAddr: 00000262, memRdData: 00000000, memWrData: 000000e9, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
5050c5050
< busA_sel=0
---
> busA_sel=2
5053,5054c5053,5054
< busA=00000038
< busB=00000262
---
> busA=00000000
> busB=00000001
5058c5058
< alu=00002038
---
> alu=00002000
5062c5062
< busB=000000e9
---
> busB=00000001
5066c5066
< alu=00000262
---
> alu=00000001
5088c5088
< reg 1: 00000179 	 reg 2: 000000e9
---
> reg 1: 00000007 	 reg 2: 00000001
5096c5096
< memAddr: 00002038, memRdData: 00000179, memWrData: 00000262, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
5133c5133
< busB=00000262
---
> busB=00000001
5137c5137
< alu=00002038
---
> alu=00002000
5145c5145
< regWrData=00000262
---
> regWrData=00000001
5147c5147
< alu=00000262
---
> alu=00000001
5157c5157
< loadRegData=00000262
---
> loadRegData=00000001
5159c5159
< reg 1: 00000179 	 reg 2: 000000e9
---
> reg 1: 00000007 	 reg 2: 00000001
5162,5163c5162,5163
< writing val 00000262 to register 02
< writing to mem at 00002038 val 00000262 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
5218c5218
< regWrData=00002038
---
> regWrData=00002000
5220,5221c5220,5221
< alu=00002038
< memRdData=00000179
---
> alu=00002000
> memRdData=00000001
5224c5224
< dwordData=00000179
---
> dwordData=00000001
5229,5230c5229,5230
< dResize=00000179
< loadRegData=00002038
---
> dResize=00000001
> loadRegData=00002000
5232c5232
< reg 1: 00000179 	 reg 2: 00000262
---
> reg 1: 00000007 	 reg 2: 00000001
5303c5303
< reg 1: 00000179 	 reg 2: 00000262
---
> reg 1: 00000007 	 reg 2: 00000001
5376c5376
< reg 1: 00000179 	 reg 2: 00000262
---
> reg 1: 00000007 	 reg 2: 00000001
5396,5397c5396,5397
< busA=00000179
< busB=00000262
---
> busA=00000007
> busB=00000001
5447c5447
< reg 1: 00000179 	 reg 2: 00000262
---
> reg 1: 00000007 	 reg 2: 00000001
5450,5451c5450,5451
< reading val 00000179 from reg 03
< reading val 00000262 from reg 01
---
> reading val 00000007 from reg 03
> reading val 00000001 from reg 01
5468c5468
< busB=00000179
---
> busB=00000007
5483,5484c5483,5484
< busA=00000179
< busB=00000262
---
> busA=00000007
> busB=00000001
5488c5488
< alu=000003db
---
> alu=00000008
5518c5518
< reg 1: 00000179 	 reg 2: 00000262
---
> reg 1: 00000007 	 reg 2: 00000001
5522c5522
< reading val 00000179 from reg 03
---
> reading val 00000007 from reg 03
5526c5526
< memAddr: 000003db, memRdData: 00000000, memWrData: 00000262, memWr: 0
---
> memAddr: 00000008, memRdData: 00000000, memWrData: 00000001, memWr: 0
5555c5555
< busB=000003db
---
> busB=00000008
5563c5563
< busB=00000262
---
> busB=00000001
5567c5567
< alu=000003db
---
> alu=00000008
5589c5589
< reg 1: 00000179 	 reg 2: 00000262
---
> reg 1: 00000007 	 reg 2: 00000001
5594,5595c5594,5595
< writing to mem at 00002040 val 000003db size  3
< writing val 000003db to register 01
---
> writing to mem at 00002040 val 00000008 size  3
> writing val 00000008 to register 01
5599c5599
< memAddr: 00002040, memRdData: 00000000, memWrData: 000003db, memWr: 1
---
> memAddr: 00002040, memRdData: 00000000, memWrData: 00000008, memWr: 1
5611,5612c5611,5612
< busA=000003db
< busB=00000262
---
> busA=00000008
> busB=00000001
5620c5620
< busA_sel=0
---
> busA_sel=2
5636c5636
< busB=000003db
---
> busB=00000008
5648c5648
< regWrData=000003db
---
> regWrData=00000008
5650c5650
< alu=000003db
---
> alu=00000008
5660c5660
< loadRegData=000003db
---
> loadRegData=00000008
5662c5662
< reg 1: 00000179 	 reg 2: 00000262
---
> reg 1: 00000007 	 reg 2: 00000001
5665,5666c5665,5666
< reading val 000003db from reg 03
< reading val 00000262 from reg 02
---
> reading val 00000008 from reg 03
> reading val 00000001 from reg 02
5683c5683
< busB=00000262
---
> busB=00000001
5691c5691
< busA_sel=0
---
> busA_sel=2
5695c5695
< busA_sel=0
---
> busA_sel=2
5698,5699c5698,5699
< busA=000003db
< busB=00000262
---
> busA=00000000
> busB=00000001
5703c5703
< alu=0000063d
---
> alu=00000001
5733c5733
< reg 1: 000003db 	 reg 2: 00000262
---
> reg 1: 00000008 	 reg 2: 00000001
5737c5737
< reading val 00000262 from reg 03
---
> reading val 00000001 from reg 03
5742c5742
< memAddr: 0000063d, memRdData: 00000000, memWrData: 00000262, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
5767c5767
< busA_sel=0
---
> busA_sel=2
5770,5771c5770,5771
< busA=00000040
< busB=0000063d
---
> busA=00000000
> busB=00000001
5775c5775
< alu=00002040
---
> alu=00002000
5779c5779
< busB=00000262
---
> busB=00000001
5783c5783
< alu=0000063d
---
> alu=00000001
5805c5805
< reg 1: 000003db 	 reg 2: 00000262
---
> reg 1: 00000008 	 reg 2: 00000001
5813c5813
< memAddr: 00002040, memRdData: 000003db, memWrData: 0000063d, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
5850c5850
< busB=0000063d
---
> busB=00000001
5854c5854
< alu=00002040
---
> alu=00002000
5862c5862
< regWrData=0000063d
---
> regWrData=00000001
5864c5864
< alu=0000063d
---
> alu=00000001
5874c5874
< loadRegData=0000063d
---
> loadRegData=00000001
5876c5876
< reg 1: 000003db 	 reg 2: 00000262
---
> reg 1: 00000008 	 reg 2: 00000001
5879,5880c5879,5880
< writing val 0000063d to register 02
< writing to mem at 00002040 val 0000063d size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
5935c5935
< regWrData=00002040
---
> regWrData=00002000
5937,5938c5937,5938
< alu=00002040
< memRdData=000003db
---
> alu=00002000
> memRdData=00000001
5941c5941
< dwordData=000003db
---
> dwordData=00000001
5946,5947c5946,5947
< dResize=000003db
< loadRegData=00002040
---
> dResize=00000001
> loadRegData=00002000
5949c5949
< reg 1: 000003db 	 reg 2: 0000063d
---
> reg 1: 00000008 	 reg 2: 00000001
6020c6020
< reg 1: 000003db 	 reg 2: 0000063d
---
> reg 1: 00000008 	 reg 2: 00000001
6093c6093
< reg 1: 000003db 	 reg 2: 0000063d
---
> reg 1: 00000008 	 reg 2: 00000001
6113,6114c6113,6114
< busA=000003db
< busB=0000063d
---
> busA=00000008
> busB=00000001
6164c6164
< reg 1: 000003db 	 reg 2: 0000063d
---
> reg 1: 00000008 	 reg 2: 00000001
6167,6168c6167,6168
< reading val 000003db from reg 03
< reading val 0000063d from reg 01
---
> reading val 00000008 from reg 03
> reading val 00000001 from reg 01
6185c6185
< busB=000003db
---
> busB=00000008
6200,6201c6200,6201
< busA=000003db
< busB=0000063d
---
> busA=00000008
> busB=00000001
6205c6205
< alu=00000a18
---
> alu=00000009
6235c6235
< reg 1: 000003db 	 reg 2: 0000063d
---
> reg 1: 00000008 	 reg 2: 00000001
6239c6239
< reading val 000003db from reg 03
---
> reading val 00000008 from reg 03
6243c6243
< memAddr: 00000a18, memRdData: 00000000, memWrData: 0000063d, memWr: 0
---
> memAddr: 00000009, memRdData: 00000000, memWrData: 00000001, memWr: 0
6272c6272
< busB=00000a18
---
> busB=00000009
6280c6280
< busB=0000063d
---
> busB=00000001
6284c6284
< alu=00000a18
---
> alu=00000009
6306c6306
< reg 1: 000003db 	 reg 2: 0000063d
---
> reg 1: 00000008 	 reg 2: 00000001
6311,6312c6311,6312
< writing to mem at 00002048 val 00000a18 size  3
< writing val 00000a18 to register 01
---
> writing to mem at 00002048 val 00000009 size  3
> writing val 00000009 to register 01
6316c6316
< memAddr: 00002048, memRdData: 00000000, memWrData: 00000a18, memWr: 1
---
> memAddr: 00002048, memRdData: 00000000, memWrData: 00000009, memWr: 1
6328,6329c6328,6329
< busA=00000a18
< busB=0000063d
---
> busA=00000009
> busB=00000001
6337c6337
< busA_sel=0
---
> busA_sel=2
6353c6353
< busB=00000a18
---
> busB=00000009
6365c6365
< regWrData=00000a18
---
> regWrData=00000009
6367c6367
< alu=00000a18
---
> alu=00000009
6377c6377
< loadRegData=00000a18
---
> loadRegData=00000009
6379c6379
< reg 1: 000003db 	 reg 2: 0000063d
---
> reg 1: 00000008 	 reg 2: 00000001
6382,6383c6382,6383
< reading val 00000a18 from reg 03
< reading val 0000063d from reg 02
---
> reading val 00000009 from reg 03
> reading val 00000001 from reg 02
6400c6400
< busB=0000063d
---
> busB=00000001
6408c6408
< busA_sel=0
---
> busA_sel=2
6412c6412
< busA_sel=0
---
> busA_sel=2
6415,6416c6415,6416
< busA=00000a18
< busB=0000063d
---
> busA=00000000
> busB=00000001
6420c6420
< alu=00001055
---
> alu=00000001
6450c6450
< reg 1: 00000a18 	 reg 2: 0000063d
---
> reg 1: 00000009 	 reg 2: 00000001
6454c6454
< reading val 0000063d from reg 03
---
> reading val 00000001 from reg 03
6459c6459
< memAddr: 00001055, memRdData: 00000000, memWrData: 0000063d, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
6484c6484
< busA_sel=0
---
> busA_sel=2
6487,6488c6487,6488
< busA=00000048
< busB=00001055
---
> busA=00000000
> busB=00000001
6492c6492
< alu=00002048
---
> alu=00002000
6496c6496
< busB=0000063d
---
> busB=00000001
6500c6500
< alu=00001055
---
> alu=00000001
6522c6522
< reg 1: 00000a18 	 reg 2: 0000063d
---
> reg 1: 00000009 	 reg 2: 00000001
6530c6530
< memAddr: 00002048, memRdData: 00000a18, memWrData: 00001055, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
6567c6567
< busB=00001055
---
> busB=00000001
6571c6571
< alu=00002048
---
> alu=00002000
6579c6579
< regWrData=00001055
---
> regWrData=00000001
6581c6581
< alu=00001055
---
> alu=00000001
6591c6591
< loadRegData=00001055
---
> loadRegData=00000001
6593c6593
< reg 1: 00000a18 	 reg 2: 0000063d
---
> reg 1: 00000009 	 reg 2: 00000001
6596,6597c6596,6597
< writing val 00001055 to register 02
< writing to mem at 00002048 val 00001055 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
6652c6652
< regWrData=00002048
---
> regWrData=00002000
6654,6655c6654,6655
< alu=00002048
< memRdData=00000a18
---
> alu=00002000
> memRdData=00000001
6658c6658
< dwordData=00000a18
---
> dwordData=00000001
6663,6664c6663,6664
< dResize=00000a18
< loadRegData=00002048
---
> dResize=00000001
> loadRegData=00002000
6666c6666
< reg 1: 00000a18 	 reg 2: 00001055
---
> reg 1: 00000009 	 reg 2: 00000001
6737c6737
< reg 1: 00000a18 	 reg 2: 00001055
---
> reg 1: 00000009 	 reg 2: 00000001
6810c6810
< reg 1: 00000a18 	 reg 2: 00001055
---
> reg 1: 00000009 	 reg 2: 00000001
6830,6831c6830,6831
< busA=00000a18
< busB=00001055
---
> busA=00000009
> busB=00000001
6881c6881
< reg 1: 00000a18 	 reg 2: 00001055
---
> reg 1: 00000009 	 reg 2: 00000001
6884,6885c6884,6885
< reading val 00000a18 from reg 03
< reading val 00001055 from reg 01
---
> reading val 00000009 from reg 03
> reading val 00000001 from reg 01
6902c6902
< busB=00000a18
---
> busB=00000009
6917,6918c6917,6918
< busA=00000a18
< busB=00001055
---
> busA=00000009
> busB=00000001
6922c6922
< alu=00001a6d
---
> alu=0000000a
6952c6952
< reg 1: 00000a18 	 reg 2: 00001055
---
> reg 1: 00000009 	 reg 2: 00000001
6956c6956
< reading val 00000a18 from reg 03
---
> reading val 00000009 from reg 03
6960c6960
< memAddr: 00001a6d, memRdData: 00000000, memWrData: 00001055, memWr: 0
---
> memAddr: 0000000a, memRdData: 00000000, memWrData: 00000001, memWr: 0
6989c6989
< busB=00001a6d
---
> busB=0000000a
6997c6997
< busB=00001055
---
> busB=00000001
7001c7001
< alu=00001a6d
---
> alu=0000000a
7023c7023
< reg 1: 00000a18 	 reg 2: 00001055
---
> reg 1: 00000009 	 reg 2: 00000001
7028,7029c7028,7029
< writing to mem at 00002050 val 00001a6d size  3
< writing val 00001a6d to register 01
---
> writing to mem at 00002050 val 0000000a size  3
> writing val 0000000a to register 01
7033c7033
< memAddr: 00002050, memRdData: 00000000, memWrData: 00001a6d, memWr: 1
---
> memAddr: 00002050, memRdData: 00000000, memWrData: 0000000a, memWr: 1
7045,7046c7045,7046
< busA=00001a6d
< busB=00001055
---
> busA=0000000a
> busB=00000001
7054c7054
< busA_sel=0
---
> busA_sel=2
7070c7070
< busB=00001a6d
---
> busB=0000000a
7082c7082
< regWrData=00001a6d
---
> regWrData=0000000a
7084c7084
< alu=00001a6d
---
> alu=0000000a
7094c7094
< loadRegData=00001a6d
---
> loadRegData=0000000a
7096c7096
< reg 1: 00000a18 	 reg 2: 00001055
---
> reg 1: 00000009 	 reg 2: 00000001
7099,7100c7099,7100
< reading val 00001a6d from reg 03
< reading val 00001055 from reg 02
---
> reading val 0000000a from reg 03
> reading val 00000001 from reg 02
7117c7117
< busB=00001055
---
> busB=00000001
7125c7125
< busA_sel=0
---
> busA_sel=2
7129c7129
< busA_sel=0
---
> busA_sel=2
7132,7133c7132,7133
< busA=00001a6d
< busB=00001055
---
> busA=00000000
> busB=00000001
7137c7137
< alu=00002ac2
---
> alu=00000001
7167c7167
< reg 1: 00001a6d 	 reg 2: 00001055
---
> reg 1: 0000000a 	 reg 2: 00000001
7171c7171
< reading val 00001055 from reg 03
---
> reading val 00000001 from reg 03
7176c7176
< memAddr: 00002ac2, memRdData: 00000000, memWrData: 00001055, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
7201c7201
< busA_sel=0
---
> busA_sel=2
7204,7205c7204,7205
< busA=00000050
< busB=00002ac2
---
> busA=00000000
> busB=00000001
7209c7209
< alu=00002050
---
> alu=00002000
7213c7213
< busB=00001055
---
> busB=00000001
7217c7217
< alu=00002ac2
---
> alu=00000001
7239c7239
< reg 1: 00001a6d 	 reg 2: 00001055
---
> reg 1: 0000000a 	 reg 2: 00000001
7247c7247
< memAddr: 00002050, memRdData: 00001a6d, memWrData: 00002ac2, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
7284c7284
< busB=00002ac2
---
> busB=00000001
7288c7288
< alu=00002050
---
> alu=00002000
7296c7296
< regWrData=00002ac2
---
> regWrData=00000001
7298c7298
< alu=00002ac2
---
> alu=00000001
7308c7308
< loadRegData=00002ac2
---
> loadRegData=00000001
7310c7310
< reg 1: 00001a6d 	 reg 2: 00001055
---
> reg 1: 0000000a 	 reg 2: 00000001
7313,7314c7313,7314
< writing val 00002ac2 to register 02
< writing to mem at 00002050 val 00002ac2 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
7369c7369
< regWrData=00002050
---
> regWrData=00002000
7371,7372c7371,7372
< alu=00002050
< memRdData=00001a6d
---
> alu=00002000
> memRdData=00000001
7375c7375
< dwordData=00001a6d
---
> dwordData=00000001
7380,7381c7380,7381
< dResize=00001a6d
< loadRegData=00002050
---
> dResize=00000001
> loadRegData=00002000
7383c7383
< reg 1: 00001a6d 	 reg 2: 00002ac2
---
> reg 1: 0000000a 	 reg 2: 00000001
7454c7454
< reg 1: 00001a6d 	 reg 2: 00002ac2
---
> reg 1: 0000000a 	 reg 2: 00000001
7527c7527
< reg 1: 00001a6d 	 reg 2: 00002ac2
---
> reg 1: 0000000a 	 reg 2: 00000001
7547,7548c7547,7548
< busA=00001a6d
< busB=00002ac2
---
> busA=0000000a
> busB=00000001
7598c7598
< reg 1: 00001a6d 	 reg 2: 00002ac2
---
> reg 1: 0000000a 	 reg 2: 00000001
7601,7602c7601,7602
< reading val 00001a6d from reg 03
< reading val 00002ac2 from reg 01
---
> reading val 0000000a from reg 03
> reading val 00000001 from reg 01
7619c7619
< busB=00001a6d
---
> busB=0000000a
7634,7635c7634,7635
< busA=00001a6d
< busB=00002ac2
---
> busA=0000000a
> busB=00000001
7639c7639
< alu=0000452f
---
> alu=0000000b
7669c7669
< reg 1: 00001a6d 	 reg 2: 00002ac2
---
> reg 1: 0000000a 	 reg 2: 00000001
7673c7673
< reading val 00001a6d from reg 03
---
> reading val 0000000a from reg 03
7677c7677
< memAddr: 0000452f, memRdData: xxxxxxxx, memWrData: 00002ac2, memWr: 0
---
> memAddr: 0000000b, memRdData: 00000000, memWrData: 00000001, memWr: 0
7706c7706
< busB=0000452f
---
> busB=0000000b
7714c7714
< busB=00002ac2
---
> busB=00000001
7718c7718
< alu=0000452f
---
> alu=0000000b
7740c7740
< reg 1: 00001a6d 	 reg 2: 00002ac2
---
> reg 1: 0000000a 	 reg 2: 00000001
7745,7746c7745,7746
< writing to mem at 00002058 val 0000452f size  3
< writing val 0000452f to register 01
---
> writing to mem at 00002058 val 0000000b size  3
> writing val 0000000b to register 01
7750c7750
< memAddr: 00002058, memRdData: 00000000, memWrData: 0000452f, memWr: 1
---
> memAddr: 00002058, memRdData: 00000000, memWrData: 0000000b, memWr: 1
7762,7763c7762,7763
< busA=0000452f
< busB=00002ac2
---
> busA=0000000b
> busB=00000001
7771c7771
< busA_sel=0
---
> busA_sel=2
7787c7787
< busB=0000452f
---
> busB=0000000b
7799c7799
< regWrData=0000452f
---
> regWrData=0000000b
7801,7805c7801,7805
< alu=0000452f
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=0000000b
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
7810,7811c7810,7811
< dResize=000000xx
< loadRegData=0000452f
---
> dResize=00000000
> loadRegData=0000000b
7813c7813
< reg 1: 00001a6d 	 reg 2: 00002ac2
---
> reg 1: 0000000a 	 reg 2: 00000001
7816,7817c7816,7817
< reading val 0000452f from reg 03
< reading val 00002ac2 from reg 02
---
> reading val 0000000b from reg 03
> reading val 00000001 from reg 02
7834c7834
< busB=00002ac2
---
> busB=00000001
7842c7842
< busA_sel=0
---
> busA_sel=2
7846c7846
< busA_sel=0
---
> busA_sel=2
7849,7850c7849,7850
< busA=0000452f
< busB=00002ac2
---
> busA=00000000
> busB=00000001
7854c7854
< alu=00006ff1
---
> alu=00000001
7884c7884
< reg 1: 0000452f 	 reg 2: 00002ac2
---
> reg 1: 0000000b 	 reg 2: 00000001
7888c7888
< reading val 00002ac2 from reg 03
---
> reading val 00000001 from reg 03
7893c7893
< memAddr: 00006ff1, memRdData: xxxxxxxx, memWrData: 00002ac2, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
7918c7918
< busA_sel=0
---
> busA_sel=2
7921,7922c7921,7922
< busA=00000058
< busB=00006ff1
---
> busA=00000000
> busB=00000001
7926c7926
< alu=00002058
---
> alu=00002000
7930c7930
< busB=00002ac2
---
> busB=00000001
7934c7934
< alu=00006ff1
---
> alu=00000001
7956c7956
< reg 1: 0000452f 	 reg 2: 00002ac2
---
> reg 1: 0000000b 	 reg 2: 00000001
7964c7964
< memAddr: 00002058, memRdData: 0000452f, memWrData: 00006ff1, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
8001c8001
< busB=00006ff1
---
> busB=00000001
8005c8005
< alu=00002058
---
> alu=00002000
8013c8013
< regWrData=00006ff1
---
> regWrData=00000001
8015,8019c8015,8019
< alu=00006ff1
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000001
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
8024,8025c8024,8025
< dResize=000000xx
< loadRegData=00006ff1
---
> dResize=00000000
> loadRegData=00000001
8027c8027
< reg 1: 0000452f 	 reg 2: 00002ac2
---
> reg 1: 0000000b 	 reg 2: 00000001
8030,8031c8030,8031
< writing val 00006ff1 to register 02
< writing to mem at 00002058 val 00006ff1 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
8086c8086
< regWrData=00002058
---
> regWrData=00002000
8088,8089c8088,8089
< alu=00002058
< memRdData=0000452f
---
> alu=00002000
> memRdData=00000001
8092c8092
< dwordData=0000452f
---
> dwordData=00000001
8097,8098c8097,8098
< dResize=0000452f
< loadRegData=00002058
---
> dResize=00000001
> loadRegData=00002000
8100c8100
< reg 1: 0000452f 	 reg 2: 00006ff1
---
> reg 1: 0000000b 	 reg 2: 00000001
8171c8171
< reg 1: 0000452f 	 reg 2: 00006ff1
---
> reg 1: 0000000b 	 reg 2: 00000001
8244c8244
< reg 1: 0000452f 	 reg 2: 00006ff1
---
> reg 1: 0000000b 	 reg 2: 00000001
8264,8265c8264,8265
< busA=0000452f
< busB=00006ff1
---
> busA=0000000b
> busB=00000001
8315c8315
< reg 1: 0000452f 	 reg 2: 00006ff1
---
> reg 1: 0000000b 	 reg 2: 00000001
8318,8319c8318,8319
< reading val 0000452f from reg 03
< reading val 00006ff1 from reg 01
---
> reading val 0000000b from reg 03
> reading val 00000001 from reg 01
8336c8336
< busB=0000452f
---
> busB=0000000b
8351,8352c8351,8352
< busA=0000452f
< busB=00006ff1
---
> busA=0000000b
> busB=00000001
8356c8356
< alu=0000b520
---
> alu=0000000c
8386c8386
< reg 1: 0000452f 	 reg 2: 00006ff1
---
> reg 1: 0000000b 	 reg 2: 00000001
8390c8390
< reading val 0000452f from reg 03
---
> reading val 0000000b from reg 03
8394c8394
< memAddr: 0000b520, memRdData: xxxxxxxx, memWrData: 00006ff1, memWr: 0
---
> memAddr: 0000000c, memRdData: 00000000, memWrData: 00000001, memWr: 0
8423c8423
< busB=0000b520
---
> busB=0000000c
8431c8431
< busB=00006ff1
---
> busB=00000001
8435c8435
< alu=0000b520
---
> alu=0000000c
8457c8457
< reg 1: 0000452f 	 reg 2: 00006ff1
---
> reg 1: 0000000b 	 reg 2: 00000001
8462,8463c8462,8463
< writing to mem at 00002060 val 0000b520 size  3
< writing val 0000b520 to register 01
---
> writing to mem at 00002060 val 0000000c size  3
> writing val 0000000c to register 01
8467c8467
< memAddr: 00002060, memRdData: 00000000, memWrData: 0000b520, memWr: 1
---
> memAddr: 00002060, memRdData: 00000000, memWrData: 0000000c, memWr: 1
8479,8480c8479,8480
< busA=0000b520
< busB=00006ff1
---
> busA=0000000c
> busB=00000001
8488c8488
< busA_sel=0
---
> busA_sel=2
8504c8504
< busB=0000b520
---
> busB=0000000c
8516c8516
< regWrData=0000b520
---
> regWrData=0000000c
8518,8522c8518,8522
< alu=0000b520
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=0000000c
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
8527,8528c8527,8528
< dResize=000000xx
< loadRegData=0000b520
---
> dResize=00000000
> loadRegData=0000000c
8530c8530
< reg 1: 0000452f 	 reg 2: 00006ff1
---
> reg 1: 0000000b 	 reg 2: 00000001
8533,8534c8533,8534
< reading val 0000b520 from reg 03
< reading val 00006ff1 from reg 02
---
> reading val 0000000c from reg 03
> reading val 00000001 from reg 02
8551c8551
< busB=00006ff1
---
> busB=00000001
8559c8559
< busA_sel=0
---
> busA_sel=2
8563c8563
< busA_sel=0
---
> busA_sel=2
8566,8567c8566,8567
< busA=0000b520
< busB=00006ff1
---
> busA=00000000
> busB=00000001
8571c8571
< alu=00012511
---
> alu=00000001
8601c8601
< reg 1: 0000b520 	 reg 2: 00006ff1
---
> reg 1: 0000000c 	 reg 2: 00000001
8605c8605
< reading val 00006ff1 from reg 03
---
> reading val 00000001 from reg 03
8610c8610
< memAddr: 00012511, memRdData: xxxxxxxx, memWrData: 00006ff1, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
8635c8635
< busA_sel=0
---
> busA_sel=2
8638,8639c8638,8639
< busA=00000060
< busB=00012511
---
> busA=00000000
> busB=00000001
8643c8643
< alu=00002060
---
> alu=00002000
8647c8647
< busB=00006ff1
---
> busB=00000001
8651c8651
< alu=00012511
---
> alu=00000001
8673c8673
< reg 1: 0000b520 	 reg 2: 00006ff1
---
> reg 1: 0000000c 	 reg 2: 00000001
8681c8681
< memAddr: 00002060, memRdData: 0000b520, memWrData: 00012511, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
8718c8718
< busB=00012511
---
> busB=00000001
8722c8722
< alu=00002060
---
> alu=00002000
8730c8730
< regWrData=00012511
---
> regWrData=00000001
8732,8736c8732,8736
< alu=00012511
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000001
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
8741,8742c8741,8742
< dResize=000000xx
< loadRegData=00012511
---
> dResize=00000000
> loadRegData=00000001
8744c8744
< reg 1: 0000b520 	 reg 2: 00006ff1
---
> reg 1: 0000000c 	 reg 2: 00000001
8747,8748c8747,8748
< writing val 00012511 to register 02
< writing to mem at 00002060 val 00012511 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
8803c8803
< regWrData=00002060
---
> regWrData=00002000
8805,8806c8805,8806
< alu=00002060
< memRdData=0000b520
---
> alu=00002000
> memRdData=00000001
8809c8809
< dwordData=0000b520
---
> dwordData=00000001
8814,8815c8814,8815
< dResize=0000b520
< loadRegData=00002060
---
> dResize=00000001
> loadRegData=00002000
8817c8817
< reg 1: 0000b520 	 reg 2: 00012511
---
> reg 1: 0000000c 	 reg 2: 00000001
8888c8888
< reg 1: 0000b520 	 reg 2: 00012511
---
> reg 1: 0000000c 	 reg 2: 00000001
8961c8961
< reg 1: 0000b520 	 reg 2: 00012511
---
> reg 1: 0000000c 	 reg 2: 00000001
8981,8982c8981,8982
< busA=0000b520
< busB=00012511
---
> busA=0000000c
> busB=00000001
9032c9032
< reg 1: 0000b520 	 reg 2: 00012511
---
> reg 1: 0000000c 	 reg 2: 00000001
9035,9036c9035,9036
< reading val 0000b520 from reg 03
< reading val 00012511 from reg 01
---
> reading val 0000000c from reg 03
> reading val 00000001 from reg 01
9053c9053
< busB=0000b520
---
> busB=0000000c
9068,9069c9068,9069
< busA=0000b520
< busB=00012511
---
> busA=0000000c
> busB=00000001
9073c9073
< alu=0001da31
---
> alu=0000000d
9103c9103
< reg 1: 0000b520 	 reg 2: 00012511
---
> reg 1: 0000000c 	 reg 2: 00000001
9107c9107
< reading val 0000b520 from reg 03
---
> reading val 0000000c from reg 03
9111c9111
< memAddr: 0001da31, memRdData: xxxxxxxx, memWrData: 00012511, memWr: 0
---
> memAddr: 0000000d, memRdData: 00000000, memWrData: 00000001, memWr: 0
9140c9140
< busB=0001da31
---
> busB=0000000d
9148c9148
< busB=00012511
---
> busB=00000001
9152c9152
< alu=0001da31
---
> alu=0000000d
9174c9174
< reg 1: 0000b520 	 reg 2: 00012511
---
> reg 1: 0000000c 	 reg 2: 00000001
9179,9180c9179,9180
< writing to mem at 00002068 val 0001da31 size  3
< writing val 0001da31 to register 01
---
> writing to mem at 00002068 val 0000000d size  3
> writing val 0000000d to register 01
9184c9184
< memAddr: 00002068, memRdData: 00000000, memWrData: 0001da31, memWr: 1
---
> memAddr: 00002068, memRdData: 00000000, memWrData: 0000000d, memWr: 1
9196,9197c9196,9197
< busA=0001da31
< busB=00012511
---
> busA=0000000d
> busB=00000001
9205c9205
< busA_sel=0
---
> busA_sel=2
9221c9221
< busB=0001da31
---
> busB=0000000d
9233c9233
< regWrData=0001da31
---
> regWrData=0000000d
9235,9239c9235,9239
< alu=0001da31
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=0000000d
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
9244,9245c9244,9245
< dResize=000000xx
< loadRegData=0001da31
---
> dResize=00000000
> loadRegData=0000000d
9247c9247
< reg 1: 0000b520 	 reg 2: 00012511
---
> reg 1: 0000000c 	 reg 2: 00000001
9250,9251c9250,9251
< reading val 0001da31 from reg 03
< reading val 00012511 from reg 02
---
> reading val 0000000d from reg 03
> reading val 00000001 from reg 02
9268c9268
< busB=00012511
---
> busB=00000001
9276c9276
< busA_sel=0
---
> busA_sel=2
9280c9280
< busA_sel=0
---
> busA_sel=2
9283,9284c9283,9284
< busA=0001da31
< busB=00012511
---
> busA=00000000
> busB=00000001
9288c9288
< alu=0002ff42
---
> alu=00000001
9318c9318
< reg 1: 0001da31 	 reg 2: 00012511
---
> reg 1: 0000000d 	 reg 2: 00000001
9322c9322
< reading val 00012511 from reg 03
---
> reading val 00000001 from reg 03
9327c9327
< memAddr: 0002ff42, memRdData: xxxxxxxx, memWrData: 00012511, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
9352c9352
< busA_sel=0
---
> busA_sel=2
9355,9356c9355,9356
< busA=00000068
< busB=0002ff42
---
> busA=00000000
> busB=00000001
9360c9360
< alu=00002068
---
> alu=00002000
9364c9364
< busB=00012511
---
> busB=00000001
9368c9368
< alu=0002ff42
---
> alu=00000001
9390c9390
< reg 1: 0001da31 	 reg 2: 00012511
---
> reg 1: 0000000d 	 reg 2: 00000001
9398c9398
< memAddr: 00002068, memRdData: 0001da31, memWrData: 0002ff42, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
9435c9435
< busB=0002ff42
---
> busB=00000001
9439c9439
< alu=00002068
---
> alu=00002000
9447c9447
< regWrData=0002ff42
---
> regWrData=00000001
9449,9453c9449,9453
< alu=0002ff42
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000001
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
9458,9459c9458,9459
< dResize=000000xx
< loadRegData=0002ff42
---
> dResize=00000000
> loadRegData=00000001
9461c9461
< reg 1: 0001da31 	 reg 2: 00012511
---
> reg 1: 0000000d 	 reg 2: 00000001
9464,9465c9464,9465
< writing val 0002ff42 to register 02
< writing to mem at 00002068 val 0002ff42 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
9520c9520
< regWrData=00002068
---
> regWrData=00002000
9522,9523c9522,9523
< alu=00002068
< memRdData=0001da31
---
> alu=00002000
> memRdData=00000001
9525,9526c9525,9526
< wordData=00000001
< dwordData=0001da31
---
> wordData=00000000
> dwordData=00000001
9531,9532c9531,9532
< dResize=0001da31
< loadRegData=00002068
---
> dResize=00000001
> loadRegData=00002000
9534c9534
< reg 1: 0001da31 	 reg 2: 0002ff42
---
> reg 1: 0000000d 	 reg 2: 00000001
9605c9605
< reg 1: 0001da31 	 reg 2: 0002ff42
---
> reg 1: 0000000d 	 reg 2: 00000001
9678c9678
< reg 1: 0001da31 	 reg 2: 0002ff42
---
> reg 1: 0000000d 	 reg 2: 00000001
9698,9699c9698,9699
< busA=0001da31
< busB=0002ff42
---
> busA=0000000d
> busB=00000001
9749c9749
< reg 1: 0001da31 	 reg 2: 0002ff42
---
> reg 1: 0000000d 	 reg 2: 00000001
9752,9753c9752,9753
< reading val 0001da31 from reg 03
< reading val 0002ff42 from reg 01
---
> reading val 0000000d from reg 03
> reading val 00000001 from reg 01
9770c9770
< busB=0001da31
---
> busB=0000000d
9785,9786c9785,9786
< busA=0001da31
< busB=0002ff42
---
> busA=0000000d
> busB=00000001
9790c9790
< alu=0004d973
---
> alu=0000000e
9820c9820
< reg 1: 0001da31 	 reg 2: 0002ff42
---
> reg 1: 0000000d 	 reg 2: 00000001
9824c9824
< reading val 0001da31 from reg 03
---
> reading val 0000000d from reg 03
9828c9828
< memAddr: 0004d973, memRdData: xxxxxxxx, memWrData: 0002ff42, memWr: 0
---
> memAddr: 0000000e, memRdData: 00000000, memWrData: 00000001, memWr: 0
9857c9857
< busB=0004d973
---
> busB=0000000e
9865c9865
< busB=0002ff42
---
> busB=00000001
9869c9869
< alu=0004d973
---
> alu=0000000e
9891c9891
< reg 1: 0001da31 	 reg 2: 0002ff42
---
> reg 1: 0000000d 	 reg 2: 00000001
9896,9897c9896,9897
< writing to mem at 00002070 val 0004d973 size  3
< writing val 0004d973 to register 01
---
> writing to mem at 00002070 val 0000000e size  3
> writing val 0000000e to register 01
9901c9901
< memAddr: 00002070, memRdData: 00000000, memWrData: 0004d973, memWr: 1
---
> memAddr: 00002070, memRdData: 00000000, memWrData: 0000000e, memWr: 1
9913,9914c9913,9914
< busA=0004d973
< busB=0002ff42
---
> busA=0000000e
> busB=00000001
9922c9922
< busA_sel=0
---
> busA_sel=2
9938c9938
< busB=0004d973
---
> busB=0000000e
9950c9950
< regWrData=0004d973
---
> regWrData=0000000e
9952,9956c9952,9956
< alu=0004d973
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=0000000e
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
9961,9962c9961,9962
< dResize=000000xx
< loadRegData=0004d973
---
> dResize=00000000
> loadRegData=0000000e
9964c9964
< reg 1: 0001da31 	 reg 2: 0002ff42
---
> reg 1: 0000000d 	 reg 2: 00000001
9967,9968c9967,9968
< reading val 0004d973 from reg 03
< reading val 0002ff42 from reg 02
---
> reading val 0000000e from reg 03
> reading val 00000001 from reg 02
9985c9985
< busB=0002ff42
---
> busB=00000001
9993c9993
< busA_sel=0
---
> busA_sel=2
9997c9997
< busA_sel=0
---
> busA_sel=2
10000,10001c10000,10001
< busA=0004d973
< busB=0002ff42
---
> busA=00000000
> busB=00000001
10005c10005
< alu=0007d8b5
---
> alu=00000001
10035c10035
< reg 1: 0004d973 	 reg 2: 0002ff42
---
> reg 1: 0000000e 	 reg 2: 00000001
10039c10039
< reading val 0002ff42 from reg 03
---
> reading val 00000001 from reg 03
10044c10044
< memAddr: 0007d8b5, memRdData: xxxxxxxx, memWrData: 0002ff42, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
10069c10069
< busA_sel=0
---
> busA_sel=2
10072,10073c10072,10073
< busA=00000070
< busB=0007d8b5
---
> busA=00000000
> busB=00000001
10077c10077
< alu=00002070
---
> alu=00002000
10081c10081
< busB=0002ff42
---
> busB=00000001
10085c10085
< alu=0007d8b5
---
> alu=00000001
10107c10107
< reg 1: 0004d973 	 reg 2: 0002ff42
---
> reg 1: 0000000e 	 reg 2: 00000001
10115c10115
< memAddr: 00002070, memRdData: 0004d973, memWrData: 0007d8b5, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
10152c10152
< busB=0007d8b5
---
> busB=00000001
10156c10156
< alu=00002070
---
> alu=00002000
10164c10164
< regWrData=0007d8b5
---
> regWrData=00000001
10166,10170c10166,10170
< alu=0007d8b5
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000001
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
10175,10176c10175,10176
< dResize=000000xx
< loadRegData=0007d8b5
---
> dResize=00000000
> loadRegData=00000001
10178c10178
< reg 1: 0004d973 	 reg 2: 0002ff42
---
> reg 1: 0000000e 	 reg 2: 00000001
10181,10182c10181,10182
< writing val 0007d8b5 to register 02
< writing to mem at 00002070 val 0007d8b5 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
10237c10237
< regWrData=00002070
---
> regWrData=00002000
10239,10240c10239,10240
< alu=00002070
< memRdData=0004d973
---
> alu=00002000
> memRdData=00000001
10242,10243c10242,10243
< wordData=00000004
< dwordData=0004d973
---
> wordData=00000000
> dwordData=00000001
10248,10249c10248,10249
< dResize=0004d973
< loadRegData=00002070
---
> dResize=00000001
> loadRegData=00002000
10251c10251
< reg 1: 0004d973 	 reg 2: 0007d8b5
---
> reg 1: 0000000e 	 reg 2: 00000001
10322c10322
< reg 1: 0004d973 	 reg 2: 0007d8b5
---
> reg 1: 0000000e 	 reg 2: 00000001
10395c10395
< reg 1: 0004d973 	 reg 2: 0007d8b5
---
> reg 1: 0000000e 	 reg 2: 00000001
10415,10416c10415,10416
< busA=0004d973
< busB=0007d8b5
---
> busA=0000000e
> busB=00000001
10466c10466
< reg 1: 0004d973 	 reg 2: 0007d8b5
---
> reg 1: 0000000e 	 reg 2: 00000001
10469,10470c10469,10470
< reading val 0004d973 from reg 03
< reading val 0007d8b5 from reg 01
---
> reading val 0000000e from reg 03
> reading val 00000001 from reg 01
10487c10487
< busB=0004d973
---
> busB=0000000e
10502,10503c10502,10503
< busA=0004d973
< busB=0007d8b5
---
> busA=0000000e
> busB=00000001
10507c10507
< alu=000cb228
---
> alu=0000000f
10537c10537
< reg 1: 0004d973 	 reg 2: 0007d8b5
---
> reg 1: 0000000e 	 reg 2: 00000001
10541c10541
< reading val 0004d973 from reg 03
---
> reading val 0000000e from reg 03
10545c10545
< memAddr: 000cb228, memRdData: xxxxxxxx, memWrData: 0007d8b5, memWr: 0
---
> memAddr: 0000000f, memRdData: 00000000, memWrData: 00000001, memWr: 0
10574c10574
< busB=000cb228
---
> busB=0000000f
10582c10582
< busB=0007d8b5
---
> busB=00000001
10586c10586
< alu=000cb228
---
> alu=0000000f
10608c10608
< reg 1: 0004d973 	 reg 2: 0007d8b5
---
> reg 1: 0000000e 	 reg 2: 00000001
10613,10614c10613,10614
< writing to mem at 00002078 val 000cb228 size  3
< writing val 000cb228 to register 01
---
> writing to mem at 00002078 val 0000000f size  3
> writing val 0000000f to register 01
10618c10618
< memAddr: 00002078, memRdData: 00000000, memWrData: 000cb228, memWr: 1
---
> memAddr: 00002078, memRdData: 00000000, memWrData: 0000000f, memWr: 1
10630,10631c10630,10631
< busA=000cb228
< busB=0007d8b5
---
> busA=0000000f
> busB=00000001
10639c10639
< busA_sel=0
---
> busA_sel=2
10655c10655
< busB=000cb228
---
> busB=0000000f
10667c10667
< regWrData=000cb228
---
> regWrData=0000000f
10669,10673c10669,10673
< alu=000cb228
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=0000000f
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
10678,10679c10678,10679
< dResize=000000xx
< loadRegData=000cb228
---
> dResize=00000000
> loadRegData=0000000f
10681c10681
< reg 1: 0004d973 	 reg 2: 0007d8b5
---
> reg 1: 0000000e 	 reg 2: 00000001
10684,10685c10684,10685
< reading val 000cb228 from reg 03
< reading val 0007d8b5 from reg 02
---
> reading val 0000000f from reg 03
> reading val 00000001 from reg 02
10702c10702
< busB=0007d8b5
---
> busB=00000001
10710c10710
< busA_sel=0
---
> busA_sel=2
10714c10714
< busA_sel=0
---
> busA_sel=2
10717,10718c10717,10718
< busA=000cb228
< busB=0007d8b5
---
> busA=00000000
> busB=00000001
10722c10722
< alu=00148add
---
> alu=00000001
10752c10752
< reg 1: 000cb228 	 reg 2: 0007d8b5
---
> reg 1: 0000000f 	 reg 2: 00000001
10756c10756
< reading val 0007d8b5 from reg 03
---
> reading val 00000001 from reg 03
10761c10761
< memAddr: 00148add, memRdData: xxxxxxxx, memWrData: 0007d8b5, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
10786c10786
< busA_sel=0
---
> busA_sel=2
10789,10790c10789,10790
< busA=00000078
< busB=00148add
---
> busA=00000000
> busB=00000001
10794c10794
< alu=00002078
---
> alu=00002000
10798c10798
< busB=0007d8b5
---
> busB=00000001
10802c10802
< alu=00148add
---
> alu=00000001
10824c10824
< reg 1: 000cb228 	 reg 2: 0007d8b5
---
> reg 1: 0000000f 	 reg 2: 00000001
10832c10832
< memAddr: 00002078, memRdData: 000cb228, memWrData: 00148add, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
10869c10869
< busB=00148add
---
> busB=00000001
10873c10873
< alu=00002078
---
> alu=00002000
10881c10881
< regWrData=00148add
---
> regWrData=00000001
10883,10887c10883,10887
< alu=00148add
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000001
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
10892,10893c10892,10893
< dResize=000000xx
< loadRegData=00148add
---
> dResize=00000000
> loadRegData=00000001
10895c10895
< reg 1: 000cb228 	 reg 2: 0007d8b5
---
> reg 1: 0000000f 	 reg 2: 00000001
10898,10899c10898,10899
< writing val 00148add to register 02
< writing to mem at 00002078 val 00148add size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
10954c10954
< regWrData=00002078
---
> regWrData=00002000
10956,10957c10956,10957
< alu=00002078
< memRdData=000cb228
---
> alu=00002000
> memRdData=00000001
10959,10960c10959,10960
< wordData=0000000c
< dwordData=000cb228
---
> wordData=00000000
> dwordData=00000001
10965,10966c10965,10966
< dResize=000cb228
< loadRegData=00002078
---
> dResize=00000001
> loadRegData=00002000
10968c10968
< reg 1: 000cb228 	 reg 2: 00148add
---
> reg 1: 0000000f 	 reg 2: 00000001
11039c11039
< reg 1: 000cb228 	 reg 2: 00148add
---
> reg 1: 0000000f 	 reg 2: 00000001
11112c11112
< reg 1: 000cb228 	 reg 2: 00148add
---
> reg 1: 0000000f 	 reg 2: 00000001
11132,11133c11132,11133
< busA=000cb228
< busB=00148add
---
> busA=0000000f
> busB=00000001
11183c11183
< reg 1: 000cb228 	 reg 2: 00148add
---
> reg 1: 0000000f 	 reg 2: 00000001
11186,11187c11186,11187
< reading val 000cb228 from reg 03
< reading val 00148add from reg 01
---
> reading val 0000000f from reg 03
> reading val 00000001 from reg 01
11204c11204
< busB=000cb228
---
> busB=0000000f
11219,11220c11219,11220
< busA=000cb228
< busB=00148add
---
> busA=0000000f
> busB=00000001
11224c11224
< alu=00213d05
---
> alu=00000010
11254c11254
< reg 1: 000cb228 	 reg 2: 00148add
---
> reg 1: 0000000f 	 reg 2: 00000001
11258c11258
< reading val 000cb228 from reg 03
---
> reading val 0000000f from reg 03
11262c11262
< memAddr: 00213d05, memRdData: xxxxxxxx, memWrData: 00148add, memWr: 0
---
> memAddr: 00000010, memRdData: 00000000, memWrData: 00000001, memWr: 0
11291c11291
< busB=00213d05
---
> busB=00000010
11299c11299
< busB=00148add
---
> busB=00000001
11303c11303
< alu=00213d05
---
> alu=00000010
11325c11325
< reg 1: 000cb228 	 reg 2: 00148add
---
> reg 1: 0000000f 	 reg 2: 00000001
11330,11331c11330,11331
< writing to mem at 00002080 val 00213d05 size  3
< writing val 00213d05 to register 01
---
> writing to mem at 00002080 val 00000010 size  3
> writing val 00000010 to register 01
11335c11335
< memAddr: 00002080, memRdData: 00000000, memWrData: 00213d05, memWr: 1
---
> memAddr: 00002080, memRdData: 00000000, memWrData: 00000010, memWr: 1
11347,11348c11347,11348
< busA=00213d05
< busB=00148add
---
> busA=00000010
> busB=00000001
11356c11356
< busA_sel=0
---
> busA_sel=2
11372c11372
< busB=00213d05
---
> busB=00000010
11384c11384
< regWrData=00213d05
---
> regWrData=00000010
11386,11390c11386,11390
< alu=00213d05
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000010
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
11395,11396c11395,11396
< dResize=000000xx
< loadRegData=00213d05
---
> dResize=00000000
> loadRegData=00000010
11398c11398
< reg 1: 000cb228 	 reg 2: 00148add
---
> reg 1: 0000000f 	 reg 2: 00000001
11401,11402c11401,11402
< reading val 00213d05 from reg 03
< reading val 00148add from reg 02
---
> reading val 00000010 from reg 03
> reading val 00000001 from reg 02
11419c11419
< busB=00148add
---
> busB=00000001
11427c11427
< busA_sel=0
---
> busA_sel=2
11431c11431
< busA_sel=0
---
> busA_sel=2
11434,11435c11434,11435
< busA=00213d05
< busB=00148add
---
> busA=00000000
> busB=00000001
11439c11439
< alu=0035c7e2
---
> alu=00000001
11469c11469
< reg 1: 00213d05 	 reg 2: 00148add
---
> reg 1: 00000010 	 reg 2: 00000001
11473c11473
< reading val 00148add from reg 03
---
> reading val 00000001 from reg 03
11478c11478
< memAddr: 0035c7e2, memRdData: xxxxxxxx, memWrData: 00148add, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
11503c11503
< busA_sel=0
---
> busA_sel=2
11506,11507c11506,11507
< busA=00000080
< busB=0035c7e2
---
> busA=00000000
> busB=00000001
11511c11511
< alu=00002080
---
> alu=00002000
11515c11515
< busB=00148add
---
> busB=00000001
11519c11519
< alu=0035c7e2
---
> alu=00000001
11541c11541
< reg 1: 00213d05 	 reg 2: 00148add
---
> reg 1: 00000010 	 reg 2: 00000001
11549c11549
< memAddr: 00002080, memRdData: 00213d05, memWrData: 0035c7e2, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
11586c11586
< busB=0035c7e2
---
> busB=00000001
11590c11590
< alu=00002080
---
> alu=00002000
11598c11598
< regWrData=0035c7e2
---
> regWrData=00000001
11600,11604c11600,11604
< alu=0035c7e2
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000001
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
11609,11610c11609,11610
< dResize=000000xx
< loadRegData=0035c7e2
---
> dResize=00000000
> loadRegData=00000001
11612c11612
< reg 1: 00213d05 	 reg 2: 00148add
---
> reg 1: 00000010 	 reg 2: 00000001
11615,11616c11615,11616
< writing val 0035c7e2 to register 02
< writing to mem at 00002080 val 0035c7e2 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
11671c11671
< regWrData=00002080
---
> regWrData=00002000
11673,11674c11673,11674
< alu=00002080
< memRdData=00213d05
---
> alu=00002000
> memRdData=00000001
11676,11677c11676,11677
< wordData=00000021
< dwordData=00213d05
---
> wordData=00000000
> dwordData=00000001
11682,11683c11682,11683
< dResize=00213d05
< loadRegData=00002080
---
> dResize=00000001
> loadRegData=00002000
11685c11685
< reg 1: 00213d05 	 reg 2: 0035c7e2
---
> reg 1: 00000010 	 reg 2: 00000001
11756c11756
< reg 1: 00213d05 	 reg 2: 0035c7e2
---
> reg 1: 00000010 	 reg 2: 00000001
11829c11829
< reg 1: 00213d05 	 reg 2: 0035c7e2
---
> reg 1: 00000010 	 reg 2: 00000001
11849,11850c11849,11850
< busA=00213d05
< busB=0035c7e2
---
> busA=00000010
> busB=00000001
11900c11900
< reg 1: 00213d05 	 reg 2: 0035c7e2
---
> reg 1: 00000010 	 reg 2: 00000001
11903,11904c11903,11904
< reading val 00213d05 from reg 03
< reading val 0035c7e2 from reg 01
---
> reading val 00000010 from reg 03
> reading val 00000001 from reg 01
11921c11921
< busB=00213d05
---
> busB=00000010
11936,11937c11936,11937
< busA=00213d05
< busB=0035c7e2
---
> busA=00000010
> busB=00000001
11941c11941
< alu=005704e7
---
> alu=00000011
11971c11971
< reg 1: 00213d05 	 reg 2: 0035c7e2
---
> reg 1: 00000010 	 reg 2: 00000001
11975c11975
< reading val 00213d05 from reg 03
---
> reading val 00000010 from reg 03
11979c11979
< memAddr: 005704e7, memRdData: xxxxxxxx, memWrData: 0035c7e2, memWr: 0
---
> memAddr: 00000011, memRdData: 00000000, memWrData: 00000001, memWr: 0
12008c12008
< busB=005704e7
---
> busB=00000011
12016c12016
< busB=0035c7e2
---
> busB=00000001
12020c12020
< alu=005704e7
---
> alu=00000011
12042c12042
< reg 1: 00213d05 	 reg 2: 0035c7e2
---
> reg 1: 00000010 	 reg 2: 00000001
12047,12048c12047,12048
< writing to mem at 00002088 val 005704e7 size  3
< writing val 005704e7 to register 01
---
> writing to mem at 00002088 val 00000011 size  3
> writing val 00000011 to register 01
12052c12052
< memAddr: 00002088, memRdData: 00000000, memWrData: 005704e7, memWr: 1
---
> memAddr: 00002088, memRdData: 00000000, memWrData: 00000011, memWr: 1
12064,12065c12064,12065
< busA=005704e7
< busB=0035c7e2
---
> busA=00000011
> busB=00000001
12073c12073
< busA_sel=0
---
> busA_sel=2
12089c12089
< busB=005704e7
---
> busB=00000011
12101c12101
< regWrData=005704e7
---
> regWrData=00000011
12103,12107c12103,12107
< alu=005704e7
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000011
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
12112,12113c12112,12113
< dResize=000000xx
< loadRegData=005704e7
---
> dResize=00000000
> loadRegData=00000011
12115c12115
< reg 1: 00213d05 	 reg 2: 0035c7e2
---
> reg 1: 00000010 	 reg 2: 00000001
12118,12119c12118,12119
< reading val 005704e7 from reg 03
< reading val 0035c7e2 from reg 02
---
> reading val 00000011 from reg 03
> reading val 00000001 from reg 02
12136c12136
< busB=0035c7e2
---
> busB=00000001
12144c12144
< busA_sel=0
---
> busA_sel=2
12148c12148
< busA_sel=0
---
> busA_sel=2
12151,12152c12151,12152
< busA=005704e7
< busB=0035c7e2
---
> busA=00000000
> busB=00000001
12156c12156
< alu=008cccc9
---
> alu=00000001
12186c12186
< reg 1: 005704e7 	 reg 2: 0035c7e2
---
> reg 1: 00000011 	 reg 2: 00000001
12190c12190
< reading val 0035c7e2 from reg 03
---
> reading val 00000001 from reg 03
12195c12195
< memAddr: 008cccc9, memRdData: xxxxxxxx, memWrData: 0035c7e2, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
12220c12220
< busA_sel=0
---
> busA_sel=2
12223,12224c12223,12224
< busA=00000088
< busB=008cccc9
---
> busA=00000000
> busB=00000001
12228c12228
< alu=00002088
---
> alu=00002000
12232c12232
< busB=0035c7e2
---
> busB=00000001
12236c12236
< alu=008cccc9
---
> alu=00000001
12258c12258
< reg 1: 005704e7 	 reg 2: 0035c7e2
---
> reg 1: 00000011 	 reg 2: 00000001
12266c12266
< memAddr: 00002088, memRdData: 005704e7, memWrData: 008cccc9, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
12303c12303
< busB=008cccc9
---
> busB=00000001
12307c12307
< alu=00002088
---
> alu=00002000
12315c12315
< regWrData=008cccc9
---
> regWrData=00000001
12317,12321c12317,12321
< alu=008cccc9
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000001
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
12326,12327c12326,12327
< dResize=000000xx
< loadRegData=008cccc9
---
> dResize=00000000
> loadRegData=00000001
12329c12329
< reg 1: 005704e7 	 reg 2: 0035c7e2
---
> reg 1: 00000011 	 reg 2: 00000001
12332,12333c12332,12333
< writing val 008cccc9 to register 02
< writing to mem at 00002088 val 008cccc9 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
12388c12388
< regWrData=00002088
---
> regWrData=00002000
12390,12391c12390,12391
< alu=00002088
< memRdData=005704e7
---
> alu=00002000
> memRdData=00000001
12393,12394c12393,12394
< wordData=00000057
< dwordData=005704e7
---
> wordData=00000000
> dwordData=00000001
12399,12400c12399,12400
< dResize=005704e7
< loadRegData=00002088
---
> dResize=00000001
> loadRegData=00002000
12402c12402
< reg 1: 005704e7 	 reg 2: 008cccc9
---
> reg 1: 00000011 	 reg 2: 00000001
12473c12473
< reg 1: 005704e7 	 reg 2: 008cccc9
---
> reg 1: 00000011 	 reg 2: 00000001
12546c12546
< reg 1: 005704e7 	 reg 2: 008cccc9
---
> reg 1: 00000011 	 reg 2: 00000001
12566,12567c12566,12567
< busA=005704e7
< busB=008cccc9
---
> busA=00000011
> busB=00000001
12617c12617
< reg 1: 005704e7 	 reg 2: 008cccc9
---
> reg 1: 00000011 	 reg 2: 00000001
12620,12621c12620,12621
< reading val 005704e7 from reg 03
< reading val 008cccc9 from reg 01
---
> reading val 00000011 from reg 03
> reading val 00000001 from reg 01
12638c12638
< busB=005704e7
---
> busB=00000011
12653,12654c12653,12654
< busA=005704e7
< busB=008cccc9
---
> busA=00000011
> busB=00000001
12658c12658
< alu=00e3d1b0
---
> alu=00000012
12688c12688
< reg 1: 005704e7 	 reg 2: 008cccc9
---
> reg 1: 00000011 	 reg 2: 00000001
12692c12692
< reading val 005704e7 from reg 03
---
> reading val 00000011 from reg 03
12696c12696
< memAddr: 00e3d1b0, memRdData: xxxxxxxx, memWrData: 008cccc9, memWr: 0
---
> memAddr: 00000012, memRdData: 00000000, memWrData: 00000001, memWr: 0
12725c12725
< busB=00e3d1b0
---
> busB=00000012
12733c12733
< busB=008cccc9
---
> busB=00000001
12737c12737
< alu=00e3d1b0
---
> alu=00000012
12759c12759
< reg 1: 005704e7 	 reg 2: 008cccc9
---
> reg 1: 00000011 	 reg 2: 00000001
12764,12765c12764,12765
< writing to mem at 00002090 val 00e3d1b0 size  3
< writing val 00e3d1b0 to register 01
---
> writing to mem at 00002090 val 00000012 size  3
> writing val 00000012 to register 01
12769c12769
< memAddr: 00002090, memRdData: 00000000, memWrData: 00e3d1b0, memWr: 1
---
> memAddr: 00002090, memRdData: 00000000, memWrData: 00000012, memWr: 1
12781,12782c12781,12782
< busA=00e3d1b0
< busB=008cccc9
---
> busA=00000012
> busB=00000001
12790c12790
< busA_sel=0
---
> busA_sel=2
12806c12806
< busB=00e3d1b0
---
> busB=00000012
12818c12818
< regWrData=00e3d1b0
---
> regWrData=00000012
12820,12824c12820,12824
< alu=00e3d1b0
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000012
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
12829,12830c12829,12830
< dResize=000000xx
< loadRegData=00e3d1b0
---
> dResize=00000000
> loadRegData=00000012
12832c12832
< reg 1: 005704e7 	 reg 2: 008cccc9
---
> reg 1: 00000011 	 reg 2: 00000001
12835,12836c12835,12836
< reading val 00e3d1b0 from reg 03
< reading val 008cccc9 from reg 02
---
> reading val 00000012 from reg 03
> reading val 00000001 from reg 02
12853c12853
< busB=008cccc9
---
> busB=00000001
12861c12861
< busA_sel=0
---
> busA_sel=2
12865c12865
< busA_sel=0
---
> busA_sel=2
12868,12869c12868,12869
< busA=00e3d1b0
< busB=008cccc9
---
> busA=00000000
> busB=00000001
12873c12873
< alu=01709e79
---
> alu=00000001
12903c12903
< reg 1: 00e3d1b0 	 reg 2: 008cccc9
---
> reg 1: 00000012 	 reg 2: 00000001
12907c12907
< reading val 008cccc9 from reg 03
---
> reading val 00000001 from reg 03
12912c12912
< memAddr: 01709e79, memRdData: xxxxxxxx, memWrData: 008cccc9, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
12937c12937
< busA_sel=0
---
> busA_sel=2
12940,12941c12940,12941
< busA=00000090
< busB=01709e79
---
> busA=00000000
> busB=00000001
12945c12945
< alu=00002090
---
> alu=00002000
12949c12949
< busB=008cccc9
---
> busB=00000001
12953c12953
< alu=01709e79
---
> alu=00000001
12975c12975
< reg 1: 00e3d1b0 	 reg 2: 008cccc9
---
> reg 1: 00000012 	 reg 2: 00000001
12983c12983
< memAddr: 00002090, memRdData: 00e3d1b0, memWrData: 01709e79, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
13020c13020
< busB=01709e79
---
> busB=00000001
13024c13024
< alu=00002090
---
> alu=00002000
13032c13032
< regWrData=01709e79
---
> regWrData=00000001
13034,13038c13034,13038
< alu=01709e79
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000001
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
13043,13044c13043,13044
< dResize=000000xx
< loadRegData=01709e79
---
> dResize=00000000
> loadRegData=00000001
13046c13046
< reg 1: 00e3d1b0 	 reg 2: 008cccc9
---
> reg 1: 00000012 	 reg 2: 00000001
13049,13050c13049,13050
< writing val 01709e79 to register 02
< writing to mem at 00002090 val 01709e79 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
13105c13105
< regWrData=00002090
---
> regWrData=00002000
13107,13108c13107,13108
< alu=00002090
< memRdData=00e3d1b0
---
> alu=00002000
> memRdData=00000001
13110,13111c13110,13111
< wordData=000000e3
< dwordData=00e3d1b0
---
> wordData=00000000
> dwordData=00000001
13116,13117c13116,13117
< dResize=00e3d1b0
< loadRegData=00002090
---
> dResize=00000001
> loadRegData=00002000
13119c13119
< reg 1: 00e3d1b0 	 reg 2: 01709e79
---
> reg 1: 00000012 	 reg 2: 00000001
13190c13190
< reg 1: 00e3d1b0 	 reg 2: 01709e79
---
> reg 1: 00000012 	 reg 2: 00000001
13263c13263
< reg 1: 00e3d1b0 	 reg 2: 01709e79
---
> reg 1: 00000012 	 reg 2: 00000001
13283,13284c13283,13284
< busA=00e3d1b0
< busB=01709e79
---
> busA=00000012
> busB=00000001
13334c13334
< reg 1: 00e3d1b0 	 reg 2: 01709e79
---
> reg 1: 00000012 	 reg 2: 00000001
13337,13338c13337,13338
< reading val 00e3d1b0 from reg 03
< reading val 01709e79 from reg 01
---
> reading val 00000012 from reg 03
> reading val 00000001 from reg 01
13355c13355
< busB=00e3d1b0
---
> busB=00000012
13370,13371c13370,13371
< busA=00e3d1b0
< busB=01709e79
---
> busA=00000012
> busB=00000001
13375c13375
< alu=02547029
---
> alu=00000013
13405c13405
< reg 1: 00e3d1b0 	 reg 2: 01709e79
---
> reg 1: 00000012 	 reg 2: 00000001
13409c13409
< reading val 00e3d1b0 from reg 03
---
> reading val 00000012 from reg 03
13413c13413
< memAddr: 02547029, memRdData: xxxxxxxx, memWrData: 01709e79, memWr: 0
---
> memAddr: 00000013, memRdData: 00000000, memWrData: 00000001, memWr: 0
13442c13442
< busB=02547029
---
> busB=00000013
13450c13450
< busB=01709e79
---
> busB=00000001
13454c13454
< alu=02547029
---
> alu=00000013
13476c13476
< reg 1: 00e3d1b0 	 reg 2: 01709e79
---
> reg 1: 00000012 	 reg 2: 00000001
13481,13482c13481,13482
< writing to mem at 00002098 val 02547029 size  3
< writing val 02547029 to register 01
---
> writing to mem at 00002098 val 00000013 size  3
> writing val 00000013 to register 01
13486c13486
< memAddr: 00002098, memRdData: 00000000, memWrData: 02547029, memWr: 1
---
> memAddr: 00002098, memRdData: 00000000, memWrData: 00000013, memWr: 1
13498,13499c13498,13499
< busA=02547029
< busB=01709e79
---
> busA=00000013
> busB=00000001
13507c13507
< busA_sel=0
---
> busA_sel=2
13523c13523
< busB=02547029
---
> busB=00000013
13535c13535
< regWrData=02547029
---
> regWrData=00000013
13537,13541c13537,13541
< alu=02547029
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000013
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
13546,13547c13546,13547
< dResize=000000xx
< loadRegData=02547029
---
> dResize=00000000
> loadRegData=00000013
13549c13549
< reg 1: 00e3d1b0 	 reg 2: 01709e79
---
> reg 1: 00000012 	 reg 2: 00000001
13552,13553c13552,13553
< reading val 02547029 from reg 03
< reading val 01709e79 from reg 02
---
> reading val 00000013 from reg 03
> reading val 00000001 from reg 02
13570c13570
< busB=01709e79
---
> busB=00000001
13578c13578
< busA_sel=0
---
> busA_sel=2
13582c13582
< busA_sel=0
---
> busA_sel=2
13585,13586c13585,13586
< busA=02547029
< busB=01709e79
---
> busA=00000000
> busB=00000001
13590c13590
< alu=03c50ea2
---
> alu=00000001
13620c13620
< reg 1: 02547029 	 reg 2: 01709e79
---
> reg 1: 00000013 	 reg 2: 00000001
13624c13624
< reading val 01709e79 from reg 03
---
> reading val 00000001 from reg 03
13629c13629
< memAddr: 03c50ea2, memRdData: xxxxxxxx, memWrData: 01709e79, memWr: 0
---
> memAddr: 00000001, memRdData: 00000000, memWrData: 00000001, memWr: 0
13654c13654
< busA_sel=0
---
> busA_sel=2
13657,13658c13657,13658
< busA=00000098
< busB=03c50ea2
---
> busA=00000000
> busB=00000001
13662c13662
< alu=00002098
---
> alu=00002000
13666c13666
< busB=01709e79
---
> busB=00000001
13670c13670
< alu=03c50ea2
---
> alu=00000001
13692c13692
< reg 1: 02547029 	 reg 2: 01709e79
---
> reg 1: 00000013 	 reg 2: 00000001
13700c13700
< memAddr: 00002098, memRdData: 02547029, memWrData: 03c50ea2, memWr: 1
---
> memAddr: 00002000, memRdData: 00000001, memWrData: 00000001, memWr: 1
13737c13737
< busB=03c50ea2
---
> busB=00000001
13741c13741
< alu=00002098
---
> alu=00002000
13749c13749
< regWrData=03c50ea2
---
> regWrData=00000001
13751,13755c13751,13755
< alu=03c50ea2
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000001
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
13760,13761c13760,13761
< dResize=000000xx
< loadRegData=03c50ea2
---
> dResize=00000000
> loadRegData=00000001
13763c13763
< reg 1: 02547029 	 reg 2: 01709e79
---
> reg 1: 00000013 	 reg 2: 00000001
13766,13767c13766,13767
< writing val 03c50ea2 to register 02
< writing to mem at 00002098 val 03c50ea2 size  3
---
> writing val 00000001 to register 02
> writing to mem at 00002000 val 00000001 size  3
13822c13822
< regWrData=00002098
---
> regWrData=00002000
13824,13828c13824,13828
< alu=00002098
< memRdData=02547029
< byteData=00000002
< wordData=00000254
< dwordData=02547029
---
> alu=00002000
> memRdData=00000001
> byteData=00000000
> wordData=00000000
> dwordData=00000001
13833,13834c13833,13834
< dResize=02547029
< loadRegData=00002098
---
> dResize=00000001
> loadRegData=00002000
13836c13836
< reg 1: 02547029 	 reg 2: 03c50ea2
---
> reg 1: 00000013 	 reg 2: 00000001
13907c13907
< reg 1: 02547029 	 reg 2: 03c50ea2
---
> reg 1: 00000013 	 reg 2: 00000001
13980c13980
< reg 1: 02547029 	 reg 2: 03c50ea2
---
> reg 1: 00000013 	 reg 2: 00000001
14000,14001c14000,14001
< busA=02547029
< busB=03c50ea2
---
> busA=00000013
> busB=00000001
14051c14051
< reg 1: 02547029 	 reg 2: 03c50ea2
---
> reg 1: 00000013 	 reg 2: 00000001
14054,14055c14054,14055
< reading val 02547029 from reg 03
< reading val 03c50ea2 from reg 01
---
> reading val 00000013 from reg 03
> reading val 00000001 from reg 01
14072c14072
< busB=02547029
---
> busB=00000013
14087,14088c14087,14088
< busA=02547029
< busB=03c50ea2
---
> busA=00000013
> busB=00000001
14092c14092
< alu=06197ecb
---
> alu=00000014
14122c14122
< reg 1: 02547029 	 reg 2: 03c50ea2
---
> reg 1: 00000013 	 reg 2: 00000001
14126c14126
< reading val 02547029 from reg 03
---
> reading val 00000013 from reg 03
14130c14130
< memAddr: 06197ecb, memRdData: xxxxxxxx, memWrData: 03c50ea2, memWr: 0
---
> memAddr: 00000014, memRdData: 00000000, memWrData: 00000001, memWr: 0
14159c14159
< busB=06197ecb
---
> busB=00000014
14167c14167
< busB=03c50ea2
---
> busB=00000001
14171c14171
< alu=06197ecb
---
> alu=00000014
14193c14193
< reg 1: 02547029 	 reg 2: 03c50ea2
---
> reg 1: 00000013 	 reg 2: 00000001
14198,14199c14198,14199
< writing to mem at 000020a0 val 06197ecb size  3
< writing val 06197ecb to register 01
---
> writing to mem at 000020a0 val 00000014 size  3
> writing val 00000014 to register 01
14203c14203
< memAddr: 000020a0, memRdData: 00000000, memWrData: 06197ecb, memWr: 1
---
> memAddr: 000020a0, memRdData: 00000000, memWrData: 00000014, memWr: 1
14215,14216c14215,14216
< busA=06197ecb
< busB=03c50ea2
---
> busA=00000014
> busB=00000001
14224c14224
< busA_sel=0
---
> busA_sel=2
14240c14240
< busB=06197ecb
---
> busB=00000014
14252c14252
< regWrData=06197ecb
---
> regWrData=00000014
14254,14258c14254,14258
< alu=06197ecb
< memRdData=xxxxxxxx
< byteData=000000xx
< wordData=0000xxxx
< dwordData=xxxxxxxx
---
> alu=00000014
> memRdData=00000000
> byteData=00000000
> wordData=00000000
> dwordData=00000000
14263,14264c14263,14264
< dResize=000000xx
< loadRegData=06197ecb
---
> dResize=00000000
> loadRegData=00000014
14266c14266
< reg 1: 02547029 	 reg 2: 03c50ea2
---
> reg 1: 00000013 	 reg 2: 00000001
14269,14270c14269,14270
< reading val 06197ecb from reg 03
< reading val 03c50ea2 from reg 02
---
> reading val 00000014 from reg 03
> reading val 00000001 from reg 02
14287c14287
< busB=03c50ea2
---
> busB=00000001
14295c14295
< busA_sel=0
---
> busA_sel=2
14299c14299
< busA_sel=0
---
> busA_sel=2
14302,14303c14302,14303
< busA=06197ecb
< busB=03c50ea2
---
> busA=00000000
> busB=00000001
14307c14307
< alu=09de8d6d
---
> alu=00000001
14337c14337
< reg 1: 06197ecb 	 reg 2: 03c50ea2
---
> reg 1: 00000014 	 reg 2: 00000001
14341c14341
< reading val 03c50ea2 from reg 03
---
> reading val 00000001 from reg 03
