{
  "Top": "face_detect",
  "RtlTop": "face_detect",
  "RtlPrefix": "",
  "RtlSubPrefix": "face_detect_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Data": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Data_address0",
          "name": "Data_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Data_ce0",
          "name": "Data_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Data_q0",
          "name": "Data_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "result_x": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "result_x_address0",
          "name": "result_x_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_x_ce0",
          "name": "result_x_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_x_we0",
          "name": "result_x_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_x_d0",
          "name": "result_x_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "result_y": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "result_y_address0",
          "name": "result_y_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_y_ce0",
          "name": "result_y_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_y_we0",
          "name": "result_y_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_y_d0",
          "name": "result_y_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "result_w": {
      "index": "3",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "result_w_address0",
          "name": "result_w_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_w_ce0",
          "name": "result_w_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_w_we0",
          "name": "result_w_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_w_d0",
          "name": "result_w_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "result_h": {
      "index": "4",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "result_h_address0",
          "name": "result_h_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_h_ce0",
          "name": "result_h_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_h_we0",
          "name": "result_h_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_h_d0",
          "name": "result_h_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "result_size": {
      "index": "5",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "result_size",
          "name": "result_size",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_size_ap_vld",
          "name": "result_size_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "DirectiveTcl": ["set_directive_top face_detect -name face_detect"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "face_detect"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "face_detect",
    "Version": "1.0",
    "DisplayName": "Face_detect",
    "Revision": "2113668265",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_face_detect_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/..\/benchmarks\/rosetta\/face-detection\/src\/face_detect.cpp"],
    "Vhdl": [
      "impl\/vhdl\/face_detect_cascadeClassifier.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_Pipeline_VITIS_LOOP_379_1.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_stages_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_cascadeClassifier_stages_thresh_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/face_detect_dadd_64ns_64ns_64_16_full_dsp_1.vhd",
      "impl\/vhdl\/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1.vhd",
      "impl\/vhdl\/face_detect_dmul_64ns_64ns_64_14_full_dsp_1.vhd",
      "impl\/vhdl\/face_detect_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1.vhd",
      "impl\/vhdl\/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1.vhd",
      "impl\/vhdl\/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1.vhd",
      "impl\/vhdl\/face_detect_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/face_detect_fmul_32ns_32ns_32_8_max_dsp_1.vhd",
      "impl\/vhdl\/face_detect_fpext_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/face_detect_IMG1_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/face_detect_lshr_79ns_32ns_79_2_1.vhd",
      "impl\/vhdl\/face_detect_lshr_137ns_32ns_137_7_1.vhd",
      "impl\/vhdl\/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1.vhd",
      "impl\/vhdl\/face_detect_mul_8ns_24s_24_5_1.vhd",
      "impl\/vhdl\/face_detect_mul_9ns_28s_32_4_1.vhd",
      "impl\/vhdl\/face_detect_mul_13s_32s_32_5_1.vhd",
      "impl\/vhdl\/face_detect_mul_14ns_32s_32_5_1.vhd",
      "impl\/vhdl\/face_detect_mul_32s_32s_64_5_1.vhd",
      "impl\/vhdl\/face_detect_processImage.vhd",
      "impl\/vhdl\/face_detect_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2.vhd",
      "impl\/vhdl\/face_detect_processImage_SQSUM1_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/face_detect_sdiv_26ns_32ns_24_30_1.vhd",
      "impl\/vhdl\/face_detect_sdiv_27ns_32ns_27_31_1.vhd",
      "impl\/vhdl\/face_detect_shl_79ns_32ns_79_2_1.vhd",
      "impl\/vhdl\/face_detect_shl_137ns_32ns_137_7_1.vhd",
      "impl\/vhdl\/face_detect_sitodp_64s_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/face_detect_sitofp_32ns_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/face_detect.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/face_detect_cascadeClassifier.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_Pipeline_VITIS_LOOP_379_1.v",
      "impl\/verilog\/face_detect_cascadeClassifier_stages_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_stages_array_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_cascadeClassifier_stages_thresh_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/face_detect_cascadeClassifier_stages_thresh_array_ROM_AUTO_1R.v",
      "impl\/verilog\/face_detect_dadd_64ns_64ns_64_16_full_dsp_1.v",
      "impl\/verilog\/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1.v",
      "impl\/verilog\/face_detect_dmul_64ns_64ns_64_14_full_dsp_1.v",
      "impl\/verilog\/face_detect_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1.v",
      "impl\/verilog\/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1.v",
      "impl\/verilog\/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1.v",
      "impl\/verilog\/face_detect_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/face_detect_fmul_32ns_32ns_32_8_max_dsp_1.v",
      "impl\/verilog\/face_detect_fpext_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/face_detect_IMG1_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/face_detect_lshr_79ns_32ns_79_2_1.v",
      "impl\/verilog\/face_detect_lshr_137ns_32ns_137_7_1.v",
      "impl\/verilog\/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1.v",
      "impl\/verilog\/face_detect_mul_8ns_24s_24_5_1.v",
      "impl\/verilog\/face_detect_mul_9ns_28s_32_4_1.v",
      "impl\/verilog\/face_detect_mul_13s_32s_32_5_1.v",
      "impl\/verilog\/face_detect_mul_14ns_32s_32_5_1.v",
      "impl\/verilog\/face_detect_mul_32s_32s_64_5_1.v",
      "impl\/verilog\/face_detect_processImage.v",
      "impl\/verilog\/face_detect_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2.v",
      "impl\/verilog\/face_detect_processImage_SQSUM1_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/face_detect_sdiv_26ns_32ns_24_30_1.v",
      "impl\/verilog\/face_detect_sdiv_27ns_32ns_27_31_1.v",
      "impl\/verilog\/face_detect_shl_79ns_32ns_79_2_1.v",
      "impl\/verilog\/face_detect_shl_137ns_32ns_137_7_1.v",
      "impl\/verilog\/face_detect_sitodp_64s_64_7_no_dsp_1.v",
      "impl\/verilog\/face_detect_sitofp_32ns_32_7_no_dsp_1.v",
      "impl\/verilog\/face_detect.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/face_detect_dadd_64ns_64ns_64_16_full_dsp_1_ip.tcl",
      "impl\/misc\/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip.tcl",
      "impl\/misc\/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip.tcl",
      "impl\/misc\/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip.tcl",
      "impl\/misc\/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip.tcl",
      "impl\/misc\/face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl",
      "impl\/misc\/face_detect_fpext_32ns_64_4_no_dsp_1_ip.tcl",
      "impl\/misc\/face_detect_sitodp_64s_64_7_no_dsp_1_ip.tcl",
      "impl\/misc\/face_detect_sitofp_32ns_32_7_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/face_detect.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "face_detect_dadd_64ns_64ns_64_16_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name face_detect_dadd_64ns_64ns_64_16_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 28 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "face_detect_fpext_32ns_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name face_detect_fpext_32ns_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "face_detect_sitodp_64s_64_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name face_detect_sitodp_64s_64_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "face_detect_sitofp_32ns_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name face_detect_sitofp_32ns_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "Data_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"Data_address0": "DATA"},
      "ports": ["Data_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Data"
        }]
    },
    "Data_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"Data_q0": "DATA"},
      "ports": ["Data_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Data"
        }]
    },
    "result_x_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"result_x_address0": "DATA"},
      "ports": ["result_x_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result_x"
        }]
    },
    "result_x_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"result_x_d0": "DATA"},
      "ports": ["result_x_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result_x"
        }]
    },
    "result_y_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"result_y_address0": "DATA"},
      "ports": ["result_y_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result_y"
        }]
    },
    "result_y_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"result_y_d0": "DATA"},
      "ports": ["result_y_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result_y"
        }]
    },
    "result_w_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"result_w_address0": "DATA"},
      "ports": ["result_w_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result_w"
        }]
    },
    "result_w_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"result_w_d0": "DATA"},
      "ports": ["result_w_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result_w"
        }]
    },
    "result_h_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"result_h_address0": "DATA"},
      "ports": ["result_h_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result_h"
        }]
    },
    "result_h_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"result_h_d0": "DATA"},
      "ports": ["result_h_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result_h"
        }]
    },
    "result_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"result_size": "DATA"},
      "ports": ["result_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "result_size"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "Data_address0": {
      "dir": "out",
      "width": "17"
    },
    "Data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Data_q0": {
      "dir": "in",
      "width": "8"
    },
    "result_x_address0": {
      "dir": "out",
      "width": "7"
    },
    "result_x_ce0": {
      "dir": "out",
      "width": "1"
    },
    "result_x_we0": {
      "dir": "out",
      "width": "1"
    },
    "result_x_d0": {
      "dir": "out",
      "width": "32"
    },
    "result_y_address0": {
      "dir": "out",
      "width": "7"
    },
    "result_y_ce0": {
      "dir": "out",
      "width": "1"
    },
    "result_y_we0": {
      "dir": "out",
      "width": "1"
    },
    "result_y_d0": {
      "dir": "out",
      "width": "32"
    },
    "result_w_address0": {
      "dir": "out",
      "width": "7"
    },
    "result_w_ce0": {
      "dir": "out",
      "width": "1"
    },
    "result_w_we0": {
      "dir": "out",
      "width": "1"
    },
    "result_w_d0": {
      "dir": "out",
      "width": "32"
    },
    "result_h_address0": {
      "dir": "out",
      "width": "7"
    },
    "result_h_ce0": {
      "dir": "out",
      "width": "1"
    },
    "result_h_we0": {
      "dir": "out",
      "width": "1"
    },
    "result_h_d0": {
      "dir": "out",
      "width": "32"
    },
    "result_size": {
      "dir": "out",
      "width": "32"
    },
    "result_size_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "face_detect",
      "Instances": [
        {
          "ModuleName": "face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1",
          "InstanceName": "grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202"
        },
        {
          "ModuleName": "processImage",
          "InstanceName": "grp_processImage_fu_213",
          "Instances": [
            {
              "ModuleName": "processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2",
              "InstanceName": "grp_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2_fu_259"
            },
            {
              "ModuleName": "cascadeClassifier",
              "InstanceName": "grp_cascadeClassifier_fu_269",
              "Instances": [
                {
                  "ModuleName": "cascadeClassifier_Pipeline_VITIS_LOOP_379_1",
                  "InstanceName": "grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281"
                },
                {
                  "ModuleName": "cascadeClassifier_Pipeline_Filters",
                  "InstanceName": "grp_cascadeClassifier_Pipeline_Filters_fu_287"
                }
              ]
            }
          ]
        }
      ]
    },
    "Info": {
      "face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cascadeClassifier_Pipeline_VITIS_LOOP_379_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cascadeClassifier_Pipeline_Filters": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cascadeClassifier": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "processImage": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "face_detect": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1": {
        "Latency": {
          "LatencyBest": "153610",
          "LatencyAvg": "153610",
          "LatencyWorst": "153610",
          "PipelineII": "153610",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.530"
        },
        "Loops": [{
            "Name": "nearestNeighborL1_nearestNeighborL1_1",
            "TripCount": "76800",
            "Latency": "153608",
            "PipelineII": "2",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "526",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "426",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.520"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_306_1_VITIS_LOOP_311_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1102",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1157",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cascadeClassifier_Pipeline_VITIS_LOOP_379_1": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.368"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_379_1",
            "TripCount": "16",
            "Latency": "32",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "197",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "340",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cascadeClassifier_Pipeline_Filters": {
        "Latency": {
          "LatencyBest": "39",
          "LatencyAvg": "",
          "LatencyWorst": "443",
          "PipelineIIMin": "39",
          "PipelineIIMax": "443",
          "PipelineII": "39 ~ 443",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.871"
        },
        "Loops": [{
            "Name": "Filters",
            "TripCount": "",
            "LatencyMin": "37",
            "LatencyMax": "441",
            "Latency": "37 ~ 441",
            "PipelineII": "2",
            "PipelineDepth": "22"
          }],
        "Area": {
          "BRAM_18K": "46",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "16",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "2343",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1939",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cascadeClassifier": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "",
          "LatencyWorst": "11854",
          "PipelineIIMin": "16",
          "PipelineIIMax": "11854",
          "PipelineII": "16 ~ 11854",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "6.442"
        },
        "Loops": [{
            "Name": "Stages",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "11802",
            "Latency": "0 ~ 11802",
            "PipelineII": "",
            "PipelineDepthMin": "67",
            "PipelineDepthMax": "471",
            "PipelineDepth": "67 ~ 471"
          }],
        "Area": {
          "BRAM_18K": "46",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "16",
          "DSP": "14",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "4141",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "4292",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "processImage": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "6.442"
        },
        "Loops": [{
            "Name": "Pixely",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Pixelx",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "21",
                "PipelineDepthMax": "11904",
                "PipelineDepth": "21 ~ 11904"
              }]
          }],
        "Area": {
          "BRAM_18K": "1582",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "565",
          "DSP": "19",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "8",
          "FF": "8605",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "8746",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "16",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "face_detect": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "6.442"
        },
        "Loops": [{
            "Name": "L1",
            "TripCount": "12",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "1646",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "587",
          "DSP": "31",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "18010",
          "AVAIL_FF": "106400",
          "UTIL_FF": "16",
          "LUT": "17224",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "32",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-30 14:25:03 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
