vendor_name = ModelSim
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/mux3to1.qip
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/mux3to1.vhd
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/registradorNbits.vhd
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA_nbits.vhd
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/somador.vhd
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/subtrator.vhd
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/memoria.qip
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/memoria.vhd
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/unidadeDeControle.vhd
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.mif
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform1.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform2.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform3.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform4.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform5.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform6.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform7.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform8.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform9.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform10.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Waveform11.vwf
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/db/Ramses.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/db/altsyncram_47c1.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/db/mux_93e.tdf
design_name = Ramses
instance = comp, \wren~I , wren, Ramses, 1
instance = comp, \clk~I , clk, Ramses, 1
instance = comp, \clk~clkctrl , clk~clkctrl, Ramses, 1
instance = comp, \~GND , ~GND, Ramses, 1
instance = comp, \endereco[0]~I , endereco[0], Ramses, 1
instance = comp, \endereco[1]~I , endereco[1], Ramses, 1
instance = comp, \endereco[2]~I , endereco[2], Ramses, 1
instance = comp, \endereco[3]~I , endereco[3], Ramses, 1
instance = comp, \endereco[4]~I , endereco[4], Ramses, 1
instance = comp, \endereco[5]~I , endereco[5], Ramses, 1
instance = comp, \endereco[6]~I , endereco[6], Ramses, 1
instance = comp, \endereco[7]~I , endereco[7], Ramses, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a0 , mem|altsyncram_component|auto_generated|ram_block1a0, Ramses, 1
instance = comp, \reset~I , reset, Ramses, 1
instance = comp, \reset~clkctrl , reset~clkctrl, Ramses, 1
instance = comp, \estado_atual.t3~clkctrl , estado_atual.t3~clkctrl, Ramses, 1
instance = comp, \proximo_estado~2 , proximo_estado~2, Ramses, 1
instance = comp, \proximo_estado.t1_402 , proximo_estado.t1_402, Ramses, 1
instance = comp, \estado_atual.t1 , estado_atual.t1, Ramses, 1
instance = comp, \proximo_estado.t2_394 , proximo_estado.t2_394, Ramses, 1
instance = comp, \estado_atual.t2 , estado_atual.t2, Ramses, 1
instance = comp, \proximo_estado.t3_386 , proximo_estado.t3_386, Ramses, 1
instance = comp, \estado_atual.t3 , estado_atual.t3, Ramses, 1
instance = comp, \reg_RDM_2|laco:0:cria_flipflopD|Q , reg_RDM_2|\laco:0:cria_flipflopD|Q, Ramses, 1
instance = comp, \reg_RDM_2|laco:1:cria_flipflopD|Q , reg_RDM_2|\laco:1:cria_flipflopD|Q, Ramses, 1
instance = comp, \reg_RDM_2|laco:2:cria_flipflopD|Q~feeder , reg_RDM_2|\laco:2:cria_flipflopD|Q~feeder, Ramses, 1
instance = comp, \reg_RDM_2|laco:2:cria_flipflopD|Q , reg_RDM_2|\laco:2:cria_flipflopD|Q, Ramses, 1
instance = comp, \reg_RDM_2|laco:3:cria_flipflopD|Q~feeder , reg_RDM_2|\laco:3:cria_flipflopD|Q~feeder, Ramses, 1
instance = comp, \reg_RDM_2|laco:3:cria_flipflopD|Q , reg_RDM_2|\laco:3:cria_flipflopD|Q, Ramses, 1
instance = comp, \reg_RDM_2|laco:4:cria_flipflopD|Q , reg_RDM_2|\laco:4:cria_flipflopD|Q, Ramses, 1
instance = comp, \reg_RDM_2|laco:5:cria_flipflopD|Q~feeder , reg_RDM_2|\laco:5:cria_flipflopD|Q~feeder, Ramses, 1
instance = comp, \reg_RDM_2|laco:5:cria_flipflopD|Q , reg_RDM_2|\laco:5:cria_flipflopD|Q, Ramses, 1
instance = comp, \reg_RDM_2|laco:6:cria_flipflopD|Q~feeder , reg_RDM_2|\laco:6:cria_flipflopD|Q~feeder, Ramses, 1
instance = comp, \reg_RDM_2|laco:6:cria_flipflopD|Q , reg_RDM_2|\laco:6:cria_flipflopD|Q, Ramses, 1
instance = comp, \reg_RDM_2|laco:7:cria_flipflopD|Q , reg_RDM_2|\laco:7:cria_flipflopD|Q, Ramses, 1
instance = comp, \testeValorEnd[0]~I , testeValorEnd[0], Ramses, 1
instance = comp, \testeValorEnd[1]~I , testeValorEnd[1], Ramses, 1
instance = comp, \testeValorEnd[2]~I , testeValorEnd[2], Ramses, 1
instance = comp, \testeValorEnd[3]~I , testeValorEnd[3], Ramses, 1
instance = comp, \testeValorEnd[4]~I , testeValorEnd[4], Ramses, 1
instance = comp, \testeValorEnd[5]~I , testeValorEnd[5], Ramses, 1
instance = comp, \testeValorEnd[6]~I , testeValorEnd[6], Ramses, 1
instance = comp, \testeValorEnd[7]~I , testeValorEnd[7], Ramses, 1
