{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627229457382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627229457390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 25 21:40:57 2021 " "Processing started: Sun Jul 25 21:40:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627229457390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229457390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IO_driver -c IO_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off IO_driver -c IO_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229457390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627229458288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627229458289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file io_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_driver " "Found entity 1: IO_driver" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229475643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229475643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_2clk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_2clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_2clk " "Found entity 1: fifo_2clk" {  } { { "fifo_2clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229475650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229475650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1clk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_1clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1clk " "Found entity 1: fifo_1clk" {  } { { "fifo_1clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229475659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229475659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IO_driver " "Elaborating entity \"IO_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627229475936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(37) " "Verilog HDL assignment warning at IO_driver.v(37): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475938 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(46) " "Verilog HDL assignment warning at IO_driver.v(46): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475939 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(55) " "Verilog HDL assignment warning at IO_driver.v(55): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475939 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(56) " "Verilog HDL assignment warning at IO_driver.v(56): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475939 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(114) " "Verilog HDL assignment warning at IO_driver.v(114): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475939 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(163) " "Verilog HDL assignment warning at IO_driver.v(163): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475939 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(164) " "Verilog HDL assignment warning at IO_driver.v(164): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475940 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(165) " "Verilog HDL assignment warning at IO_driver.v(165): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475940 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(166) " "Verilog HDL assignment warning at IO_driver.v(166): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475940 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(167) " "Verilog HDL assignment warning at IO_driver.v(167): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475940 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(168) " "Verilog HDL assignment warning at IO_driver.v(168): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475940 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(169) " "Verilog HDL assignment warning at IO_driver.v(169): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475940 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(170) " "Verilog HDL assignment warning at IO_driver.v(170): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475940 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(171) " "Verilog HDL assignment warning at IO_driver.v(171): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475941 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(172) " "Verilog HDL assignment warning at IO_driver.v(172): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475941 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(173) " "Verilog HDL assignment warning at IO_driver.v(173): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475941 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(174) " "Verilog HDL assignment warning at IO_driver.v(174): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475941 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(175) " "Verilog HDL assignment warning at IO_driver.v(175): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475941 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(176) " "Verilog HDL assignment warning at IO_driver.v(176): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475941 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(177) " "Verilog HDL assignment warning at IO_driver.v(177): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475941 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(178) " "Verilog HDL assignment warning at IO_driver.v(178): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475942 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IO_driver.v(224) " "Verilog HDL assignment warning at IO_driver.v(224): truncated value with size 32 to match size of target (16)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475942 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(226) " "Verilog HDL assignment warning at IO_driver.v(226): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475942 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(230) " "Verilog HDL assignment warning at IO_driver.v(230): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475943 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(231) " "Verilog HDL assignment warning at IO_driver.v(231): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475943 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(232) " "Verilog HDL assignment warning at IO_driver.v(232): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475943 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IO_driver.v(235) " "Verilog HDL assignment warning at IO_driver.v(235): truncated value with size 32 to match size of target (16)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627229475943 "|IO_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_2clk fifo_2clk:spi_mosi_fifo " "Elaborating entity \"fifo_2clk\" for hierarchy \"fifo_2clk:spi_mosi_fifo\"" {  } { { "IO_driver.v" "spi_mosi_fifo" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\"" {  } { { "fifo_2clk.v" "dcfifo_component" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\"" {  } { { "fifo_2clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229476489 ""}  } { { "fifo_2clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627229476489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_2jj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_2jj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_2jj1 " "Found entity 1: dcfifo_2jj1" {  } { { "db/dcfifo_2jj1.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229476587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229476587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_2jj1 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated " "Elaborating entity \"dcfifo_2jj1\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_977.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_977.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_977 " "Found entity 1: a_graycounter_977" {  } { { "db/a_graycounter_977.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_977.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229476670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229476670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_977 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|a_graycounter_977:rdptr_g1p " "Elaborating entity \"a_graycounter_977\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|a_graycounter_977:rdptr_g1p\"" {  } { { "db/dcfifo_2jj1.tdf" "rdptr_g1p" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5lc " "Found entity 1: a_graycounter_5lc" {  } { { "db/a_graycounter_5lc.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_5lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229476749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229476749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5lc fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|a_graycounter_5lc:wrptr_g1p " "Elaborating entity \"a_graycounter_5lc\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|a_graycounter_5lc:wrptr_g1p\"" {  } { { "db/dcfifo_2jj1.tdf" "wrptr_g1p" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2v61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2v61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2v61 " "Found entity 1: altsyncram_2v61" {  } { { "db/altsyncram_2v61.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_2v61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229476842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229476842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2v61 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|altsyncram_2v61:fifo_ram " "Elaborating entity \"altsyncram_2v61\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|altsyncram_2v61:fifo_ram\"" {  } { { "db/dcfifo_2jj1.tdf" "fifo_ram" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229476872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229476872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_2jj1.tdf" "rs_dgwp" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229476906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229476906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_2f9:dffpipe12 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_2f9:dffpipe12\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe12" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229476936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229476936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\"" {  } { { "db/dcfifo_2jj1.tdf" "ws_dgrp" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229476966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229476966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_3f9:dffpipe15 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_3f9:dffpipe15\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe15" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229476969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r76 " "Found entity 1: cmpr_r76" {  } { { "db/cmpr_r76.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cmpr_r76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229477047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229477047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r76 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|cmpr_r76:rdempty_eq_comp " "Elaborating entity \"cmpr_r76\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|cmpr_r76:rdempty_eq_comp\"" {  } { { "db/dcfifo_2jj1.tdf" "rdempty_eq_comp" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229477049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1clk fifo_1clk:generate_source_fifo_instances\[0\].source_fifo " "Elaborating entity \"fifo_1clk\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\"" {  } { { "IO_driver.v" "generate_source_fifo_instances\[0\].source_fifo" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229477479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\"" {  } { { "fifo_1clk.v" "scfifo_component" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229477752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\"" {  } { { "fifo_1clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229477753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229477754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229477754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229477754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229477754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229477754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229477754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229477754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229477754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229477754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627229477754 ""}  } { { "fifo_1clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627229477754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5531 " "Found entity 1: scfifo_5531" {  } { { "db/scfifo_5531.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/scfifo_5531.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229477833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229477833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5531 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated " "Elaborating entity \"scfifo_5531\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229477835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cb31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cb31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cb31 " "Found entity 1: a_dpfifo_cb31" {  } { { "db/a_dpfifo_cb31.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229477865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229477865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cb31 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo " "Elaborating entity \"a_dpfifo_cb31\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\"" {  } { { "db/scfifo_5531.tdf" "dpfifo" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/scfifo_5531.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229477869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kh1 " "Found entity 1: altsyncram_5kh1" {  } { { "db/altsyncram_5kh1.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_5kh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229477948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229477948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kh1 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram " "Elaborating entity \"altsyncram_5kh1\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram\"" {  } { { "db/a_dpfifo_cb31.tdf" "FIFOram" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229477953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a87 " "Found entity 1: decode_a87" {  } { { "db/decode_a87.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/decode_a87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229478030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229478030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a87 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram\|decode_a87:decode2 " "Elaborating entity \"decode_a87\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram\|decode_a87:decode2\"" {  } { { "db/altsyncram_5kh1.tdf" "decode2" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_5kh1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229478038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229478123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229478123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram\|mux_j28:mux3 " "Elaborating entity \"mux_j28\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram\|mux_j28:mux3\"" {  } { { "db/altsyncram_5kh1.tdf" "mux3" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_5kh1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229478128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2u8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2u8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2u8 " "Found entity 1: cmpr_2u8" {  } { { "db/cmpr_2u8.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cmpr_2u8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229478202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229478202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2u8 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cmpr_2u8:almost_full_comparer " "Elaborating entity \"cmpr_2u8\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cmpr_2u8:almost_full_comparer\"" {  } { { "db/a_dpfifo_cb31.tdf" "almost_full_comparer" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229478206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2u8 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cmpr_2u8:two_comparison " "Elaborating entity \"cmpr_2u8\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cmpr_2u8:two_comparison\"" {  } { { "db/a_dpfifo_cb31.tdf" "two_comparison" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229478212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fpb " "Found entity 1: cntr_fpb" {  } { { "db/cntr_fpb.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_fpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229478287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229478287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fpb fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_fpb:rd_ptr_msb " "Elaborating entity \"cntr_fpb\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_fpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_cb31.tdf" "rd_ptr_msb" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229478291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sp7 " "Found entity 1: cntr_sp7" {  } { { "db/cntr_sp7.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_sp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229478368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229478368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sp7 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_sp7:usedw_counter " "Elaborating entity \"cntr_sp7\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_sp7:usedw_counter\"" {  } { { "db/a_dpfifo_cb31.tdf" "usedw_counter" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229478374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gpb " "Found entity 1: cntr_gpb" {  } { { "db/cntr_gpb.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_gpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627229478447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229478447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gpb fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_gpb:wr_ptr " "Elaborating entity \"cntr_gpb\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_gpb:wr_ptr\"" {  } { { "db/a_dpfifo_cb31.tdf" "wr_ptr" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229478452 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627229490704 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 39 -1 0 } } { "db/a_graycounter_977.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_977.tdf" 32 2 0 } } { "db/a_graycounter_5lc.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_5lc.tdf" 32 2 0 } } { "db/a_graycounter_977.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_977.tdf" 49 2 0 } } { "db/a_graycounter_5lc.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_5lc.tdf" 49 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1627229490822 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1627229490822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627229492093 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627229494080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627229495125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627229495125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3716 " "Implemented 3716 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627229495669 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627229495669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3597 " "Implemented 3597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627229495669 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627229495669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627229495669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627229495728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 25 21:41:35 2021 " "Processing ended: Sun Jul 25 21:41:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627229495728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627229495728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627229495728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627229495728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1627229497319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627229497327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 25 21:41:36 2021 " "Processing started: Sun Jul 25 21:41:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627229497327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627229497327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IO_driver -c IO_driver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IO_driver -c IO_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627229497327 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627229497540 ""}
{ "Info" "0" "" "Project  = IO_driver" {  } {  } 0 0 "Project  = IO_driver" 0 0 "Fitter" 0 0 1627229497541 ""}
{ "Info" "0" "" "Revision = IO_driver" {  } {  } 0 0 "Revision = IO_driver" 0 0 "Fitter" 0 0 1627229497541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1627229497742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627229497742 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IO_driver EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"IO_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627229497793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627229497859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627229497859 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627229498139 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627229498149 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627229498622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627229498622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627229498622 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627229498622 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 10096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627229498636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 10098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627229498636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 10100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627229498636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 10102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627229498636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 10104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627229498636 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627229498636 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1627229498642 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1627229498844 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_2jj1 " "Entity dcfifo_2jj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627229500059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627229500059 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627229500059 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1627229500059 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IO_driver.sdc " "Synopsys Design Constraints File file not found: 'IO_driver.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1627229500089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1627229500090 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1627229500152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1627229500153 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1627229500157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_clk~input (placed in PIN T9 (CLK12, DIFFCLK_7n)) " "Automatically promoted node s_clk~input (placed in PIN T9 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_source_pins~1 " "Destination node io_source_pins~1" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 6660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_source_pins~3 " "Destination node io_source_pins~3" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 6662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_source_pins~5 " "Destination node io_source_pins~5" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 6664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_source_pins~7 " "Destination node io_source_pins~7" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 6666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_source_pins~9 " "Destination node io_source_pins~9" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 6668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_source_pins~11 " "Destination node io_source_pins~11" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 6670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_source_pins~13 " "Destination node io_source_pins~13" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 6672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_source_pins~15 " "Destination node io_source_pins~15" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 6674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_source_pins~17 " "Destination node io_source_pins~17" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 6676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_source_pins~19 " "Destination node io_source_pins~19" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 6678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627229500597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1627229500597 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627229500597 ""}  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 10061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627229500597 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCK_CS  " "Automatically promoted node SCK_CS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627229500598 ""}  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627229500598 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627229501400 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627229501409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627229501410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627229501420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627229501436 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627229501459 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627229501459 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627229501468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627229501472 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1627229501480 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627229501480 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627229501783 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1627229501796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627229503247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627229504873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627229504923 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627229513664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627229513665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627229514903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1627229518591 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627229518591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1627229522164 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627229522164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627229522167 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.43 " "Total time spent on timing analysis during the Fitter is 4.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1627229522482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627229522534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627229523220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627229523223 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627229523816 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627229525534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/output_files/IO_driver.fit.smsg " "Generated suppressed messages file C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/output_files/IO_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627229526493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5314 " "Peak virtual memory: 5314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627229528337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 25 21:42:08 2021 " "Processing ended: Sun Jul 25 21:42:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627229528337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627229528337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627229528337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627229528337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1627229529833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627229529841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 25 21:42:09 2021 " "Processing started: Sun Jul 25 21:42:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627229529841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1627229529841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IO_driver -c IO_driver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IO_driver -c IO_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1627229529841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1627229530415 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1627229531460 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1627229531588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627229532218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 25 21:42:12 2021 " "Processing ended: Sun Jul 25 21:42:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627229532218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627229532218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627229532218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1627229532218 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1627229532910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1627229533670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627229533677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 25 21:42:13 2021 " "Processing started: Sun Jul 25 21:42:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627229533677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1627229533677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IO_driver -c IO_driver " "Command: quartus_sta IO_driver -c IO_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1627229533678 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1627229533869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1627229534428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1627229534428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229534486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229534486 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_2jj1 " "Entity dcfifo_2jj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627229535163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627229535163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627229535163 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1627229535163 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IO_driver.sdc " "Synopsys Design Constraints File file not found: 'IO_driver.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1627229535192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229535193 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s_clk s_clk " "create_clock -period 1.000 -name s_clk s_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627229535196 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CS_addr\[0\] CS_addr\[0\] " "create_clock -period 1.000 -name CS_addr\[0\] CS_addr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627229535196 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627229535196 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1627229535247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627229535248 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1627229535251 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1627229535357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627229535789 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627229535789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.858 " "Worst-case setup slack is -3.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.858           -5430.988 s_clk  " "   -3.858           -5430.988 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.291            -218.869 CS_addr\[0\]  " "   -3.291            -218.869 CS_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229535791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.250 " "Worst-case hold slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 s_clk  " "    0.250               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 CS_addr\[0\]  " "    0.322               0.000 CS_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229535819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627229535828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627229535832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2904.550 s_clk  " "   -3.000           -2904.550 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -149.870 CS_addr\[0\]  " "   -3.000            -149.870 CS_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229535841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229535841 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627229535984 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627229535984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627229535991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1627229536023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1627229536956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627229537243 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627229537304 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627229537304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.425 " "Worst-case setup slack is -3.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.425           -4622.702 s_clk  " "   -3.425           -4622.702 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.816            -186.460 CS_addr\[0\]  " "   -2.816            -186.460 CS_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229537308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.248 " "Worst-case hold slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 s_clk  " "    0.248               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CS_addr\[0\]  " "    0.312               0.000 CS_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229537339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627229537357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627229537363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2904.550 s_clk  " "   -3.000           -2904.550 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -149.870 CS_addr\[0\]  " "   -3.000            -149.870 CS_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229537370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229537370 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627229537529 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627229537529 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627229537626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627229537917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627229537954 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627229537954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.906 " "Worst-case setup slack is -1.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906           -2176.351 s_clk  " "   -1.906           -2176.351 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.451             -90.240 CS_addr\[0\]  " "   -1.451             -90.240 CS_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229538047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 s_clk  " "    0.112               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 CS_addr\[0\]  " "    0.156               0.000 CS_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229538074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627229538085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627229538097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2686.630 s_clk  " "   -3.000           -2686.630 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -155.900 CS_addr\[0\]  " "   -3.000            -155.900 CS_addr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627229538109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627229538109 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627229538285 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627229538285 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627229539232 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627229539253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627229539385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 25 21:42:19 2021 " "Processing ended: Sun Jul 25 21:42:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627229539385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627229539385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627229539385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1627229539385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1627229540771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627229540780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 25 21:42:20 2021 " "Processing started: Sun Jul 25 21:42:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627229540780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1627229540780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IO_driver -c IO_driver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IO_driver -c IO_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1627229540780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1627229541744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IO_driver_6_1200mv_85c_slow.vo C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/ simulation " "Generated file IO_driver_6_1200mv_85c_slow.vo in folder \"C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627229542883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IO_driver_6_1200mv_0c_slow.vo C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/ simulation " "Generated file IO_driver_6_1200mv_0c_slow.vo in folder \"C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627229543584 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IO_driver_min_1200mv_0c_fast.vo C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/ simulation " "Generated file IO_driver_min_1200mv_0c_fast.vo in folder \"C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627229544341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IO_driver.vo C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/ simulation " "Generated file IO_driver.vo in folder \"C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627229545125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IO_driver_6_1200mv_85c_v_slow.sdo C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/ simulation " "Generated file IO_driver_6_1200mv_85c_v_slow.sdo in folder \"C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627229545706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IO_driver_6_1200mv_0c_v_slow.sdo C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/ simulation " "Generated file IO_driver_6_1200mv_0c_v_slow.sdo in folder \"C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627229546270 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IO_driver_min_1200mv_0c_v_fast.sdo C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/ simulation " "Generated file IO_driver_min_1200mv_0c_v_fast.sdo in folder \"C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627229546856 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IO_driver_v.sdo C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/ simulation " "Generated file IO_driver_v.sdo in folder \"C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627229547422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627229547588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 25 21:42:27 2021 " "Processing ended: Sun Jul 25 21:42:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627229547588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627229547588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627229547588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1627229547588 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1627229548312 ""}
