$date
	Sat Nov 12 12:04:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Cout $end
$var reg 1 # Cin $end
$var reg 1 $ In1 $end
$var reg 1 % In2 $end
$scope module uut $end
$var wire 1 # Cin $end
$var wire 1 " Cout $end
$var wire 1 $ In1 $end
$var wire 1 % In2 $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1%
#30
1"
0!
1$
#40
0"
1!
0$
0%
1#
#50
0!
1"
1$
#60
0$
1%
#70
1!
1$
#80
