
hello_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08009380  08009380  00019380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094b4  080094b4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080094b4  080094b4  000194b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094bc  080094bc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094bc  080094bc  000194bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080094c0  080094c0  000194c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080094c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022cc  20000074  08009538  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002340  08009538  00022340  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022c7a  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003eb0  00000000  00000000  00042d1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b08  00000000  00000000  00046bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019a0  00000000  00000000  000486d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005542  00000000  00000000  0004a078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b6a8  00000000  00000000  0004f5ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112d50  00000000  00000000  0006ac62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017d9b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b60  00000000  00000000  0017da08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009368 	.word	0x08009368

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08009368 	.word	0x08009368

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000570:	1d39      	adds	r1, r7, #4
 8000572:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000576:	2201      	movs	r2, #1
 8000578:	4803      	ldr	r0, [pc, #12]	; (8000588 <__io_putchar+0x20>)
 800057a:	f004 fd43 	bl	8005004 <HAL_UART_Transmit>
	return ch;
 800057e:	687b      	ldr	r3, [r7, #4]
}
 8000580:	4618      	mov	r0, r3
 8000582:	3708      	adds	r7, #8
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20002218 	.word	0x20002218

0800058c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000590:	f000 fcca 	bl	8000f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000594:	f000 f81c 	bl	80005d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000598:	f000 f9d8 	bl	800094c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800059c:	f000 f9a6 	bl	80008ec <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80005a0:	f000 f914 	bl	80007cc <MX_TIM1_Init>
  MX_ADC1_Init();
 80005a4:	f000 f89c 	bl	80006e0 <MX_ADC1_Init>

  //HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_buff, ADC_BUFF_LENGTH);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005a8:	f005 f9f6 	bl	8005998 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of soundDemoTask */
  soundDemoTaskHandle = osThreadNew(StartSoundDemoTask, NULL, &soundDemoTask_attributes);
 80005ac:	4a05      	ldr	r2, [pc, #20]	; (80005c4 <main+0x38>)
 80005ae:	2100      	movs	r1, #0
 80005b0:	4805      	ldr	r0, [pc, #20]	; (80005c8 <main+0x3c>)
 80005b2:	f005 fa3b 	bl	8005a2c <osThreadNew>
 80005b6:	4603      	mov	r3, r0
 80005b8:	4a04      	ldr	r2, [pc, #16]	; (80005cc <main+0x40>)
 80005ba:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005bc:	f005 fa10 	bl	80059e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c0:	e7fe      	b.n	80005c0 <main+0x34>
 80005c2:	bf00      	nop
 80005c4:	080093b0 	.word	0x080093b0
 80005c8:	080009c5 	.word	0x080009c5
 80005cc:	200019c8 	.word	0x200019c8

080005d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b0b8      	sub	sp, #224	; 0xe0
 80005d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80005da:	2244      	movs	r2, #68	; 0x44
 80005dc:	2100      	movs	r1, #0
 80005de:	4618      	mov	r0, r3
 80005e0:	f007 ff64 	bl	80084ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
 80005ec:	605a      	str	r2, [r3, #4]
 80005ee:	609a      	str	r2, [r3, #8]
 80005f0:	60da      	str	r2, [r3, #12]
 80005f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005f4:	463b      	mov	r3, r7
 80005f6:	2288      	movs	r2, #136	; 0x88
 80005f8:	2100      	movs	r1, #0
 80005fa:	4618      	mov	r0, r3
 80005fc:	f007 ff56 	bl	80084ac <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000600:	2302      	movs	r3, #2
 8000602:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000606:	f44f 7380 	mov.w	r3, #256	; 0x100
 800060a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800060e:	2310      	movs	r3, #16
 8000610:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000614:	2302      	movs	r3, #2
 8000616:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800061a:	2302      	movs	r3, #2
 800061c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000620:	2301      	movs	r3, #1
 8000622:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000626:	230a      	movs	r3, #10
 8000628:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800062c:	2307      	movs	r3, #7
 800062e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000632:	2302      	movs	r3, #2
 8000634:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000638:	2302      	movs	r3, #2
 800063a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000642:	4618      	mov	r0, r3
 8000644:	f002 f9a2 	bl	800298c <HAL_RCC_OscConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800064e:	f000 f9ef 	bl	8000a30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000652:	230f      	movs	r3, #15
 8000654:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000658:	2303      	movs	r3, #3
 800065a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065e:	2300      	movs	r3, #0
 8000660:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000664:	2300      	movs	r3, #0
 8000666:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800066a:	2300      	movs	r3, #0
 800066c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000670:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000674:	2104      	movs	r1, #4
 8000676:	4618      	mov	r0, r3
 8000678:	f002 fd6e 	bl	8003158 <HAL_RCC_ClockConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000682:	f000 f9d5 	bl	8000a30 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8000686:	f244 0302 	movw	r3, #16386	; 0x4002
 800068a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800068c:	2300      	movs	r3, #0
 800068e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000690:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000694:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000696:	2302      	movs	r3, #2
 8000698:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800069a:	2301      	movs	r3, #1
 800069c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800069e:	2308      	movs	r3, #8
 80006a0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80006a2:	2307      	movs	r3, #7
 80006a4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80006ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80006b2:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b4:	463b      	mov	r3, r7
 80006b6:	4618      	mov	r0, r3
 80006b8:	f002 ff86 	bl	80035c8 <HAL_RCCEx_PeriphCLKConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80006c2:	f000 f9b5 	bl	8000a30 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006c6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006ca:	f002 f909 	bl	80028e0 <HAL_PWREx_ControlVoltageScaling>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0x108>
  {
    Error_Handler();
 80006d4:	f000 f9ac 	bl	8000a30 <Error_Handler>
  }
}
 80006d8:	bf00      	nop
 80006da:	37e0      	adds	r7, #224	; 0xe0
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08a      	sub	sp, #40	; 0x28
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006e6:	f107 031c 	add.w	r3, r7, #28
 80006ea:	2200      	movs	r2, #0
 80006ec:	601a      	str	r2, [r3, #0]
 80006ee:	605a      	str	r2, [r3, #4]
 80006f0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006f2:	1d3b      	adds	r3, r7, #4
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]
 80006fa:	609a      	str	r2, [r3, #8]
 80006fc:	60da      	str	r2, [r3, #12]
 80006fe:	611a      	str	r2, [r3, #16]
 8000700:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000702:	4b2f      	ldr	r3, [pc, #188]	; (80007c0 <MX_ADC1_Init+0xe0>)
 8000704:	4a2f      	ldr	r2, [pc, #188]	; (80007c4 <MX_ADC1_Init+0xe4>)
 8000706:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000708:	4b2d      	ldr	r3, [pc, #180]	; (80007c0 <MX_ADC1_Init+0xe0>)
 800070a:	2200      	movs	r2, #0
 800070c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800070e:	4b2c      	ldr	r3, [pc, #176]	; (80007c0 <MX_ADC1_Init+0xe0>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000714:	4b2a      	ldr	r3, [pc, #168]	; (80007c0 <MX_ADC1_Init+0xe0>)
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800071a:	4b29      	ldr	r3, [pc, #164]	; (80007c0 <MX_ADC1_Init+0xe0>)
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000720:	4b27      	ldr	r3, [pc, #156]	; (80007c0 <MX_ADC1_Init+0xe0>)
 8000722:	2204      	movs	r2, #4
 8000724:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000726:	4b26      	ldr	r3, [pc, #152]	; (80007c0 <MX_ADC1_Init+0xe0>)
 8000728:	2200      	movs	r2, #0
 800072a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800072c:	4b24      	ldr	r3, [pc, #144]	; (80007c0 <MX_ADC1_Init+0xe0>)
 800072e:	2200      	movs	r2, #0
 8000730:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000732:	4b23      	ldr	r3, [pc, #140]	; (80007c0 <MX_ADC1_Init+0xe0>)
 8000734:	2201      	movs	r2, #1
 8000736:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000738:	4b21      	ldr	r3, [pc, #132]	; (80007c0 <MX_ADC1_Init+0xe0>)
 800073a:	2200      	movs	r2, #0
 800073c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000740:	4b1f      	ldr	r3, [pc, #124]	; (80007c0 <MX_ADC1_Init+0xe0>)
 8000742:	2200      	movs	r2, #0
 8000744:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000746:	4b1e      	ldr	r3, [pc, #120]	; (80007c0 <MX_ADC1_Init+0xe0>)
 8000748:	2200      	movs	r2, #0
 800074a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800074c:	4b1c      	ldr	r3, [pc, #112]	; (80007c0 <MX_ADC1_Init+0xe0>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000754:	4b1a      	ldr	r3, [pc, #104]	; (80007c0 <MX_ADC1_Init+0xe0>)
 8000756:	2200      	movs	r2, #0
 8000758:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800075a:	4b19      	ldr	r3, [pc, #100]	; (80007c0 <MX_ADC1_Init+0xe0>)
 800075c:	2200      	movs	r2, #0
 800075e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000762:	4817      	ldr	r0, [pc, #92]	; (80007c0 <MX_ADC1_Init+0xe0>)
 8000764:	f000 fe04 	bl	8001370 <HAL_ADC_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800076e:	f000 f95f 	bl	8000a30 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000772:	2300      	movs	r3, #0
 8000774:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000776:	f107 031c 	add.w	r3, r7, #28
 800077a:	4619      	mov	r1, r3
 800077c:	4810      	ldr	r0, [pc, #64]	; (80007c0 <MX_ADC1_Init+0xe0>)
 800077e:	f001 fd65 	bl	800224c <HAL_ADCEx_MultiModeConfigChannel>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000788:	f000 f952 	bl	8000a30 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800078c:	4b0e      	ldr	r3, [pc, #56]	; (80007c8 <MX_ADC1_Init+0xe8>)
 800078e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000790:	2306      	movs	r3, #6
 8000792:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000798:	237f      	movs	r3, #127	; 0x7f
 800079a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800079c:	2304      	movs	r3, #4
 800079e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007a0:	2300      	movs	r3, #0
 80007a2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a4:	1d3b      	adds	r3, r7, #4
 80007a6:	4619      	mov	r1, r3
 80007a8:	4805      	ldr	r0, [pc, #20]	; (80007c0 <MX_ADC1_Init+0xe0>)
 80007aa:	f001 f8d7 	bl	800195c <HAL_ADC_ConfigChannel>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80007b4:	f000 f93c 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007b8:	bf00      	nop
 80007ba:	3728      	adds	r7, #40	; 0x28
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20001964 	.word	0x20001964
 80007c4:	50040000 	.word	0x50040000
 80007c8:	14f00020 	.word	0x14f00020

080007cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b096      	sub	sp, #88	; 0x58
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007d2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
 80007ea:	60da      	str	r2, [r3, #12]
 80007ec:	611a      	str	r2, [r3, #16]
 80007ee:	615a      	str	r2, [r3, #20]
 80007f0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	222c      	movs	r2, #44	; 0x2c
 80007f6:	2100      	movs	r1, #0
 80007f8:	4618      	mov	r0, r3
 80007fa:	f007 fe57 	bl	80084ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007fe:	4b39      	ldr	r3, [pc, #228]	; (80008e4 <MX_TIM1_Init+0x118>)
 8000800:	4a39      	ldr	r2, [pc, #228]	; (80008e8 <MX_TIM1_Init+0x11c>)
 8000802:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80 - 1;
 8000804:	4b37      	ldr	r3, [pc, #220]	; (80008e4 <MX_TIM1_Init+0x118>)
 8000806:	224f      	movs	r2, #79	; 0x4f
 8000808:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800080a:	4b36      	ldr	r3, [pc, #216]	; (80008e4 <MX_TIM1_Init+0x118>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8000810:	4b34      	ldr	r3, [pc, #208]	; (80008e4 <MX_TIM1_Init+0x118>)
 8000812:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000816:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000818:	4b32      	ldr	r3, [pc, #200]	; (80008e4 <MX_TIM1_Init+0x118>)
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800081e:	4b31      	ldr	r3, [pc, #196]	; (80008e4 <MX_TIM1_Init+0x118>)
 8000820:	2200      	movs	r2, #0
 8000822:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000824:	4b2f      	ldr	r3, [pc, #188]	; (80008e4 <MX_TIM1_Init+0x118>)
 8000826:	2200      	movs	r2, #0
 8000828:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800082a:	482e      	ldr	r0, [pc, #184]	; (80008e4 <MX_TIM1_Init+0x118>)
 800082c:	f003 fc5a 	bl	80040e4 <HAL_TIM_PWM_Init>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000836:	f000 f8fb 	bl	8000a30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800083a:	2300      	movs	r3, #0
 800083c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800083e:	2300      	movs	r3, #0
 8000840:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000842:	2300      	movs	r3, #0
 8000844:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000846:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800084a:	4619      	mov	r1, r3
 800084c:	4825      	ldr	r0, [pc, #148]	; (80008e4 <MX_TIM1_Init+0x118>)
 800084e:	f004 fa67 	bl	8004d20 <HAL_TIMEx_MasterConfigSynchronization>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000858:	f000 f8ea 	bl	8000a30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800085c:	2360      	movs	r3, #96	; 0x60
 800085e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000864:	2300      	movs	r3, #0
 8000866:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000868:	2300      	movs	r3, #0
 800086a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800086c:	2300      	movs	r3, #0
 800086e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000870:	2300      	movs	r3, #0
 8000872:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000874:	2300      	movs	r3, #0
 8000876:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000878:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800087c:	2200      	movs	r2, #0
 800087e:	4619      	mov	r1, r3
 8000880:	4818      	ldr	r0, [pc, #96]	; (80008e4 <MX_TIM1_Init+0x118>)
 8000882:	f003 fda5 	bl	80043d0 <HAL_TIM_PWM_ConfigChannel>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800088c:	f000 f8d0 	bl	8000a30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000890:	2300      	movs	r3, #0
 8000892:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000894:	2300      	movs	r3, #0
 8000896:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000898:	2300      	movs	r3, #0
 800089a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800089c:	2300      	movs	r3, #0
 800089e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008ae:	2300      	movs	r3, #0
 80008b0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80008b6:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008bc:	2300      	movs	r3, #0
 80008be:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	4619      	mov	r1, r3
 80008c4:	4807      	ldr	r0, [pc, #28]	; (80008e4 <MX_TIM1_Init+0x118>)
 80008c6:	f004 fab3 	bl	8004e30 <HAL_TIMEx_ConfigBreakDeadTime>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80008d0:	f000 f8ae 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80008d4:	4803      	ldr	r0, [pc, #12]	; (80008e4 <MX_TIM1_Init+0x118>)
 80008d6:	f000 f937 	bl	8000b48 <HAL_TIM_MspPostInit>

}
 80008da:	bf00      	nop
 80008dc:	3758      	adds	r7, #88	; 0x58
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	200019cc 	.word	0x200019cc
 80008e8:	40012c00 	.word	0x40012c00

080008ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008f0:	4b14      	ldr	r3, [pc, #80]	; (8000944 <MX_USART2_UART_Init+0x58>)
 80008f2:	4a15      	ldr	r2, [pc, #84]	; (8000948 <MX_USART2_UART_Init+0x5c>)
 80008f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008f6:	4b13      	ldr	r3, [pc, #76]	; (8000944 <MX_USART2_UART_Init+0x58>)
 80008f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <MX_USART2_UART_Init+0x58>)
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000904:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <MX_USART2_UART_Init+0x58>)
 8000906:	2200      	movs	r2, #0
 8000908:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <MX_USART2_UART_Init+0x58>)
 800090c:	2200      	movs	r2, #0
 800090e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000910:	4b0c      	ldr	r3, [pc, #48]	; (8000944 <MX_USART2_UART_Init+0x58>)
 8000912:	220c      	movs	r2, #12
 8000914:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000916:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <MX_USART2_UART_Init+0x58>)
 8000918:	2200      	movs	r2, #0
 800091a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800091c:	4b09      	ldr	r3, [pc, #36]	; (8000944 <MX_USART2_UART_Init+0x58>)
 800091e:	2200      	movs	r2, #0
 8000920:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000922:	4b08      	ldr	r3, [pc, #32]	; (8000944 <MX_USART2_UART_Init+0x58>)
 8000924:	2200      	movs	r2, #0
 8000926:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <MX_USART2_UART_Init+0x58>)
 800092a:	2200      	movs	r2, #0
 800092c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800092e:	4805      	ldr	r0, [pc, #20]	; (8000944 <MX_USART2_UART_Init+0x58>)
 8000930:	f004 fb1a 	bl	8004f68 <HAL_UART_Init>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800093a:	f000 f879 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	20002218 	.word	0x20002218
 8000948:	40004400 	.word	0x40004400

0800094c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000952:	4b1b      	ldr	r3, [pc, #108]	; (80009c0 <MX_GPIO_Init+0x74>)
 8000954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000956:	4a1a      	ldr	r2, [pc, #104]	; (80009c0 <MX_GPIO_Init+0x74>)
 8000958:	f043 0304 	orr.w	r3, r3, #4
 800095c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800095e:	4b18      	ldr	r3, [pc, #96]	; (80009c0 <MX_GPIO_Init+0x74>)
 8000960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000962:	f003 0304 	and.w	r3, r3, #4
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800096a:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <MX_GPIO_Init+0x74>)
 800096c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096e:	4a14      	ldr	r2, [pc, #80]	; (80009c0 <MX_GPIO_Init+0x74>)
 8000970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000974:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000976:	4b12      	ldr	r3, [pc, #72]	; (80009c0 <MX_GPIO_Init+0x74>)
 8000978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800097a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800097e:	60bb      	str	r3, [r7, #8]
 8000980:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000982:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <MX_GPIO_Init+0x74>)
 8000984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000986:	4a0e      	ldr	r2, [pc, #56]	; (80009c0 <MX_GPIO_Init+0x74>)
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800098e:	4b0c      	ldr	r3, [pc, #48]	; (80009c0 <MX_GPIO_Init+0x74>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000992:	f003 0301 	and.w	r3, r3, #1
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099a:	4b09      	ldr	r3, [pc, #36]	; (80009c0 <MX_GPIO_Init+0x74>)
 800099c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800099e:	4a08      	ldr	r2, [pc, #32]	; (80009c0 <MX_GPIO_Init+0x74>)
 80009a0:	f043 0302 	orr.w	r3, r3, #2
 80009a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009a6:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <MX_GPIO_Init+0x74>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009aa:	f003 0302 	and.w	r3, r3, #2
 80009ae:	603b      	str	r3, [r7, #0]
 80009b0:	683b      	ldr	r3, [r7, #0]

}
 80009b2:	bf00      	nop
 80009b4:	3714      	adds	r7, #20
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	40021000 	.word	0x40021000

080009c4 <StartSoundDemoTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSoundDemoTask */
void StartSoundDemoTask(void *argument)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {

  	HAL_ADC_Start(&hadc1);
 80009cc:	480c      	ldr	r0, [pc, #48]	; (8000a00 <StartSoundDemoTask+0x3c>)
 80009ce:	f000 fe25 	bl	800161c <HAL_ADC_Start>
  	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80009d2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80009d6:	480a      	ldr	r0, [pc, #40]	; (8000a00 <StartSoundDemoTask+0x3c>)
 80009d8:	f000 feda 	bl	8001790 <HAL_ADC_PollForConversion>
  	adc_raw = HAL_ADC_GetValue(&hadc1);
 80009dc:	4808      	ldr	r0, [pc, #32]	; (8000a00 <StartSoundDemoTask+0x3c>)
 80009de:	f000 ffaf 	bl	8001940 <HAL_ADC_GetValue>
 80009e2:	4603      	mov	r3, r0
 80009e4:	b29a      	uxth	r2, r3
 80009e6:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <StartSoundDemoTask+0x40>)
 80009e8:	801a      	strh	r2, [r3, #0]
  	//HAL_UART_Transmit(&huart2, (uint8_t *)&adc_raw, 2, HAL_MAX_DELAY);
    printf("%u\r\n", adc_raw);
 80009ea:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <StartSoundDemoTask+0x40>)
 80009ec:	881b      	ldrh	r3, [r3, #0]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	4619      	mov	r1, r3
 80009f2:	4805      	ldr	r0, [pc, #20]	; (8000a08 <StartSoundDemoTask+0x44>)
 80009f4:	f007 fd62 	bl	80084bc <iprintf>
  	osDelay(10);
 80009f8:	200a      	movs	r0, #10
 80009fa:	f005 f8a9 	bl	8005b50 <osDelay>
  {
 80009fe:	e7e5      	b.n	80009cc <StartSoundDemoTask+0x8>
 8000a00:	20001964 	.word	0x20001964
 8000a04:	2000229c 	.word	0x2000229c
 8000a08:	08009390 	.word	0x08009390

08000a0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a04      	ldr	r2, [pc, #16]	; (8000a2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d101      	bne.n	8000a22 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a1e:	f000 faa3 	bl	8000f68 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a22:	bf00      	nop
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40001000 	.word	0x40001000

08000a30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a34:	b672      	cpsid	i
}
 8000a36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a38:	e7fe      	b.n	8000a38 <Error_Handler+0x8>
	...

08000a3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	4b11      	ldr	r3, [pc, #68]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a46:	4a10      	ldr	r2, [pc, #64]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6613      	str	r3, [r2, #96]	; 0x60
 8000a4e:	4b0e      	ldr	r3, [pc, #56]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5a:	4b0b      	ldr	r3, [pc, #44]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a5e:	4a0a      	ldr	r2, [pc, #40]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a64:	6593      	str	r3, [r2, #88]	; 0x58
 8000a66:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a6e:	603b      	str	r3, [r7, #0]
 8000a70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	210f      	movs	r1, #15
 8000a76:	f06f 0001 	mvn.w	r0, #1
 8000a7a:	f001 fd4f 	bl	800251c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40021000 	.word	0x40021000

08000a8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08a      	sub	sp, #40	; 0x28
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	60da      	str	r2, [r3, #12]
 8000aa2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a15      	ldr	r2, [pc, #84]	; (8000b00 <HAL_ADC_MspInit+0x74>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d124      	bne.n	8000af8 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <HAL_ADC_MspInit+0x78>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab2:	4a14      	ldr	r2, [pc, #80]	; (8000b04 <HAL_ADC_MspInit+0x78>)
 8000ab4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aba:	4b12      	ldr	r3, [pc, #72]	; (8000b04 <HAL_ADC_MspInit+0x78>)
 8000abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000abe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	; (8000b04 <HAL_ADC_MspInit+0x78>)
 8000ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aca:	4a0e      	ldr	r2, [pc, #56]	; (8000b04 <HAL_ADC_MspInit+0x78>)
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <HAL_ADC_MspInit+0x78>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad6:	f003 0301 	and.w	r3, r3, #1
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ae2:	230b      	movs	r3, #11
 8000ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4619      	mov	r1, r3
 8000af0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af4:	f001 fd3c 	bl	8002570 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000af8:	bf00      	nop
 8000afa:	3728      	adds	r7, #40	; 0x28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	50040000 	.word	0x50040000
 8000b04:	40021000 	.word	0x40021000

08000b08 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b085      	sub	sp, #20
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a0a      	ldr	r2, [pc, #40]	; (8000b40 <HAL_TIM_PWM_MspInit+0x38>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d10b      	bne.n	8000b32 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b1a:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b1e:	4a09      	ldr	r2, [pc, #36]	; (8000b44 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b24:	6613      	str	r3, [r2, #96]	; 0x60
 8000b26:	4b07      	ldr	r3, [pc, #28]	; (8000b44 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000b32:	bf00      	nop
 8000b34:	3714      	adds	r7, #20
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	40012c00 	.word	0x40012c00
 8000b44:	40021000 	.word	0x40021000

08000b48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b088      	sub	sp, #32
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b50:	f107 030c 	add.w	r3, r7, #12
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]
 8000b5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a12      	ldr	r2, [pc, #72]	; (8000bb0 <HAL_TIM_MspPostInit+0x68>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d11d      	bne.n	8000ba6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6a:	4b12      	ldr	r3, [pc, #72]	; (8000bb4 <HAL_TIM_MspPostInit+0x6c>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6e:	4a11      	ldr	r2, [pc, #68]	; (8000bb4 <HAL_TIM_MspPostInit+0x6c>)
 8000b70:	f043 0301 	orr.w	r3, r3, #1
 8000b74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b76:	4b0f      	ldr	r3, [pc, #60]	; (8000bb4 <HAL_TIM_MspPostInit+0x6c>)
 8000b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	60bb      	str	r3, [r7, #8]
 8000b80:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000b82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b86:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b90:	2300      	movs	r3, #0
 8000b92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000b94:	2301      	movs	r3, #1
 8000b96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b98:	f107 030c 	add.w	r3, r7, #12
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ba2:	f001 fce5 	bl	8002570 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000ba6:	bf00      	nop
 8000ba8:	3720      	adds	r7, #32
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40012c00 	.word	0x40012c00
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08a      	sub	sp, #40	; 0x28
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc0:	f107 0314 	add.w	r3, r7, #20
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a17      	ldr	r2, [pc, #92]	; (8000c34 <HAL_UART_MspInit+0x7c>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d128      	bne.n	8000c2c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bda:	4b17      	ldr	r3, [pc, #92]	; (8000c38 <HAL_UART_MspInit+0x80>)
 8000bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bde:	4a16      	ldr	r2, [pc, #88]	; (8000c38 <HAL_UART_MspInit+0x80>)
 8000be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be4:	6593      	str	r3, [r2, #88]	; 0x58
 8000be6:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <HAL_UART_MspInit+0x80>)
 8000be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bee:	613b      	str	r3, [r7, #16]
 8000bf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <HAL_UART_MspInit+0x80>)
 8000bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf6:	4a10      	ldr	r2, [pc, #64]	; (8000c38 <HAL_UART_MspInit+0x80>)
 8000bf8:	f043 0301 	orr.w	r3, r3, #1
 8000bfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	; (8000c38 <HAL_UART_MspInit+0x80>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c02:	f003 0301 	and.w	r3, r3, #1
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c0a:	230c      	movs	r3, #12
 8000c0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0e:	2302      	movs	r3, #2
 8000c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c16:	2303      	movs	r3, #3
 8000c18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c1a:	2307      	movs	r3, #7
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1e:	f107 0314 	add.w	r3, r7, #20
 8000c22:	4619      	mov	r1, r3
 8000c24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c28:	f001 fca2 	bl	8002570 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c2c:	bf00      	nop
 8000c2e:	3728      	adds	r7, #40	; 0x28
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40004400 	.word	0x40004400
 8000c38:	40021000 	.word	0x40021000

08000c3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b08c      	sub	sp, #48	; 0x30
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	6879      	ldr	r1, [r7, #4]
 8000c50:	2036      	movs	r0, #54	; 0x36
 8000c52:	f001 fc63 	bl	800251c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c56:	2036      	movs	r0, #54	; 0x36
 8000c58:	f001 fc7c 	bl	8002554 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c5c:	4b1e      	ldr	r3, [pc, #120]	; (8000cd8 <HAL_InitTick+0x9c>)
 8000c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c60:	4a1d      	ldr	r2, [pc, #116]	; (8000cd8 <HAL_InitTick+0x9c>)
 8000c62:	f043 0310 	orr.w	r3, r3, #16
 8000c66:	6593      	str	r3, [r2, #88]	; 0x58
 8000c68:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <HAL_InitTick+0x9c>)
 8000c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c6c:	f003 0310 	and.w	r3, r3, #16
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c74:	f107 0210 	add.w	r2, r7, #16
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	4611      	mov	r1, r2
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f002 fc10 	bl	80034a4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c84:	f002 fbe2 	bl	800344c <HAL_RCC_GetPCLK1Freq>
 8000c88:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c8c:	4a13      	ldr	r2, [pc, #76]	; (8000cdc <HAL_InitTick+0xa0>)
 8000c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c92:	0c9b      	lsrs	r3, r3, #18
 8000c94:	3b01      	subs	r3, #1
 8000c96:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c98:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <HAL_InitTick+0xa4>)
 8000c9a:	4a12      	ldr	r2, [pc, #72]	; (8000ce4 <HAL_InitTick+0xa8>)
 8000c9c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c9e:	4b10      	ldr	r3, [pc, #64]	; (8000ce0 <HAL_InitTick+0xa4>)
 8000ca0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ca4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ca6:	4a0e      	ldr	r2, [pc, #56]	; (8000ce0 <HAL_InitTick+0xa4>)
 8000ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000caa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cac:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <HAL_InitTick+0xa4>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ce0 <HAL_InitTick+0xa4>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000cb8:	4809      	ldr	r0, [pc, #36]	; (8000ce0 <HAL_InitTick+0xa4>)
 8000cba:	f003 f941 	bl	8003f40 <HAL_TIM_Base_Init>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d104      	bne.n	8000cce <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000cc4:	4806      	ldr	r0, [pc, #24]	; (8000ce0 <HAL_InitTick+0xa4>)
 8000cc6:	f003 f99d 	bl	8004004 <HAL_TIM_Base_Start_IT>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	e000      	b.n	8000cd0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3730      	adds	r7, #48	; 0x30
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	431bde83 	.word	0x431bde83
 8000ce0:	200022a0 	.word	0x200022a0
 8000ce4:	40001000 	.word	0x40001000

08000ce8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cec:	e7fe      	b.n	8000cec <NMI_Handler+0x4>

08000cee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf2:	e7fe      	b.n	8000cf2 <HardFault_Handler+0x4>

08000cf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cf8:	e7fe      	b.n	8000cf8 <MemManage_Handler+0x4>

08000cfa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cfe:	e7fe      	b.n	8000cfe <BusFault_Handler+0x4>

08000d00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d04:	e7fe      	b.n	8000d04 <UsageFault_Handler+0x4>

08000d06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d06:	b480      	push	{r7}
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d18:	4802      	ldr	r0, [pc, #8]	; (8000d24 <TIM6_DAC_IRQHandler+0x10>)
 8000d1a:	f003 fa3a 	bl	8004192 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	200022a0 	.word	0x200022a0

08000d28 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	e00a      	b.n	8000d50 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d3a:	f3af 8000 	nop.w
 8000d3e:	4601      	mov	r1, r0
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	1c5a      	adds	r2, r3, #1
 8000d44:	60ba      	str	r2, [r7, #8]
 8000d46:	b2ca      	uxtb	r2, r1
 8000d48:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	617b      	str	r3, [r7, #20]
 8000d50:	697a      	ldr	r2, [r7, #20]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	dbf0      	blt.n	8000d3a <_read+0x12>
	}

return len;
 8000d58:	687b      	ldr	r3, [r7, #4]
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3718      	adds	r7, #24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b086      	sub	sp, #24
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	60f8      	str	r0, [r7, #12]
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
 8000d72:	e009      	b.n	8000d88 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	1c5a      	adds	r2, r3, #1
 8000d78:	60ba      	str	r2, [r7, #8]
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff fbf3 	bl	8000568 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	3301      	adds	r3, #1
 8000d86:	617b      	str	r3, [r7, #20]
 8000d88:	697a      	ldr	r2, [r7, #20]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	dbf1      	blt.n	8000d74 <_write+0x12>
	}
	return len;
 8000d90:	687b      	ldr	r3, [r7, #4]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3718      	adds	r7, #24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <_close>:

int _close(int file)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	b083      	sub	sp, #12
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
	return -1;
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000db2:	b480      	push	{r7}
 8000db4:	b083      	sub	sp, #12
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
 8000dba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dc2:	605a      	str	r2, [r3, #4]
	return 0;
 8000dc4:	2300      	movs	r3, #0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <_isatty>:

int _isatty(int file)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	b083      	sub	sp, #12
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
	return 1;
 8000dda:	2301      	movs	r3, #1
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	60f8      	str	r0, [r7, #12]
 8000df0:	60b9      	str	r1, [r7, #8]
 8000df2:	607a      	str	r2, [r7, #4]
	return 0;
 8000df4:	2300      	movs	r3, #0
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3714      	adds	r7, #20
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
	...

08000e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e0c:	4a14      	ldr	r2, [pc, #80]	; (8000e60 <_sbrk+0x5c>)
 8000e0e:	4b15      	ldr	r3, [pc, #84]	; (8000e64 <_sbrk+0x60>)
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e18:	4b13      	ldr	r3, [pc, #76]	; (8000e68 <_sbrk+0x64>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d102      	bne.n	8000e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e20:	4b11      	ldr	r3, [pc, #68]	; (8000e68 <_sbrk+0x64>)
 8000e22:	4a12      	ldr	r2, [pc, #72]	; (8000e6c <_sbrk+0x68>)
 8000e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e26:	4b10      	ldr	r3, [pc, #64]	; (8000e68 <_sbrk+0x64>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d207      	bcs.n	8000e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e34:	f007 fb02 	bl	800843c <__errno>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	220c      	movs	r2, #12
 8000e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e42:	e009      	b.n	8000e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e44:	4b08      	ldr	r3, [pc, #32]	; (8000e68 <_sbrk+0x64>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e4a:	4b07      	ldr	r3, [pc, #28]	; (8000e68 <_sbrk+0x64>)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4413      	add	r3, r2
 8000e52:	4a05      	ldr	r2, [pc, #20]	; (8000e68 <_sbrk+0x64>)
 8000e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e56:	68fb      	ldr	r3, [r7, #12]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3718      	adds	r7, #24
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20018000 	.word	0x20018000
 8000e64:	00000400 	.word	0x00000400
 8000e68:	20000090 	.word	0x20000090
 8000e6c:	20002340 	.word	0x20002340

08000e70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e74:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <SystemInit+0x5c>)
 8000e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e7a:	4a14      	ldr	r2, [pc, #80]	; (8000ecc <SystemInit+0x5c>)
 8000e7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000e84:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <SystemInit+0x60>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a11      	ldr	r2, [pc, #68]	; (8000ed0 <SystemInit+0x60>)
 8000e8a:	f043 0301 	orr.w	r3, r3, #1
 8000e8e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000e90:	4b0f      	ldr	r3, [pc, #60]	; (8000ed0 <SystemInit+0x60>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000e96:	4b0e      	ldr	r3, [pc, #56]	; (8000ed0 <SystemInit+0x60>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a0d      	ldr	r2, [pc, #52]	; (8000ed0 <SystemInit+0x60>)
 8000e9c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000ea0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000ea4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000ea6:	4b0a      	ldr	r3, [pc, #40]	; (8000ed0 <SystemInit+0x60>)
 8000ea8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000eac:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000eae:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <SystemInit+0x60>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a07      	ldr	r2, [pc, #28]	; (8000ed0 <SystemInit+0x60>)
 8000eb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eb8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000eba:	4b05      	ldr	r3, [pc, #20]	; (8000ed0 <SystemInit+0x60>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	e000ed00 	.word	0xe000ed00
 8000ed0:	40021000 	.word	0x40021000

08000ed4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ed4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f0c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ed8:	f7ff ffca 	bl	8000e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000edc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000ede:	e003      	b.n	8000ee8 <LoopCopyDataInit>

08000ee0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ee2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ee4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000ee6:	3104      	adds	r1, #4

08000ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ee8:	480a      	ldr	r0, [pc, #40]	; (8000f14 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000eea:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000eec:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000eee:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ef0:	d3f6      	bcc.n	8000ee0 <CopyDataInit>
	ldr	r2, =_sbss
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	; (8000f1c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000ef4:	e002      	b.n	8000efc <LoopFillZerobss>

08000ef6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000ef6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ef8:	f842 3b04 	str.w	r3, [r2], #4

08000efc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000efc:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <LoopForever+0x16>)
	cmp	r2, r3
 8000efe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000f00:	d3f9      	bcc.n	8000ef6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f02:	f007 faa1 	bl	8008448 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f06:	f7ff fb41 	bl	800058c <main>

08000f0a <LoopForever>:

LoopForever:
    b LoopForever
 8000f0a:	e7fe      	b.n	8000f0a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f0c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000f10:	080094c4 	.word	0x080094c4
	ldr	r0, =_sdata
 8000f14:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000f18:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8000f1c:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8000f20:	20002340 	.word	0x20002340

08000f24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f24:	e7fe      	b.n	8000f24 <ADC1_2_IRQHandler>
	...

08000f28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f32:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <HAL_Init+0x3c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a0b      	ldr	r2, [pc, #44]	; (8000f64 <HAL_Init+0x3c>)
 8000f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f3c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f3e:	2003      	movs	r0, #3
 8000f40:	f001 fae1 	bl	8002506 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f44:	2000      	movs	r0, #0
 8000f46:	f7ff fe79 	bl	8000c3c <HAL_InitTick>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d002      	beq.n	8000f56 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	71fb      	strb	r3, [r7, #7]
 8000f54:	e001      	b.n	8000f5a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f56:	f7ff fd71 	bl	8000a3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	40022000 	.word	0x40022000

08000f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <HAL_IncTick+0x20>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <HAL_IncTick+0x24>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4413      	add	r3, r2
 8000f78:	4a04      	ldr	r2, [pc, #16]	; (8000f8c <HAL_IncTick+0x24>)
 8000f7a:	6013      	str	r3, [r2, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	20000008 	.word	0x20000008
 8000f8c:	200022ec 	.word	0x200022ec

08000f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  return uwTick;
 8000f94:	4b03      	ldr	r3, [pc, #12]	; (8000fa4 <HAL_GetTick+0x14>)
 8000f96:	681b      	ldr	r3, [r3, #0]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	200022ec 	.word	0x200022ec

08000fa8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	431a      	orrs	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
}
 8000fc2:	bf00      	nop
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	b083      	sub	sp, #12
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
 8000fd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	431a      	orrs	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
}
 8000fe8:	bf00      	nop
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001004:	4618      	mov	r0, r3
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001010:	b480      	push	{r7}
 8001012:	b087      	sub	sp, #28
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
 800101c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	3360      	adds	r3, #96	; 0x60
 8001022:	461a      	mov	r2, r3
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	4413      	add	r3, r2
 800102a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	4b08      	ldr	r3, [pc, #32]	; (8001054 <LL_ADC_SetOffset+0x44>)
 8001032:	4013      	ands	r3, r2
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800103a:	683a      	ldr	r2, [r7, #0]
 800103c:	430a      	orrs	r2, r1
 800103e:	4313      	orrs	r3, r2
 8001040:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001048:	bf00      	nop
 800104a:	371c      	adds	r7, #28
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	03fff000 	.word	0x03fff000

08001058 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001058:	b480      	push	{r7}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	3360      	adds	r3, #96	; 0x60
 8001066:	461a      	mov	r2, r3
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4413      	add	r3, r2
 800106e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001078:	4618      	mov	r0, r3
 800107a:	3714      	adds	r7, #20
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001084:	b480      	push	{r7}
 8001086:	b087      	sub	sp, #28
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	3360      	adds	r3, #96	; 0x60
 8001094:	461a      	mov	r2, r3
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	4413      	add	r3, r2
 800109c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	431a      	orrs	r2, r3
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80010ae:	bf00      	nop
 80010b0:	371c      	adds	r7, #28
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b083      	sub	sp, #12
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80010ce:	2301      	movs	r3, #1
 80010d0:	e000      	b.n	80010d4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80010d2:	2300      	movs	r3, #0
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b087      	sub	sp, #28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	3330      	adds	r3, #48	; 0x30
 80010f0:	461a      	mov	r2, r3
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	0a1b      	lsrs	r3, r3, #8
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	f003 030c 	and.w	r3, r3, #12
 80010fc:	4413      	add	r3, r2
 80010fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	f003 031f 	and.w	r3, r3, #31
 800110a:	211f      	movs	r1, #31
 800110c:	fa01 f303 	lsl.w	r3, r1, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	401a      	ands	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	0e9b      	lsrs	r3, r3, #26
 8001118:	f003 011f 	and.w	r1, r3, #31
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	f003 031f 	and.w	r3, r3, #31
 8001122:	fa01 f303 	lsl.w	r3, r1, r3
 8001126:	431a      	orrs	r2, r3
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800112c:	bf00      	nop
 800112e:	371c      	adds	r7, #28
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001138:	b480      	push	{r7}
 800113a:	b087      	sub	sp, #28
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	3314      	adds	r3, #20
 8001148:	461a      	mov	r2, r3
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	0e5b      	lsrs	r3, r3, #25
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	f003 0304 	and.w	r3, r3, #4
 8001154:	4413      	add	r3, r2
 8001156:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	0d1b      	lsrs	r3, r3, #20
 8001160:	f003 031f 	and.w	r3, r3, #31
 8001164:	2107      	movs	r1, #7
 8001166:	fa01 f303 	lsl.w	r3, r1, r3
 800116a:	43db      	mvns	r3, r3
 800116c:	401a      	ands	r2, r3
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	0d1b      	lsrs	r3, r3, #20
 8001172:	f003 031f 	and.w	r3, r3, #31
 8001176:	6879      	ldr	r1, [r7, #4]
 8001178:	fa01 f303 	lsl.w	r3, r1, r3
 800117c:	431a      	orrs	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001182:	bf00      	nop
 8001184:	371c      	adds	r7, #28
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
	...

08001190 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011a8:	43db      	mvns	r3, r3
 80011aa:	401a      	ands	r2, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f003 0318 	and.w	r3, r3, #24
 80011b2:	4908      	ldr	r1, [pc, #32]	; (80011d4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80011b4:	40d9      	lsrs	r1, r3
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	400b      	ands	r3, r1
 80011ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011be:	431a      	orrs	r2, r3
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80011c6:	bf00      	nop
 80011c8:	3714      	adds	r7, #20
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	0007ffff 	.word	0x0007ffff

080011d8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f003 031f 	and.w	r3, r3, #31
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001204:	4618      	mov	r0, r3
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001220:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	6093      	str	r3, [r2, #8]
}
 8001228:	bf00      	nop
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001244:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001248:	d101      	bne.n	800124e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800124a:	2301      	movs	r3, #1
 800124c:	e000      	b.n	8001250 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800124e:	2300      	movs	r3, #0
}
 8001250:	4618      	mov	r0, r3
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800126c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001270:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001278:	bf00      	nop
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr

08001284 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001294:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001298:	d101      	bne.n	800129e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80012bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012c0:	f043 0201 	orr.w	r2, r3, #1
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d101      	bne.n	80012ec <LL_ADC_IsEnabled+0x18>
 80012e8:	2301      	movs	r3, #1
 80012ea:	e000      	b.n	80012ee <LL_ADC_IsEnabled+0x1a>
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800130a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800130e:	f043 0204 	orr.w	r2, r3, #4
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001316:	bf00      	nop
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr

08001322 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001322:	b480      	push	{r7}
 8001324:	b083      	sub	sp, #12
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	f003 0304 	and.w	r3, r3, #4
 8001332:	2b04      	cmp	r3, #4
 8001334:	d101      	bne.n	800133a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001336:	2301      	movs	r3, #1
 8001338:	e000      	b.n	800133c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800133a:	2300      	movs	r3, #0
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	f003 0308 	and.w	r3, r3, #8
 8001358:	2b08      	cmp	r3, #8
 800135a:	d101      	bne.n	8001360 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800135c:	2301      	movs	r3, #1
 800135e:	e000      	b.n	8001362 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001360:	2300      	movs	r3, #0
}
 8001362:	4618      	mov	r0, r3
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
	...

08001370 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001370:	b590      	push	{r4, r7, lr}
 8001372:	b089      	sub	sp, #36	; 0x24
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001378:	2300      	movs	r3, #0
 800137a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800137c:	2300      	movs	r3, #0
 800137e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d101      	bne.n	800138a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e136      	b.n	80015f8 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	691b      	ldr	r3, [r3, #16]
 800138e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001394:	2b00      	cmp	r3, #0
 8001396:	d109      	bne.n	80013ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7ff fb77 	bl	8000a8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2200      	movs	r2, #0
 80013a2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2200      	movs	r2, #0
 80013a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff ff3f 	bl	8001234 <LL_ADC_IsDeepPowerDownEnabled>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d004      	beq.n	80013c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff ff25 	bl	8001210 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff ff5a 	bl	8001284 <LL_ADC_IsInternalRegulatorEnabled>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d115      	bne.n	8001402 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff ff3e 	bl	800125c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80013e0:	4b87      	ldr	r3, [pc, #540]	; (8001600 <HAL_ADC_Init+0x290>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	099b      	lsrs	r3, r3, #6
 80013e6:	4a87      	ldr	r2, [pc, #540]	; (8001604 <HAL_ADC_Init+0x294>)
 80013e8:	fba2 2303 	umull	r2, r3, r2, r3
 80013ec:	099b      	lsrs	r3, r3, #6
 80013ee:	3301      	adds	r3, #1
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80013f4:	e002      	b.n	80013fc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	3b01      	subs	r3, #1
 80013fa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d1f9      	bne.n	80013f6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff ff3c 	bl	8001284 <LL_ADC_IsInternalRegulatorEnabled>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d10d      	bne.n	800142e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001416:	f043 0210 	orr.w	r2, r3, #16
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001422:	f043 0201 	orr.w	r2, r3, #1
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff ff75 	bl	8001322 <LL_ADC_REG_IsConversionOngoing>
 8001438:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800143e:	f003 0310 	and.w	r3, r3, #16
 8001442:	2b00      	cmp	r3, #0
 8001444:	f040 80cf 	bne.w	80015e6 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	2b00      	cmp	r3, #0
 800144c:	f040 80cb 	bne.w	80015e6 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001454:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001458:	f043 0202 	orr.w	r2, r3, #2
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ff35 	bl	80012d4 <LL_ADC_IsEnabled>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d115      	bne.n	800149c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001470:	4865      	ldr	r0, [pc, #404]	; (8001608 <HAL_ADC_Init+0x298>)
 8001472:	f7ff ff2f 	bl	80012d4 <LL_ADC_IsEnabled>
 8001476:	4604      	mov	r4, r0
 8001478:	4864      	ldr	r0, [pc, #400]	; (800160c <HAL_ADC_Init+0x29c>)
 800147a:	f7ff ff2b 	bl	80012d4 <LL_ADC_IsEnabled>
 800147e:	4603      	mov	r3, r0
 8001480:	431c      	orrs	r4, r3
 8001482:	4863      	ldr	r0, [pc, #396]	; (8001610 <HAL_ADC_Init+0x2a0>)
 8001484:	f7ff ff26 	bl	80012d4 <LL_ADC_IsEnabled>
 8001488:	4603      	mov	r3, r0
 800148a:	4323      	orrs	r3, r4
 800148c:	2b00      	cmp	r3, #0
 800148e:	d105      	bne.n	800149c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	4619      	mov	r1, r3
 8001496:	485f      	ldr	r0, [pc, #380]	; (8001614 <HAL_ADC_Init+0x2a4>)
 8001498:	f7ff fd86 	bl	8000fa8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	7e5b      	ldrb	r3, [r3, #25]
 80014a0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014a6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80014ac:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80014b2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014ba:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014bc:	4313      	orrs	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d106      	bne.n	80014d8 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ce:	3b01      	subs	r3, #1
 80014d0:	045b      	lsls	r3, r3, #17
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d009      	beq.n	80014f4 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014e4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ec:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	68da      	ldr	r2, [r3, #12]
 80014fa:	4b47      	ldr	r3, [pc, #284]	; (8001618 <HAL_ADC_Init+0x2a8>)
 80014fc:	4013      	ands	r3, r2
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	6812      	ldr	r2, [r2, #0]
 8001502:	69b9      	ldr	r1, [r7, #24]
 8001504:	430b      	orrs	r3, r1
 8001506:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ff08 	bl	8001322 <LL_ADC_REG_IsConversionOngoing>
 8001512:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ff15 	bl	8001348 <LL_ADC_INJ_IsConversionOngoing>
 800151e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d13d      	bne.n	80015a2 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d13a      	bne.n	80015a2 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001530:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001538:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001548:	f023 0302 	bic.w	r3, r3, #2
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	6812      	ldr	r2, [r2, #0]
 8001550:	69b9      	ldr	r1, [r7, #24]
 8001552:	430b      	orrs	r3, r1
 8001554:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800155c:	2b01      	cmp	r3, #1
 800155e:	d118      	bne.n	8001592 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800156a:	f023 0304 	bic.w	r3, r3, #4
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001576:	4311      	orrs	r1, r2
 8001578:	687a      	ldr	r2, [r7, #4]
 800157a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800157c:	4311      	orrs	r1, r2
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001582:	430a      	orrs	r2, r1
 8001584:	431a      	orrs	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f042 0201 	orr.w	r2, r2, #1
 800158e:	611a      	str	r2, [r3, #16]
 8001590:	e007      	b.n	80015a2 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	691a      	ldr	r2, [r3, #16]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f022 0201 	bic.w	r2, r2, #1
 80015a0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d10c      	bne.n	80015c4 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b0:	f023 010f 	bic.w	r1, r3, #15
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	69db      	ldr	r3, [r3, #28]
 80015b8:	1e5a      	subs	r2, r3, #1
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	430a      	orrs	r2, r1
 80015c0:	631a      	str	r2, [r3, #48]	; 0x30
 80015c2:	e007      	b.n	80015d4 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f022 020f 	bic.w	r2, r2, #15
 80015d2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015d8:	f023 0303 	bic.w	r3, r3, #3
 80015dc:	f043 0201 	orr.w	r2, r3, #1
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	655a      	str	r2, [r3, #84]	; 0x54
 80015e4:	e007      	b.n	80015f6 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ea:	f043 0210 	orr.w	r2, r3, #16
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80015f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3724      	adds	r7, #36	; 0x24
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd90      	pop	{r4, r7, pc}
 8001600:	20000000 	.word	0x20000000
 8001604:	053e2d63 	.word	0x053e2d63
 8001608:	50040000 	.word	0x50040000
 800160c:	50040100 	.word	0x50040100
 8001610:	50040200 	.word	0x50040200
 8001614:	50040300 	.word	0x50040300
 8001618:	fff0c007 	.word	0xfff0c007

0800161c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001624:	4857      	ldr	r0, [pc, #348]	; (8001784 <HAL_ADC_Start+0x168>)
 8001626:	f7ff fdd7 	bl	80011d8 <LL_ADC_GetMultimode>
 800162a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff fe76 	bl	8001322 <LL_ADC_REG_IsConversionOngoing>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	f040 809c 	bne.w	8001776 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001644:	2b01      	cmp	r3, #1
 8001646:	d101      	bne.n	800164c <HAL_ADC_Start+0x30>
 8001648:	2302      	movs	r3, #2
 800164a:	e097      	b.n	800177c <HAL_ADC_Start+0x160>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2201      	movs	r2, #1
 8001650:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f000 fd71 	bl	800213c <ADC_Enable>
 800165a:	4603      	mov	r3, r0
 800165c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800165e:	7dfb      	ldrb	r3, [r7, #23]
 8001660:	2b00      	cmp	r3, #0
 8001662:	f040 8083 	bne.w	800176c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800166a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800166e:	f023 0301 	bic.w	r3, r3, #1
 8001672:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a42      	ldr	r2, [pc, #264]	; (8001788 <HAL_ADC_Start+0x16c>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d002      	beq.n	800168a <HAL_ADC_Start+0x6e>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	e000      	b.n	800168c <HAL_ADC_Start+0x70>
 800168a:	4b40      	ldr	r3, [pc, #256]	; (800178c <HAL_ADC_Start+0x170>)
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	6812      	ldr	r2, [r2, #0]
 8001690:	4293      	cmp	r3, r2
 8001692:	d002      	beq.n	800169a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d105      	bne.n	80016a6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800169e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016b2:	d106      	bne.n	80016c2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b8:	f023 0206 	bic.w	r2, r3, #6
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	659a      	str	r2, [r3, #88]	; 0x58
 80016c0:	e002      	b.n	80016c8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	221c      	movs	r2, #28
 80016ce:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a2a      	ldr	r2, [pc, #168]	; (8001788 <HAL_ADC_Start+0x16c>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d002      	beq.n	80016e8 <HAL_ADC_Start+0xcc>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	e000      	b.n	80016ea <HAL_ADC_Start+0xce>
 80016e8:	4b28      	ldr	r3, [pc, #160]	; (800178c <HAL_ADC_Start+0x170>)
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d008      	beq.n	8001704 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d005      	beq.n	8001704 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	2b05      	cmp	r3, #5
 80016fc:	d002      	beq.n	8001704 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	2b09      	cmp	r3, #9
 8001702:	d114      	bne.n	800172e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d007      	beq.n	8001722 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001716:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800171a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4618      	mov	r0, r3
 8001728:	f7ff fde7 	bl	80012fa <LL_ADC_REG_StartConversion>
 800172c:	e025      	b.n	800177a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001732:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a12      	ldr	r2, [pc, #72]	; (8001788 <HAL_ADC_Start+0x16c>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d002      	beq.n	800174a <HAL_ADC_Start+0x12e>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	e000      	b.n	800174c <HAL_ADC_Start+0x130>
 800174a:	4b10      	ldr	r3, [pc, #64]	; (800178c <HAL_ADC_Start+0x170>)
 800174c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001756:	2b00      	cmp	r3, #0
 8001758:	d00f      	beq.n	800177a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800175e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001762:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	655a      	str	r2, [r3, #84]	; 0x54
 800176a:	e006      	b.n	800177a <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001774:	e001      	b.n	800177a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001776:	2302      	movs	r3, #2
 8001778:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800177a:	7dfb      	ldrb	r3, [r7, #23]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	50040300 	.word	0x50040300
 8001788:	50040100 	.word	0x50040100
 800178c:	50040000 	.word	0x50040000

08001790 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800179a:	4866      	ldr	r0, [pc, #408]	; (8001934 <HAL_ADC_PollForConversion+0x1a4>)
 800179c:	f7ff fd1c 	bl	80011d8 <LL_ADC_GetMultimode>
 80017a0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	695b      	ldr	r3, [r3, #20]
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d102      	bne.n	80017b0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80017aa:	2308      	movs	r3, #8
 80017ac:	61fb      	str	r3, [r7, #28]
 80017ae:	e02a      	b.n	8001806 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d005      	beq.n	80017c2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	2b05      	cmp	r3, #5
 80017ba:	d002      	beq.n	80017c2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	2b09      	cmp	r3, #9
 80017c0:	d111      	bne.n	80017e6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d007      	beq.n	80017e0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017d4:	f043 0220 	orr.w	r2, r3, #32
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e0a4      	b.n	800192a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80017e0:	2304      	movs	r3, #4
 80017e2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80017e4:	e00f      	b.n	8001806 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80017e6:	4853      	ldr	r0, [pc, #332]	; (8001934 <HAL_ADC_PollForConversion+0x1a4>)
 80017e8:	f7ff fd04 	bl	80011f4 <LL_ADC_GetMultiDMATransfer>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d007      	beq.n	8001802 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017f6:	f043 0220 	orr.w	r2, r3, #32
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e093      	b.n	800192a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001802:	2304      	movs	r3, #4
 8001804:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001806:	f7ff fbc3 	bl	8000f90 <HAL_GetTick>
 800180a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800180c:	e021      	b.n	8001852 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001814:	d01d      	beq.n	8001852 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001816:	f7ff fbbb 	bl	8000f90 <HAL_GetTick>
 800181a:	4602      	mov	r2, r0
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	429a      	cmp	r2, r3
 8001824:	d302      	bcc.n	800182c <HAL_ADC_PollForConversion+0x9c>
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d112      	bne.n	8001852 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	4013      	ands	r3, r2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10b      	bne.n	8001852 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800183e:	f043 0204 	orr.w	r2, r3, #4
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e06b      	b.n	800192a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	4013      	ands	r3, r2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d0d6      	beq.n	800180e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001864:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fc22 	bl	80010ba <LL_ADC_REG_IsTriggerSourceSWStart>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d01c      	beq.n	80018b6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	7e5b      	ldrb	r3, [r3, #25]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d118      	bne.n	80018b6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	2b08      	cmp	r3, #8
 8001890:	d111      	bne.n	80018b6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001896:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d105      	bne.n	80018b6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ae:	f043 0201 	orr.w	r2, r3, #1
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a1f      	ldr	r2, [pc, #124]	; (8001938 <HAL_ADC_PollForConversion+0x1a8>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d002      	beq.n	80018c6 <HAL_ADC_PollForConversion+0x136>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	e000      	b.n	80018c8 <HAL_ADC_PollForConversion+0x138>
 80018c6:	4b1d      	ldr	r3, [pc, #116]	; (800193c <HAL_ADC_PollForConversion+0x1ac>)
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	6812      	ldr	r2, [r2, #0]
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d008      	beq.n	80018e2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d005      	beq.n	80018e2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	2b05      	cmp	r3, #5
 80018da:	d002      	beq.n	80018e2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	2b09      	cmp	r3, #9
 80018e0:	d104      	bne.n	80018ec <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	61bb      	str	r3, [r7, #24]
 80018ea:	e00c      	b.n	8001906 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a11      	ldr	r2, [pc, #68]	; (8001938 <HAL_ADC_PollForConversion+0x1a8>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d002      	beq.n	80018fc <HAL_ADC_PollForConversion+0x16c>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	e000      	b.n	80018fe <HAL_ADC_PollForConversion+0x16e>
 80018fc:	4b0f      	ldr	r3, [pc, #60]	; (800193c <HAL_ADC_PollForConversion+0x1ac>)
 80018fe:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	2b08      	cmp	r3, #8
 800190a:	d104      	bne.n	8001916 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2208      	movs	r2, #8
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	e008      	b.n	8001928 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d103      	bne.n	8001928 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	220c      	movs	r2, #12
 8001926:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3720      	adds	r7, #32
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	50040300 	.word	0x50040300
 8001938:	50040100 	.word	0x50040100
 800193c:	50040000 	.word	0x50040000

08001940 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800194e:	4618      	mov	r0, r3
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
	...

0800195c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b0b6      	sub	sp, #216	; 0xd8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001966:	2300      	movs	r3, #0
 8001968:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001976:	2b01      	cmp	r3, #1
 8001978:	d101      	bne.n	800197e <HAL_ADC_ConfigChannel+0x22>
 800197a:	2302      	movs	r3, #2
 800197c:	e3c7      	b.n	800210e <HAL_ADC_ConfigChannel+0x7b2>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2201      	movs	r2, #1
 8001982:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fcc9 	bl	8001322 <LL_ADC_REG_IsConversionOngoing>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	f040 83a8 	bne.w	80020e8 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b05      	cmp	r3, #5
 800199e:	d824      	bhi.n	80019ea <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	3b02      	subs	r3, #2
 80019a6:	2b03      	cmp	r3, #3
 80019a8:	d81b      	bhi.n	80019e2 <HAL_ADC_ConfigChannel+0x86>
 80019aa:	a201      	add	r2, pc, #4	; (adr r2, 80019b0 <HAL_ADC_ConfigChannel+0x54>)
 80019ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b0:	080019c1 	.word	0x080019c1
 80019b4:	080019c9 	.word	0x080019c9
 80019b8:	080019d1 	.word	0x080019d1
 80019bc:	080019d9 	.word	0x080019d9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	220c      	movs	r2, #12
 80019c4:	605a      	str	r2, [r3, #4]
          break;
 80019c6:	e011      	b.n	80019ec <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	2212      	movs	r2, #18
 80019cc:	605a      	str	r2, [r3, #4]
          break;
 80019ce:	e00d      	b.n	80019ec <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	2218      	movs	r2, #24
 80019d4:	605a      	str	r2, [r3, #4]
          break;
 80019d6:	e009      	b.n	80019ec <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019de:	605a      	str	r2, [r3, #4]
          break;
 80019e0:	e004      	b.n	80019ec <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	2206      	movs	r2, #6
 80019e6:	605a      	str	r2, [r3, #4]
          break;
 80019e8:	e000      	b.n	80019ec <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80019ea:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6818      	ldr	r0, [r3, #0]
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	6859      	ldr	r1, [r3, #4]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	461a      	mov	r2, r3
 80019fa:	f7ff fb71 	bl	80010e0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff fc8d 	bl	8001322 <LL_ADC_REG_IsConversionOngoing>
 8001a08:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff fc99 	bl	8001348 <LL_ADC_INJ_IsConversionOngoing>
 8001a16:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a1a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	f040 81a6 	bne.w	8001d70 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	f040 81a1 	bne.w	8001d70 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6818      	ldr	r0, [r3, #0]
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	6819      	ldr	r1, [r3, #0]
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	f7ff fb7c 	bl	8001138 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	695a      	ldr	r2, [r3, #20]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	08db      	lsrs	r3, r3, #3
 8001a4c:	f003 0303 	and.w	r3, r3, #3
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	2b04      	cmp	r3, #4
 8001a60:	d00a      	beq.n	8001a78 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6818      	ldr	r0, [r3, #0]
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	6919      	ldr	r1, [r3, #16]
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001a72:	f7ff facd 	bl	8001010 <LL_ADC_SetOffset>
 8001a76:	e17b      	b.n	8001d70 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff faea 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d10a      	bne.n	8001aa4 <HAL_ADC_ConfigChannel+0x148>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2100      	movs	r1, #0
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fadf 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	0e9b      	lsrs	r3, r3, #26
 8001a9e:	f003 021f 	and.w	r2, r3, #31
 8001aa2:	e01e      	b.n	8001ae2 <HAL_ADC_ConfigChannel+0x186>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fad4 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001aba:	fa93 f3a3 	rbit	r3, r3
 8001abe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ac2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001ac6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001aca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8001ad2:	2320      	movs	r3, #32
 8001ad4:	e004      	b.n	8001ae0 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8001ad6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001ada:	fab3 f383 	clz	r3, r3
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d105      	bne.n	8001afa <HAL_ADC_ConfigChannel+0x19e>
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	0e9b      	lsrs	r3, r3, #26
 8001af4:	f003 031f 	and.w	r3, r3, #31
 8001af8:	e018      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x1d0>
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b02:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001b06:	fa93 f3a3 	rbit	r3, r3
 8001b0a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001b0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001b12:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001b16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8001b1e:	2320      	movs	r3, #32
 8001b20:	e004      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8001b22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001b26:	fab3 f383 	clz	r3, r3
 8001b2a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d106      	bne.n	8001b3e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2200      	movs	r2, #0
 8001b36:	2100      	movs	r1, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff faa3 	bl	8001084 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2101      	movs	r1, #1
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff fa87 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d10a      	bne.n	8001b6a <HAL_ADC_ConfigChannel+0x20e>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2101      	movs	r1, #1
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fa7c 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001b60:	4603      	mov	r3, r0
 8001b62:	0e9b      	lsrs	r3, r3, #26
 8001b64:	f003 021f 	and.w	r2, r3, #31
 8001b68:	e01e      	b.n	8001ba8 <HAL_ADC_ConfigChannel+0x24c>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2101      	movs	r1, #1
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff fa71 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001b76:	4603      	mov	r3, r0
 8001b78:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001b80:	fa93 f3a3 	rbit	r3, r3
 8001b84:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001b88:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001b8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001b90:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d101      	bne.n	8001b9c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8001b98:	2320      	movs	r3, #32
 8001b9a:	e004      	b.n	8001ba6 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8001b9c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001ba0:	fab3 f383 	clz	r3, r3
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d105      	bne.n	8001bc0 <HAL_ADC_ConfigChannel+0x264>
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	0e9b      	lsrs	r3, r3, #26
 8001bba:	f003 031f 	and.w	r3, r3, #31
 8001bbe:	e018      	b.n	8001bf2 <HAL_ADC_ConfigChannel+0x296>
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001bcc:	fa93 f3a3 	rbit	r3, r3
 8001bd0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001bd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001bd8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001bdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8001be4:	2320      	movs	r3, #32
 8001be6:	e004      	b.n	8001bf2 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8001be8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001bec:	fab3 f383 	clz	r3, r3
 8001bf0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d106      	bne.n	8001c04 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff fa40 	bl	8001084 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2102      	movs	r1, #2
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fa24 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001c10:	4603      	mov	r3, r0
 8001c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10a      	bne.n	8001c30 <HAL_ADC_ConfigChannel+0x2d4>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2102      	movs	r1, #2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fa19 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001c26:	4603      	mov	r3, r0
 8001c28:	0e9b      	lsrs	r3, r3, #26
 8001c2a:	f003 021f 	and.w	r2, r3, #31
 8001c2e:	e01e      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x312>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2102      	movs	r1, #2
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff fa0e 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c46:	fa93 f3a3 	rbit	r3, r3
 8001c4a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001c4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001c52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001c56:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d101      	bne.n	8001c62 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8001c5e:	2320      	movs	r3, #32
 8001c60:	e004      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8001c62:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c66:	fab3 f383 	clz	r3, r3
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d105      	bne.n	8001c86 <HAL_ADC_ConfigChannel+0x32a>
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	0e9b      	lsrs	r3, r3, #26
 8001c80:	f003 031f 	and.w	r3, r3, #31
 8001c84:	e016      	b.n	8001cb4 <HAL_ADC_ConfigChannel+0x358>
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c92:	fa93 f3a3 	rbit	r3, r3
 8001c96:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001c98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c9a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001c9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8001ca6:	2320      	movs	r3, #32
 8001ca8:	e004      	b.n	8001cb4 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8001caa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001cae:	fab3 f383 	clz	r3, r3
 8001cb2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d106      	bne.n	8001cc6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2102      	movs	r1, #2
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff f9df 	bl	8001084 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2103      	movs	r1, #3
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff f9c3 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d10a      	bne.n	8001cf2 <HAL_ADC_ConfigChannel+0x396>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2103      	movs	r1, #3
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff f9b8 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	0e9b      	lsrs	r3, r3, #26
 8001cec:	f003 021f 	and.w	r2, r3, #31
 8001cf0:	e017      	b.n	8001d22 <HAL_ADC_ConfigChannel+0x3c6>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2103      	movs	r1, #3
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff f9ad 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d04:	fa93 f3a3 	rbit	r3, r3
 8001d08:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001d0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d0c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001d0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d101      	bne.n	8001d18 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8001d14:	2320      	movs	r3, #32
 8001d16:	e003      	b.n	8001d20 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8001d18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d1a:	fab3 f383 	clz	r3, r3
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d105      	bne.n	8001d3a <HAL_ADC_ConfigChannel+0x3de>
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	0e9b      	lsrs	r3, r3, #26
 8001d34:	f003 031f 	and.w	r3, r3, #31
 8001d38:	e011      	b.n	8001d5e <HAL_ADC_ConfigChannel+0x402>
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d42:	fa93 f3a3 	rbit	r3, r3
 8001d46:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001d48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001d4a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001d4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8001d52:	2320      	movs	r3, #32
 8001d54:	e003      	b.n	8001d5e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8001d56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d58:	fab3 f383 	clz	r3, r3
 8001d5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d106      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2200      	movs	r2, #0
 8001d68:	2103      	movs	r1, #3
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff f98a 	bl	8001084 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff faad 	bl	80012d4 <LL_ADC_IsEnabled>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f040 813f 	bne.w	8002000 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6818      	ldr	r0, [r3, #0]
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	6819      	ldr	r1, [r3, #0]
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	461a      	mov	r2, r3
 8001d90:	f7ff f9fe 	bl	8001190 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	4a8e      	ldr	r2, [pc, #568]	; (8001fd4 <HAL_ADC_ConfigChannel+0x678>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	f040 8130 	bne.w	8002000 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d10b      	bne.n	8001dc8 <HAL_ADC_ConfigChannel+0x46c>
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	0e9b      	lsrs	r3, r3, #26
 8001db6:	3301      	adds	r3, #1
 8001db8:	f003 031f 	and.w	r3, r3, #31
 8001dbc:	2b09      	cmp	r3, #9
 8001dbe:	bf94      	ite	ls
 8001dc0:	2301      	movls	r3, #1
 8001dc2:	2300      	movhi	r3, #0
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	e019      	b.n	8001dfc <HAL_ADC_ConfigChannel+0x4a0>
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dd0:	fa93 f3a3 	rbit	r3, r3
 8001dd4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001dd6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001dd8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001dda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d101      	bne.n	8001de4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8001de0:	2320      	movs	r3, #32
 8001de2:	e003      	b.n	8001dec <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8001de4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001de6:	fab3 f383 	clz	r3, r3
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	3301      	adds	r3, #1
 8001dee:	f003 031f 	and.w	r3, r3, #31
 8001df2:	2b09      	cmp	r3, #9
 8001df4:	bf94      	ite	ls
 8001df6:	2301      	movls	r3, #1
 8001df8:	2300      	movhi	r3, #0
 8001dfa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d079      	beq.n	8001ef4 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d107      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x4c0>
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	0e9b      	lsrs	r3, r3, #26
 8001e12:	3301      	adds	r3, #1
 8001e14:	069b      	lsls	r3, r3, #26
 8001e16:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e1a:	e015      	b.n	8001e48 <HAL_ADC_ConfigChannel+0x4ec>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e24:	fa93 f3a3 	rbit	r3, r3
 8001e28:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001e2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e2c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001e2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d101      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8001e34:	2320      	movs	r3, #32
 8001e36:	e003      	b.n	8001e40 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8001e38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e3a:	fab3 f383 	clz	r3, r3
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	3301      	adds	r3, #1
 8001e42:	069b      	lsls	r3, r3, #26
 8001e44:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d109      	bne.n	8001e68 <HAL_ADC_ConfigChannel+0x50c>
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	0e9b      	lsrs	r3, r3, #26
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	f003 031f 	and.w	r3, r3, #31
 8001e60:	2101      	movs	r1, #1
 8001e62:	fa01 f303 	lsl.w	r3, r1, r3
 8001e66:	e017      	b.n	8001e98 <HAL_ADC_ConfigChannel+0x53c>
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e70:	fa93 f3a3 	rbit	r3, r3
 8001e74:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001e76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e78:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001e7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d101      	bne.n	8001e84 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8001e80:	2320      	movs	r3, #32
 8001e82:	e003      	b.n	8001e8c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8001e84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e86:	fab3 f383 	clz	r3, r3
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	f003 031f 	and.w	r3, r3, #31
 8001e92:	2101      	movs	r1, #1
 8001e94:	fa01 f303 	lsl.w	r3, r1, r3
 8001e98:	ea42 0103 	orr.w	r1, r2, r3
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d10a      	bne.n	8001ebe <HAL_ADC_ConfigChannel+0x562>
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	0e9b      	lsrs	r3, r3, #26
 8001eae:	3301      	adds	r3, #1
 8001eb0:	f003 021f 	and.w	r2, r3, #31
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4413      	add	r3, r2
 8001eba:	051b      	lsls	r3, r3, #20
 8001ebc:	e018      	b.n	8001ef0 <HAL_ADC_ConfigChannel+0x594>
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ec6:	fa93 f3a3 	rbit	r3, r3
 8001eca:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ece:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001ed0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8001ed6:	2320      	movs	r3, #32
 8001ed8:	e003      	b.n	8001ee2 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8001eda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001edc:	fab3 f383 	clz	r3, r3
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	f003 021f 	and.w	r2, r3, #31
 8001ee8:	4613      	mov	r3, r2
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	4413      	add	r3, r2
 8001eee:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ef0:	430b      	orrs	r3, r1
 8001ef2:	e080      	b.n	8001ff6 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d107      	bne.n	8001f10 <HAL_ADC_ConfigChannel+0x5b4>
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	0e9b      	lsrs	r3, r3, #26
 8001f06:	3301      	adds	r3, #1
 8001f08:	069b      	lsls	r3, r3, #26
 8001f0a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f0e:	e015      	b.n	8001f3c <HAL_ADC_ConfigChannel+0x5e0>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f18:	fa93 f3a3 	rbit	r3, r3
 8001f1c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f20:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d101      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8001f28:	2320      	movs	r3, #32
 8001f2a:	e003      	b.n	8001f34 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8001f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f2e:	fab3 f383 	clz	r3, r3
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	3301      	adds	r3, #1
 8001f36:	069b      	lsls	r3, r3, #26
 8001f38:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d109      	bne.n	8001f5c <HAL_ADC_ConfigChannel+0x600>
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	0e9b      	lsrs	r3, r3, #26
 8001f4e:	3301      	adds	r3, #1
 8001f50:	f003 031f 	and.w	r3, r3, #31
 8001f54:	2101      	movs	r1, #1
 8001f56:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5a:	e017      	b.n	8001f8c <HAL_ADC_ConfigChannel+0x630>
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f62:	6a3b      	ldr	r3, [r7, #32]
 8001f64:	fa93 f3a3 	rbit	r3, r3
 8001f68:	61fb      	str	r3, [r7, #28]
  return result;
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8001f74:	2320      	movs	r3, #32
 8001f76:	e003      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8001f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7a:	fab3 f383 	clz	r3, r3
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	3301      	adds	r3, #1
 8001f82:	f003 031f 	and.w	r3, r3, #31
 8001f86:	2101      	movs	r1, #1
 8001f88:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8c:	ea42 0103 	orr.w	r1, r2, r3
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d10d      	bne.n	8001fb8 <HAL_ADC_ConfigChannel+0x65c>
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	0e9b      	lsrs	r3, r3, #26
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	f003 021f 	and.w	r2, r3, #31
 8001fa8:	4613      	mov	r3, r2
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	4413      	add	r3, r2
 8001fae:	3b1e      	subs	r3, #30
 8001fb0:	051b      	lsls	r3, r3, #20
 8001fb2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fb6:	e01d      	b.n	8001ff4 <HAL_ADC_ConfigChannel+0x698>
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	fa93 f3a3 	rbit	r3, r3
 8001fc4:	613b      	str	r3, [r7, #16]
  return result;
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d103      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8001fd0:	2320      	movs	r3, #32
 8001fd2:	e005      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0x684>
 8001fd4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	fab3 f383 	clz	r3, r3
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	f003 021f 	and.w	r2, r3, #31
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	4413      	add	r3, r2
 8001fec:	3b1e      	subs	r3, #30
 8001fee:	051b      	lsls	r3, r3, #20
 8001ff0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ff4:	430b      	orrs	r3, r1
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	6892      	ldr	r2, [r2, #8]
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f7ff f89c 	bl	8001138 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b44      	ldr	r3, [pc, #272]	; (8002118 <HAL_ADC_ConfigChannel+0x7bc>)
 8002006:	4013      	ands	r3, r2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d07a      	beq.n	8002102 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800200c:	4843      	ldr	r0, [pc, #268]	; (800211c <HAL_ADC_ConfigChannel+0x7c0>)
 800200e:	f7fe fff1 	bl	8000ff4 <LL_ADC_GetCommonPathInternalCh>
 8002012:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a41      	ldr	r2, [pc, #260]	; (8002120 <HAL_ADC_ConfigChannel+0x7c4>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d12c      	bne.n	800207a <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002020:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002024:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d126      	bne.n	800207a <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a3c      	ldr	r2, [pc, #240]	; (8002124 <HAL_ADC_ConfigChannel+0x7c8>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d004      	beq.n	8002040 <HAL_ADC_ConfigChannel+0x6e4>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a3b      	ldr	r2, [pc, #236]	; (8002128 <HAL_ADC_ConfigChannel+0x7cc>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d15d      	bne.n	80020fc <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002040:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002044:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002048:	4619      	mov	r1, r3
 800204a:	4834      	ldr	r0, [pc, #208]	; (800211c <HAL_ADC_ConfigChannel+0x7c0>)
 800204c:	f7fe ffbf 	bl	8000fce <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002050:	4b36      	ldr	r3, [pc, #216]	; (800212c <HAL_ADC_ConfigChannel+0x7d0>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	099b      	lsrs	r3, r3, #6
 8002056:	4a36      	ldr	r2, [pc, #216]	; (8002130 <HAL_ADC_ConfigChannel+0x7d4>)
 8002058:	fba2 2303 	umull	r2, r3, r2, r3
 800205c:	099b      	lsrs	r3, r3, #6
 800205e:	1c5a      	adds	r2, r3, #1
 8002060:	4613      	mov	r3, r2
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	4413      	add	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800206a:	e002      	b.n	8002072 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	3b01      	subs	r3, #1
 8002070:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1f9      	bne.n	800206c <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002078:	e040      	b.n	80020fc <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a2d      	ldr	r2, [pc, #180]	; (8002134 <HAL_ADC_ConfigChannel+0x7d8>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d118      	bne.n	80020b6 <HAL_ADC_ConfigChannel+0x75a>
 8002084:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002088:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d112      	bne.n	80020b6 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a23      	ldr	r2, [pc, #140]	; (8002124 <HAL_ADC_ConfigChannel+0x7c8>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d004      	beq.n	80020a4 <HAL_ADC_ConfigChannel+0x748>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a22      	ldr	r2, [pc, #136]	; (8002128 <HAL_ADC_ConfigChannel+0x7cc>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d12d      	bne.n	8002100 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020ac:	4619      	mov	r1, r3
 80020ae:	481b      	ldr	r0, [pc, #108]	; (800211c <HAL_ADC_ConfigChannel+0x7c0>)
 80020b0:	f7fe ff8d 	bl	8000fce <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020b4:	e024      	b.n	8002100 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a1f      	ldr	r2, [pc, #124]	; (8002138 <HAL_ADC_ConfigChannel+0x7dc>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d120      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80020c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d11a      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a14      	ldr	r2, [pc, #80]	; (8002124 <HAL_ADC_ConfigChannel+0x7c8>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d115      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020de:	4619      	mov	r1, r3
 80020e0:	480e      	ldr	r0, [pc, #56]	; (800211c <HAL_ADC_ConfigChannel+0x7c0>)
 80020e2:	f7fe ff74 	bl	8000fce <LL_ADC_SetCommonPathInternalCh>
 80020e6:	e00c      	b.n	8002102 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ec:	f043 0220 	orr.w	r2, r3, #32
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80020fa:	e002      	b.n	8002102 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80020fc:	bf00      	nop
 80020fe:	e000      	b.n	8002102 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002100:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800210a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800210e:	4618      	mov	r0, r3
 8002110:	37d8      	adds	r7, #216	; 0xd8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	80080000 	.word	0x80080000
 800211c:	50040300 	.word	0x50040300
 8002120:	c7520000 	.word	0xc7520000
 8002124:	50040000 	.word	0x50040000
 8002128:	50040200 	.word	0x50040200
 800212c:	20000000 	.word	0x20000000
 8002130:	053e2d63 	.word	0x053e2d63
 8002134:	cb840000 	.word	0xcb840000
 8002138:	80000001 	.word	0x80000001

0800213c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4618      	mov	r0, r3
 800214a:	f7ff f8c3 	bl	80012d4 <LL_ADC_IsEnabled>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d14d      	bne.n	80021f0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	689a      	ldr	r2, [r3, #8]
 800215a:	4b28      	ldr	r3, [pc, #160]	; (80021fc <ADC_Enable+0xc0>)
 800215c:	4013      	ands	r3, r2
 800215e:	2b00      	cmp	r3, #0
 8002160:	d00d      	beq.n	800217e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002166:	f043 0210 	orr.w	r2, r3, #16
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002172:	f043 0201 	orr.w	r2, r3, #1
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e039      	b.n	80021f2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff f892 	bl	80012ac <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002188:	f7fe ff02 	bl	8000f90 <HAL_GetTick>
 800218c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800218e:	e028      	b.n	80021e2 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff f89d 	bl	80012d4 <LL_ADC_IsEnabled>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d104      	bne.n	80021aa <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff f881 	bl	80012ac <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021aa:	f7fe fef1 	bl	8000f90 <HAL_GetTick>
 80021ae:	4602      	mov	r2, r0
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d914      	bls.n	80021e2 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d00d      	beq.n	80021e2 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ca:	f043 0210 	orr.w	r2, r3, #16
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d6:	f043 0201 	orr.w	r2, r3, #1
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e007      	b.n	80021f2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d1cf      	bne.n	8002190 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	8000003f 	.word	0x8000003f

08002200 <LL_ADC_IsEnabled>:
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f003 0301 	and.w	r3, r3, #1
 8002210:	2b01      	cmp	r3, #1
 8002212:	d101      	bne.n	8002218 <LL_ADC_IsEnabled+0x18>
 8002214:	2301      	movs	r3, #1
 8002216:	e000      	b.n	800221a <LL_ADC_IsEnabled+0x1a>
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <LL_ADC_REG_IsConversionOngoing>:
{
 8002226:	b480      	push	{r7}
 8002228:	b083      	sub	sp, #12
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 0304 	and.w	r3, r3, #4
 8002236:	2b04      	cmp	r3, #4
 8002238:	d101      	bne.n	800223e <LL_ADC_REG_IsConversionOngoing+0x18>
 800223a:	2301      	movs	r3, #1
 800223c:	e000      	b.n	8002240 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800224c:	b590      	push	{r4, r7, lr}
 800224e:	b09f      	sub	sp, #124	; 0x7c
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002256:	2300      	movs	r3, #0
 8002258:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002262:	2b01      	cmp	r3, #1
 8002264:	d101      	bne.n	800226a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002266:	2302      	movs	r3, #2
 8002268:	e093      	b.n	8002392 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002272:	2300      	movs	r3, #0
 8002274:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002276:	2300      	movs	r3, #0
 8002278:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a47      	ldr	r2, [pc, #284]	; (800239c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d102      	bne.n	800228a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002284:	4b46      	ldr	r3, [pc, #280]	; (80023a0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002286:	60bb      	str	r3, [r7, #8]
 8002288:	e001      	b.n	800228e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800228a:	2300      	movs	r3, #0
 800228c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d10b      	bne.n	80022ac <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002298:	f043 0220 	orr.w	r2, r3, #32
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e072      	b.n	8002392 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7ff ffb9 	bl	8002226 <LL_ADC_REG_IsConversionOngoing>
 80022b4:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff ffb3 	bl	8002226 <LL_ADC_REG_IsConversionOngoing>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d154      	bne.n	8002370 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80022c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d151      	bne.n	8002370 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80022cc:	4b35      	ldr	r3, [pc, #212]	; (80023a4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80022ce:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d02c      	beq.n	8002332 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80022d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	6859      	ldr	r1, [r3, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022ea:	035b      	lsls	r3, r3, #13
 80022ec:	430b      	orrs	r3, r1
 80022ee:	431a      	orrs	r2, r3
 80022f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022f2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80022f4:	4829      	ldr	r0, [pc, #164]	; (800239c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80022f6:	f7ff ff83 	bl	8002200 <LL_ADC_IsEnabled>
 80022fa:	4604      	mov	r4, r0
 80022fc:	4828      	ldr	r0, [pc, #160]	; (80023a0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80022fe:	f7ff ff7f 	bl	8002200 <LL_ADC_IsEnabled>
 8002302:	4603      	mov	r3, r0
 8002304:	431c      	orrs	r4, r3
 8002306:	4828      	ldr	r0, [pc, #160]	; (80023a8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002308:	f7ff ff7a 	bl	8002200 <LL_ADC_IsEnabled>
 800230c:	4603      	mov	r3, r0
 800230e:	4323      	orrs	r3, r4
 8002310:	2b00      	cmp	r3, #0
 8002312:	d137      	bne.n	8002384 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002314:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800231c:	f023 030f 	bic.w	r3, r3, #15
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	6811      	ldr	r1, [r2, #0]
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	6892      	ldr	r2, [r2, #8]
 8002328:	430a      	orrs	r2, r1
 800232a:	431a      	orrs	r2, r3
 800232c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800232e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002330:	e028      	b.n	8002384 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002332:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800233a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800233c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800233e:	4817      	ldr	r0, [pc, #92]	; (800239c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002340:	f7ff ff5e 	bl	8002200 <LL_ADC_IsEnabled>
 8002344:	4604      	mov	r4, r0
 8002346:	4816      	ldr	r0, [pc, #88]	; (80023a0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002348:	f7ff ff5a 	bl	8002200 <LL_ADC_IsEnabled>
 800234c:	4603      	mov	r3, r0
 800234e:	431c      	orrs	r4, r3
 8002350:	4815      	ldr	r0, [pc, #84]	; (80023a8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002352:	f7ff ff55 	bl	8002200 <LL_ADC_IsEnabled>
 8002356:	4603      	mov	r3, r0
 8002358:	4323      	orrs	r3, r4
 800235a:	2b00      	cmp	r3, #0
 800235c:	d112      	bne.n	8002384 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800235e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002366:	f023 030f 	bic.w	r3, r3, #15
 800236a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800236c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800236e:	e009      	b.n	8002384 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002374:	f043 0220 	orr.w	r2, r3, #32
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002382:	e000      	b.n	8002386 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002384:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800238e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002392:	4618      	mov	r0, r3
 8002394:	377c      	adds	r7, #124	; 0x7c
 8002396:	46bd      	mov	sp, r7
 8002398:	bd90      	pop	{r4, r7, pc}
 800239a:	bf00      	nop
 800239c:	50040000 	.word	0x50040000
 80023a0:	50040100 	.word	0x50040100
 80023a4:	50040300 	.word	0x50040300
 80023a8:	50040200 	.word	0x50040200

080023ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f003 0307 	and.w	r3, r3, #7
 80023ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023bc:	4b0c      	ldr	r3, [pc, #48]	; (80023f0 <__NVIC_SetPriorityGrouping+0x44>)
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023c2:	68ba      	ldr	r2, [r7, #8]
 80023c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023c8:	4013      	ands	r3, r2
 80023ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023de:	4a04      	ldr	r2, [pc, #16]	; (80023f0 <__NVIC_SetPriorityGrouping+0x44>)
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	60d3      	str	r3, [r2, #12]
}
 80023e4:	bf00      	nop
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	e000ed00 	.word	0xe000ed00

080023f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023f8:	4b04      	ldr	r3, [pc, #16]	; (800240c <__NVIC_GetPriorityGrouping+0x18>)
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	0a1b      	lsrs	r3, r3, #8
 80023fe:	f003 0307 	and.w	r3, r3, #7
}
 8002402:	4618      	mov	r0, r3
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	e000ed00 	.word	0xe000ed00

08002410 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	4603      	mov	r3, r0
 8002418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800241a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241e:	2b00      	cmp	r3, #0
 8002420:	db0b      	blt.n	800243a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002422:	79fb      	ldrb	r3, [r7, #7]
 8002424:	f003 021f 	and.w	r2, r3, #31
 8002428:	4907      	ldr	r1, [pc, #28]	; (8002448 <__NVIC_EnableIRQ+0x38>)
 800242a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242e:	095b      	lsrs	r3, r3, #5
 8002430:	2001      	movs	r0, #1
 8002432:	fa00 f202 	lsl.w	r2, r0, r2
 8002436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800243a:	bf00      	nop
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	e000e100 	.word	0xe000e100

0800244c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	4603      	mov	r3, r0
 8002454:	6039      	str	r1, [r7, #0]
 8002456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245c:	2b00      	cmp	r3, #0
 800245e:	db0a      	blt.n	8002476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	b2da      	uxtb	r2, r3
 8002464:	490c      	ldr	r1, [pc, #48]	; (8002498 <__NVIC_SetPriority+0x4c>)
 8002466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246a:	0112      	lsls	r2, r2, #4
 800246c:	b2d2      	uxtb	r2, r2
 800246e:	440b      	add	r3, r1
 8002470:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002474:	e00a      	b.n	800248c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	b2da      	uxtb	r2, r3
 800247a:	4908      	ldr	r1, [pc, #32]	; (800249c <__NVIC_SetPriority+0x50>)
 800247c:	79fb      	ldrb	r3, [r7, #7]
 800247e:	f003 030f 	and.w	r3, r3, #15
 8002482:	3b04      	subs	r3, #4
 8002484:	0112      	lsls	r2, r2, #4
 8002486:	b2d2      	uxtb	r2, r2
 8002488:	440b      	add	r3, r1
 800248a:	761a      	strb	r2, [r3, #24]
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	e000e100 	.word	0xe000e100
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b089      	sub	sp, #36	; 0x24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f003 0307 	and.w	r3, r3, #7
 80024b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	f1c3 0307 	rsb	r3, r3, #7
 80024ba:	2b04      	cmp	r3, #4
 80024bc:	bf28      	it	cs
 80024be:	2304      	movcs	r3, #4
 80024c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	3304      	adds	r3, #4
 80024c6:	2b06      	cmp	r3, #6
 80024c8:	d902      	bls.n	80024d0 <NVIC_EncodePriority+0x30>
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	3b03      	subs	r3, #3
 80024ce:	e000      	b.n	80024d2 <NVIC_EncodePriority+0x32>
 80024d0:	2300      	movs	r3, #0
 80024d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	43da      	mvns	r2, r3
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	401a      	ands	r2, r3
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	fa01 f303 	lsl.w	r3, r1, r3
 80024f2:	43d9      	mvns	r1, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f8:	4313      	orrs	r3, r2
         );
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3724      	adds	r7, #36	; 0x24
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr

08002506 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b082      	sub	sp, #8
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7ff ff4c 	bl	80023ac <__NVIC_SetPriorityGrouping>
}
 8002514:	bf00      	nop
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	607a      	str	r2, [r7, #4]
 8002528:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800252a:	2300      	movs	r3, #0
 800252c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800252e:	f7ff ff61 	bl	80023f4 <__NVIC_GetPriorityGrouping>
 8002532:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	68b9      	ldr	r1, [r7, #8]
 8002538:	6978      	ldr	r0, [r7, #20]
 800253a:	f7ff ffb1 	bl	80024a0 <NVIC_EncodePriority>
 800253e:	4602      	mov	r2, r0
 8002540:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002544:	4611      	mov	r1, r2
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff ff80 	bl	800244c <__NVIC_SetPriority>
}
 800254c:	bf00      	nop
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800255e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff ff54 	bl	8002410 <__NVIC_EnableIRQ>
}
 8002568:	bf00      	nop
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002570:	b480      	push	{r7}
 8002572:	b087      	sub	sp, #28
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800257a:	2300      	movs	r3, #0
 800257c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800257e:	e17f      	b.n	8002880 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	2101      	movs	r1, #1
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	fa01 f303 	lsl.w	r3, r1, r3
 800258c:	4013      	ands	r3, r2
 800258e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2b00      	cmp	r3, #0
 8002594:	f000 8171 	beq.w	800287a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d00b      	beq.n	80025b8 <HAL_GPIO_Init+0x48>
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d007      	beq.n	80025b8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025ac:	2b11      	cmp	r3, #17
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	2b12      	cmp	r3, #18
 80025b6:	d130      	bne.n	800261a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	2203      	movs	r2, #3
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	43db      	mvns	r3, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4013      	ands	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	68da      	ldr	r2, [r3, #12]
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	4313      	orrs	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025ee:	2201      	movs	r2, #1
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	43db      	mvns	r3, r3
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	4013      	ands	r3, r2
 80025fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	091b      	lsrs	r3, r3, #4
 8002604:	f003 0201 	and.w	r2, r3, #1
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	4313      	orrs	r3, r2
 8002612:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	2b03      	cmp	r3, #3
 8002624:	d118      	bne.n	8002658 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800262c:	2201      	movs	r2, #1
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	43db      	mvns	r3, r3
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	08db      	lsrs	r3, r3, #3
 8002642:	f003 0201 	and.w	r2, r3, #1
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	4313      	orrs	r3, r2
 8002650:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	2203      	movs	r2, #3
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	4013      	ands	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	689a      	ldr	r2, [r3, #8]
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	4313      	orrs	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b02      	cmp	r3, #2
 800268e:	d003      	beq.n	8002698 <HAL_GPIO_Init+0x128>
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	2b12      	cmp	r3, #18
 8002696:	d123      	bne.n	80026e0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	08da      	lsrs	r2, r3, #3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	3208      	adds	r2, #8
 80026a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	f003 0307 	and.w	r3, r3, #7
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	220f      	movs	r2, #15
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	43db      	mvns	r3, r3
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	4013      	ands	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	691a      	ldr	r2, [r3, #16]
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	f003 0307 	and.w	r3, r3, #7
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	08da      	lsrs	r2, r3, #3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	3208      	adds	r2, #8
 80026da:	6939      	ldr	r1, [r7, #16]
 80026dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	2203      	movs	r2, #3
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4013      	ands	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f003 0203 	and.w	r2, r3, #3
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271c:	2b00      	cmp	r3, #0
 800271e:	f000 80ac 	beq.w	800287a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002722:	4b5f      	ldr	r3, [pc, #380]	; (80028a0 <HAL_GPIO_Init+0x330>)
 8002724:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002726:	4a5e      	ldr	r2, [pc, #376]	; (80028a0 <HAL_GPIO_Init+0x330>)
 8002728:	f043 0301 	orr.w	r3, r3, #1
 800272c:	6613      	str	r3, [r2, #96]	; 0x60
 800272e:	4b5c      	ldr	r3, [pc, #368]	; (80028a0 <HAL_GPIO_Init+0x330>)
 8002730:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	60bb      	str	r3, [r7, #8]
 8002738:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800273a:	4a5a      	ldr	r2, [pc, #360]	; (80028a4 <HAL_GPIO_Init+0x334>)
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	089b      	lsrs	r3, r3, #2
 8002740:	3302      	adds	r3, #2
 8002742:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002746:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	f003 0303 	and.w	r3, r3, #3
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	220f      	movs	r2, #15
 8002752:	fa02 f303 	lsl.w	r3, r2, r3
 8002756:	43db      	mvns	r3, r3
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	4013      	ands	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002764:	d025      	beq.n	80027b2 <HAL_GPIO_Init+0x242>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a4f      	ldr	r2, [pc, #316]	; (80028a8 <HAL_GPIO_Init+0x338>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d01f      	beq.n	80027ae <HAL_GPIO_Init+0x23e>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a4e      	ldr	r2, [pc, #312]	; (80028ac <HAL_GPIO_Init+0x33c>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d019      	beq.n	80027aa <HAL_GPIO_Init+0x23a>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a4d      	ldr	r2, [pc, #308]	; (80028b0 <HAL_GPIO_Init+0x340>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d013      	beq.n	80027a6 <HAL_GPIO_Init+0x236>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a4c      	ldr	r2, [pc, #304]	; (80028b4 <HAL_GPIO_Init+0x344>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d00d      	beq.n	80027a2 <HAL_GPIO_Init+0x232>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a4b      	ldr	r2, [pc, #300]	; (80028b8 <HAL_GPIO_Init+0x348>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d007      	beq.n	800279e <HAL_GPIO_Init+0x22e>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a4a      	ldr	r2, [pc, #296]	; (80028bc <HAL_GPIO_Init+0x34c>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d101      	bne.n	800279a <HAL_GPIO_Init+0x22a>
 8002796:	2306      	movs	r3, #6
 8002798:	e00c      	b.n	80027b4 <HAL_GPIO_Init+0x244>
 800279a:	2307      	movs	r3, #7
 800279c:	e00a      	b.n	80027b4 <HAL_GPIO_Init+0x244>
 800279e:	2305      	movs	r3, #5
 80027a0:	e008      	b.n	80027b4 <HAL_GPIO_Init+0x244>
 80027a2:	2304      	movs	r3, #4
 80027a4:	e006      	b.n	80027b4 <HAL_GPIO_Init+0x244>
 80027a6:	2303      	movs	r3, #3
 80027a8:	e004      	b.n	80027b4 <HAL_GPIO_Init+0x244>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e002      	b.n	80027b4 <HAL_GPIO_Init+0x244>
 80027ae:	2301      	movs	r3, #1
 80027b0:	e000      	b.n	80027b4 <HAL_GPIO_Init+0x244>
 80027b2:	2300      	movs	r3, #0
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	f002 0203 	and.w	r2, r2, #3
 80027ba:	0092      	lsls	r2, r2, #2
 80027bc:	4093      	lsls	r3, r2
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027c4:	4937      	ldr	r1, [pc, #220]	; (80028a4 <HAL_GPIO_Init+0x334>)
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	089b      	lsrs	r3, r3, #2
 80027ca:	3302      	adds	r3, #2
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80027d2:	4b3b      	ldr	r3, [pc, #236]	; (80028c0 <HAL_GPIO_Init+0x350>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	43db      	mvns	r3, r3
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	4013      	ands	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d003      	beq.n	80027f6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027f6:	4a32      	ldr	r2, [pc, #200]	; (80028c0 <HAL_GPIO_Init+0x350>)
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80027fc:	4b30      	ldr	r3, [pc, #192]	; (80028c0 <HAL_GPIO_Init+0x350>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	43db      	mvns	r3, r3
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	4013      	ands	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002820:	4a27      	ldr	r2, [pc, #156]	; (80028c0 <HAL_GPIO_Init+0x350>)
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002826:	4b26      	ldr	r3, [pc, #152]	; (80028c0 <HAL_GPIO_Init+0x350>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	43db      	mvns	r3, r3
 8002830:	693a      	ldr	r2, [r7, #16]
 8002832:	4013      	ands	r3, r2
 8002834:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4313      	orrs	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800284a:	4a1d      	ldr	r2, [pc, #116]	; (80028c0 <HAL_GPIO_Init+0x350>)
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002850:	4b1b      	ldr	r3, [pc, #108]	; (80028c0 <HAL_GPIO_Init+0x350>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	43db      	mvns	r3, r3
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	4013      	ands	r3, r2
 800285e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d003      	beq.n	8002874 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	4313      	orrs	r3, r2
 8002872:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002874:	4a12      	ldr	r2, [pc, #72]	; (80028c0 <HAL_GPIO_Init+0x350>)
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	3301      	adds	r3, #1
 800287e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	fa22 f303 	lsr.w	r3, r2, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	f47f ae78 	bne.w	8002580 <HAL_GPIO_Init+0x10>
  }
}
 8002890:	bf00      	nop
 8002892:	bf00      	nop
 8002894:	371c      	adds	r7, #28
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	40021000 	.word	0x40021000
 80028a4:	40010000 	.word	0x40010000
 80028a8:	48000400 	.word	0x48000400
 80028ac:	48000800 	.word	0x48000800
 80028b0:	48000c00 	.word	0x48000c00
 80028b4:	48001000 	.word	0x48001000
 80028b8:	48001400 	.word	0x48001400
 80028bc:	48001800 	.word	0x48001800
 80028c0:	40010400 	.word	0x40010400

080028c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80028c8:	4b04      	ldr	r3, [pc, #16]	; (80028dc <HAL_PWREx_GetVoltageRange+0x18>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	40007000 	.word	0x40007000

080028e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028ee:	d130      	bne.n	8002952 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80028f0:	4b23      	ldr	r3, [pc, #140]	; (8002980 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028fc:	d038      	beq.n	8002970 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028fe:	4b20      	ldr	r3, [pc, #128]	; (8002980 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002906:	4a1e      	ldr	r2, [pc, #120]	; (8002980 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002908:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800290c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800290e:	4b1d      	ldr	r3, [pc, #116]	; (8002984 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2232      	movs	r2, #50	; 0x32
 8002914:	fb02 f303 	mul.w	r3, r2, r3
 8002918:	4a1b      	ldr	r2, [pc, #108]	; (8002988 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800291a:	fba2 2303 	umull	r2, r3, r2, r3
 800291e:	0c9b      	lsrs	r3, r3, #18
 8002920:	3301      	adds	r3, #1
 8002922:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002924:	e002      	b.n	800292c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	3b01      	subs	r3, #1
 800292a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800292c:	4b14      	ldr	r3, [pc, #80]	; (8002980 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002934:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002938:	d102      	bne.n	8002940 <HAL_PWREx_ControlVoltageScaling+0x60>
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d1f2      	bne.n	8002926 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002940:	4b0f      	ldr	r3, [pc, #60]	; (8002980 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002948:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800294c:	d110      	bne.n	8002970 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e00f      	b.n	8002972 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002952:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800295a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800295e:	d007      	beq.n	8002970 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002960:	4b07      	ldr	r3, [pc, #28]	; (8002980 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002968:	4a05      	ldr	r2, [pc, #20]	; (8002980 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800296a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800296e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3714      	adds	r7, #20
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	40007000 	.word	0x40007000
 8002984:	20000000 	.word	0x20000000
 8002988:	431bde83 	.word	0x431bde83

0800298c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b088      	sub	sp, #32
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e3d4      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800299e:	4ba1      	ldr	r3, [pc, #644]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 030c 	and.w	r3, r3, #12
 80029a6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029a8:	4b9e      	ldr	r3, [pc, #632]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	f003 0303 	and.w	r3, r3, #3
 80029b0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0310 	and.w	r3, r3, #16
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f000 80e4 	beq.w	8002b88 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d007      	beq.n	80029d6 <HAL_RCC_OscConfig+0x4a>
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	2b0c      	cmp	r3, #12
 80029ca:	f040 808b 	bne.w	8002ae4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	f040 8087 	bne.w	8002ae4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029d6:	4b93      	ldr	r3, [pc, #588]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d005      	beq.n	80029ee <HAL_RCC_OscConfig+0x62>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e3ac      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a1a      	ldr	r2, [r3, #32]
 80029f2:	4b8c      	ldr	r3, [pc, #560]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d004      	beq.n	8002a08 <HAL_RCC_OscConfig+0x7c>
 80029fe:	4b89      	ldr	r3, [pc, #548]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a06:	e005      	b.n	8002a14 <HAL_RCC_OscConfig+0x88>
 8002a08:	4b86      	ldr	r3, [pc, #536]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a0e:	091b      	lsrs	r3, r3, #4
 8002a10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d223      	bcs.n	8002a60 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f000 fd73 	bl	8003508 <RCC_SetFlashLatencyFromMSIRange>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e38d      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a2c:	4b7d      	ldr	r3, [pc, #500]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a7c      	ldr	r2, [pc, #496]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a32:	f043 0308 	orr.w	r3, r3, #8
 8002a36:	6013      	str	r3, [r2, #0]
 8002a38:	4b7a      	ldr	r3, [pc, #488]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a1b      	ldr	r3, [r3, #32]
 8002a44:	4977      	ldr	r1, [pc, #476]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a46:	4313      	orrs	r3, r2
 8002a48:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a4a:	4b76      	ldr	r3, [pc, #472]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	021b      	lsls	r3, r3, #8
 8002a58:	4972      	ldr	r1, [pc, #456]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	604b      	str	r3, [r1, #4]
 8002a5e:	e025      	b.n	8002aac <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a60:	4b70      	ldr	r3, [pc, #448]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a6f      	ldr	r2, [pc, #444]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a66:	f043 0308 	orr.w	r3, r3, #8
 8002a6a:	6013      	str	r3, [r2, #0]
 8002a6c:	4b6d      	ldr	r3, [pc, #436]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	496a      	ldr	r1, [pc, #424]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a7e:	4b69      	ldr	r3, [pc, #420]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	021b      	lsls	r3, r3, #8
 8002a8c:	4965      	ldr	r1, [pc, #404]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d109      	bne.n	8002aac <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f000 fd33 	bl	8003508 <RCC_SetFlashLatencyFromMSIRange>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e34d      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002aac:	f000 fc36 	bl	800331c <HAL_RCC_GetSysClockFreq>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	4b5c      	ldr	r3, [pc, #368]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	091b      	lsrs	r3, r3, #4
 8002ab8:	f003 030f 	and.w	r3, r3, #15
 8002abc:	495a      	ldr	r1, [pc, #360]	; (8002c28 <HAL_RCC_OscConfig+0x29c>)
 8002abe:	5ccb      	ldrb	r3, [r1, r3]
 8002ac0:	f003 031f 	and.w	r3, r3, #31
 8002ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ac8:	4a58      	ldr	r2, [pc, #352]	; (8002c2c <HAL_RCC_OscConfig+0x2a0>)
 8002aca:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002acc:	4b58      	ldr	r3, [pc, #352]	; (8002c30 <HAL_RCC_OscConfig+0x2a4>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fe f8b3 	bl	8000c3c <HAL_InitTick>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ada:	7bfb      	ldrb	r3, [r7, #15]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d052      	beq.n	8002b86 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002ae0:	7bfb      	ldrb	r3, [r7, #15]
 8002ae2:	e331      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d032      	beq.n	8002b52 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002aec:	4b4d      	ldr	r3, [pc, #308]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a4c      	ldr	r2, [pc, #304]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002af2:	f043 0301 	orr.w	r3, r3, #1
 8002af6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002af8:	f7fe fa4a 	bl	8000f90 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b00:	f7fe fa46 	bl	8000f90 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e31a      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b12:	4b44      	ldr	r3, [pc, #272]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d0f0      	beq.n	8002b00 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b1e:	4b41      	ldr	r3, [pc, #260]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a40      	ldr	r2, [pc, #256]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002b24:	f043 0308 	orr.w	r3, r3, #8
 8002b28:	6013      	str	r3, [r2, #0]
 8002b2a:	4b3e      	ldr	r3, [pc, #248]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a1b      	ldr	r3, [r3, #32]
 8002b36:	493b      	ldr	r1, [pc, #236]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b3c:	4b39      	ldr	r3, [pc, #228]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	69db      	ldr	r3, [r3, #28]
 8002b48:	021b      	lsls	r3, r3, #8
 8002b4a:	4936      	ldr	r1, [pc, #216]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	604b      	str	r3, [r1, #4]
 8002b50:	e01a      	b.n	8002b88 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b52:	4b34      	ldr	r3, [pc, #208]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a33      	ldr	r2, [pc, #204]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002b58:	f023 0301 	bic.w	r3, r3, #1
 8002b5c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b5e:	f7fe fa17 	bl	8000f90 <HAL_GetTick>
 8002b62:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b64:	e008      	b.n	8002b78 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b66:	f7fe fa13 	bl	8000f90 <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d901      	bls.n	8002b78 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002b74:	2303      	movs	r3, #3
 8002b76:	e2e7      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b78:	4b2a      	ldr	r3, [pc, #168]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0302 	and.w	r3, r3, #2
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1f0      	bne.n	8002b66 <HAL_RCC_OscConfig+0x1da>
 8002b84:	e000      	b.n	8002b88 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b86:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d074      	beq.n	8002c7e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	2b08      	cmp	r3, #8
 8002b98:	d005      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x21a>
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	2b0c      	cmp	r3, #12
 8002b9e:	d10e      	bne.n	8002bbe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	2b03      	cmp	r3, #3
 8002ba4:	d10b      	bne.n	8002bbe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ba6:	4b1f      	ldr	r3, [pc, #124]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d064      	beq.n	8002c7c <HAL_RCC_OscConfig+0x2f0>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d160      	bne.n	8002c7c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e2c4      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bc6:	d106      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x24a>
 8002bc8:	4b16      	ldr	r3, [pc, #88]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a15      	ldr	r2, [pc, #84]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002bce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bd2:	6013      	str	r3, [r2, #0]
 8002bd4:	e01d      	b.n	8002c12 <HAL_RCC_OscConfig+0x286>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bde:	d10c      	bne.n	8002bfa <HAL_RCC_OscConfig+0x26e>
 8002be0:	4b10      	ldr	r3, [pc, #64]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a0f      	ldr	r2, [pc, #60]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002be6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bea:	6013      	str	r3, [r2, #0]
 8002bec:	4b0d      	ldr	r3, [pc, #52]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a0c      	ldr	r2, [pc, #48]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002bf2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bf6:	6013      	str	r3, [r2, #0]
 8002bf8:	e00b      	b.n	8002c12 <HAL_RCC_OscConfig+0x286>
 8002bfa:	4b0a      	ldr	r3, [pc, #40]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a09      	ldr	r2, [pc, #36]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002c00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c04:	6013      	str	r3, [r2, #0]
 8002c06:	4b07      	ldr	r3, [pc, #28]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a06      	ldr	r2, [pc, #24]	; (8002c24 <HAL_RCC_OscConfig+0x298>)
 8002c0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c10:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d01c      	beq.n	8002c54 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1a:	f7fe f9b9 	bl	8000f90 <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c20:	e011      	b.n	8002c46 <HAL_RCC_OscConfig+0x2ba>
 8002c22:	bf00      	nop
 8002c24:	40021000 	.word	0x40021000
 8002c28:	080093d4 	.word	0x080093d4
 8002c2c:	20000000 	.word	0x20000000
 8002c30:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c34:	f7fe f9ac 	bl	8000f90 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b64      	cmp	r3, #100	; 0x64
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e280      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c46:	4baf      	ldr	r3, [pc, #700]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d0f0      	beq.n	8002c34 <HAL_RCC_OscConfig+0x2a8>
 8002c52:	e014      	b.n	8002c7e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c54:	f7fe f99c 	bl	8000f90 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c5c:	f7fe f998 	bl	8000f90 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b64      	cmp	r3, #100	; 0x64
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e26c      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c6e:	4ba5      	ldr	r3, [pc, #660]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1f0      	bne.n	8002c5c <HAL_RCC_OscConfig+0x2d0>
 8002c7a:	e000      	b.n	8002c7e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d060      	beq.n	8002d4c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	2b04      	cmp	r3, #4
 8002c8e:	d005      	beq.n	8002c9c <HAL_RCC_OscConfig+0x310>
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	2b0c      	cmp	r3, #12
 8002c94:	d119      	bne.n	8002cca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d116      	bne.n	8002cca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c9c:	4b99      	ldr	r3, [pc, #612]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d005      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x328>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e249      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cb4:	4b93      	ldr	r3, [pc, #588]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	061b      	lsls	r3, r3, #24
 8002cc2:	4990      	ldr	r1, [pc, #576]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cc8:	e040      	b.n	8002d4c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d023      	beq.n	8002d1a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cd2:	4b8c      	ldr	r3, [pc, #560]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a8b      	ldr	r2, [pc, #556]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002cd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cde:	f7fe f957 	bl	8000f90 <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ce6:	f7fe f953 	bl	8000f90 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e227      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cf8:	4b82      	ldr	r3, [pc, #520]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d0f0      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d04:	4b7f      	ldr	r3, [pc, #508]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	691b      	ldr	r3, [r3, #16]
 8002d10:	061b      	lsls	r3, r3, #24
 8002d12:	497c      	ldr	r1, [pc, #496]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	604b      	str	r3, [r1, #4]
 8002d18:	e018      	b.n	8002d4c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d1a:	4b7a      	ldr	r3, [pc, #488]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a79      	ldr	r2, [pc, #484]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002d20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d26:	f7fe f933 	bl	8000f90 <HAL_GetTick>
 8002d2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d2c:	e008      	b.n	8002d40 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d2e:	f7fe f92f 	bl	8000f90 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e203      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d40:	4b70      	ldr	r3, [pc, #448]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1f0      	bne.n	8002d2e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d03c      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d01c      	beq.n	8002d9a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d60:	4b68      	ldr	r3, [pc, #416]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002d62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d66:	4a67      	ldr	r2, [pc, #412]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002d68:	f043 0301 	orr.w	r3, r3, #1
 8002d6c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d70:	f7fe f90e 	bl	8000f90 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d76:	e008      	b.n	8002d8a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d78:	f7fe f90a 	bl	8000f90 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e1de      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d8a:	4b5e      	ldr	r3, [pc, #376]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0ef      	beq.n	8002d78 <HAL_RCC_OscConfig+0x3ec>
 8002d98:	e01b      	b.n	8002dd2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d9a:	4b5a      	ldr	r3, [pc, #360]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002d9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002da0:	4a58      	ldr	r2, [pc, #352]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002da2:	f023 0301 	bic.w	r3, r3, #1
 8002da6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002daa:	f7fe f8f1 	bl	8000f90 <HAL_GetTick>
 8002dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002db0:	e008      	b.n	8002dc4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002db2:	f7fe f8ed 	bl	8000f90 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e1c1      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002dc4:	4b4f      	ldr	r3, [pc, #316]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002dc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1ef      	bne.n	8002db2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0304 	and.w	r3, r3, #4
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	f000 80a6 	beq.w	8002f2c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002de0:	2300      	movs	r3, #0
 8002de2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002de4:	4b47      	ldr	r3, [pc, #284]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002de6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002de8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10d      	bne.n	8002e0c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002df0:	4b44      	ldr	r3, [pc, #272]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002df4:	4a43      	ldr	r2, [pc, #268]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002df6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dfa:	6593      	str	r3, [r2, #88]	; 0x58
 8002dfc:	4b41      	ldr	r3, [pc, #260]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002dfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e0c:	4b3e      	ldr	r3, [pc, #248]	; (8002f08 <HAL_RCC_OscConfig+0x57c>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d118      	bne.n	8002e4a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e18:	4b3b      	ldr	r3, [pc, #236]	; (8002f08 <HAL_RCC_OscConfig+0x57c>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a3a      	ldr	r2, [pc, #232]	; (8002f08 <HAL_RCC_OscConfig+0x57c>)
 8002e1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e22:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e24:	f7fe f8b4 	bl	8000f90 <HAL_GetTick>
 8002e28:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e2a:	e008      	b.n	8002e3e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e2c:	f7fe f8b0 	bl	8000f90 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e184      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e3e:	4b32      	ldr	r3, [pc, #200]	; (8002f08 <HAL_RCC_OscConfig+0x57c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d0f0      	beq.n	8002e2c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d108      	bne.n	8002e64 <HAL_RCC_OscConfig+0x4d8>
 8002e52:	4b2c      	ldr	r3, [pc, #176]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e58:	4a2a      	ldr	r2, [pc, #168]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002e5a:	f043 0301 	orr.w	r3, r3, #1
 8002e5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e62:	e024      	b.n	8002eae <HAL_RCC_OscConfig+0x522>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	2b05      	cmp	r3, #5
 8002e6a:	d110      	bne.n	8002e8e <HAL_RCC_OscConfig+0x502>
 8002e6c:	4b25      	ldr	r3, [pc, #148]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e72:	4a24      	ldr	r2, [pc, #144]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002e74:	f043 0304 	orr.w	r3, r3, #4
 8002e78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e7c:	4b21      	ldr	r3, [pc, #132]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e82:	4a20      	ldr	r2, [pc, #128]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e8c:	e00f      	b.n	8002eae <HAL_RCC_OscConfig+0x522>
 8002e8e:	4b1d      	ldr	r3, [pc, #116]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e94:	4a1b      	ldr	r2, [pc, #108]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002e96:	f023 0301 	bic.w	r3, r3, #1
 8002e9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e9e:	4b19      	ldr	r3, [pc, #100]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea4:	4a17      	ldr	r2, [pc, #92]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002ea6:	f023 0304 	bic.w	r3, r3, #4
 8002eaa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d016      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb6:	f7fe f86b 	bl	8000f90 <HAL_GetTick>
 8002eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ebc:	e00a      	b.n	8002ed4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ebe:	f7fe f867 	bl	8000f90 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d901      	bls.n	8002ed4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e139      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ed4:	4b0b      	ldr	r3, [pc, #44]	; (8002f04 <HAL_RCC_OscConfig+0x578>)
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d0ed      	beq.n	8002ebe <HAL_RCC_OscConfig+0x532>
 8002ee2:	e01a      	b.n	8002f1a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ee4:	f7fe f854 	bl	8000f90 <HAL_GetTick>
 8002ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002eea:	e00f      	b.n	8002f0c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eec:	f7fe f850 	bl	8000f90 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d906      	bls.n	8002f0c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e122      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
 8002f02:	bf00      	nop
 8002f04:	40021000 	.word	0x40021000
 8002f08:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f0c:	4b90      	ldr	r3, [pc, #576]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8002f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1e8      	bne.n	8002eec <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f1a:	7ffb      	ldrb	r3, [r7, #31]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d105      	bne.n	8002f2c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f20:	4b8b      	ldr	r3, [pc, #556]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8002f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f24:	4a8a      	ldr	r2, [pc, #552]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8002f26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f2a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f000 8108 	beq.w	8003146 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	f040 80d0 	bne.w	80030e0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002f40:	4b83      	ldr	r3, [pc, #524]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f003 0203 	and.w	r2, r3, #3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d130      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d127      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f70:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d11f      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f80:	2a07      	cmp	r2, #7
 8002f82:	bf14      	ite	ne
 8002f84:	2201      	movne	r2, #1
 8002f86:	2200      	moveq	r2, #0
 8002f88:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d113      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f98:	085b      	lsrs	r3, r3, #1
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d109      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fac:	085b      	lsrs	r3, r3, #1
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d06e      	beq.n	8003094 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	2b0c      	cmp	r3, #12
 8002fba:	d069      	beq.n	8003090 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002fbc:	4b64      	ldr	r3, [pc, #400]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d105      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002fc8:	4b61      	ldr	r3, [pc, #388]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e0b7      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002fd8:	4b5d      	ldr	r3, [pc, #372]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a5c      	ldr	r2, [pc, #368]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8002fde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fe2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fe4:	f7fd ffd4 	bl	8000f90 <HAL_GetTick>
 8002fe8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fec:	f7fd ffd0 	bl	8000f90 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e0a4      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ffe:	4b54      	ldr	r3, [pc, #336]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1f0      	bne.n	8002fec <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800300a:	4b51      	ldr	r3, [pc, #324]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 800300c:	68da      	ldr	r2, [r3, #12]
 800300e:	4b51      	ldr	r3, [pc, #324]	; (8003154 <HAL_RCC_OscConfig+0x7c8>)
 8003010:	4013      	ands	r3, r2
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800301a:	3a01      	subs	r2, #1
 800301c:	0112      	lsls	r2, r2, #4
 800301e:	4311      	orrs	r1, r2
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003024:	0212      	lsls	r2, r2, #8
 8003026:	4311      	orrs	r1, r2
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800302c:	0852      	lsrs	r2, r2, #1
 800302e:	3a01      	subs	r2, #1
 8003030:	0552      	lsls	r2, r2, #21
 8003032:	4311      	orrs	r1, r2
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003038:	0852      	lsrs	r2, r2, #1
 800303a:	3a01      	subs	r2, #1
 800303c:	0652      	lsls	r2, r2, #25
 800303e:	4311      	orrs	r1, r2
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003044:	0912      	lsrs	r2, r2, #4
 8003046:	0452      	lsls	r2, r2, #17
 8003048:	430a      	orrs	r2, r1
 800304a:	4941      	ldr	r1, [pc, #260]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 800304c:	4313      	orrs	r3, r2
 800304e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003050:	4b3f      	ldr	r3, [pc, #252]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a3e      	ldr	r2, [pc, #248]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8003056:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800305a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800305c:	4b3c      	ldr	r3, [pc, #240]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	4a3b      	ldr	r2, [pc, #236]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8003062:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003066:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003068:	f7fd ff92 	bl	8000f90 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003070:	f7fd ff8e 	bl	8000f90 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e062      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003082:	4b33      	ldr	r3, [pc, #204]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0f0      	beq.n	8003070 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800308e:	e05a      	b.n	8003146 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e059      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003094:	4b2e      	ldr	r3, [pc, #184]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d152      	bne.n	8003146 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80030a0:	4b2b      	ldr	r3, [pc, #172]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a2a      	ldr	r2, [pc, #168]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 80030a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030aa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030ac:	4b28      	ldr	r3, [pc, #160]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	4a27      	ldr	r2, [pc, #156]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 80030b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030b6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030b8:	f7fd ff6a 	bl	8000f90 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030c0:	f7fd ff66 	bl	8000f90 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e03a      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030d2:	4b1f      	ldr	r3, [pc, #124]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d0f0      	beq.n	80030c0 <HAL_RCC_OscConfig+0x734>
 80030de:	e032      	b.n	8003146 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	2b0c      	cmp	r3, #12
 80030e4:	d02d      	beq.n	8003142 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030e6:	4b1a      	ldr	r3, [pc, #104]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a19      	ldr	r2, [pc, #100]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 80030ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030f0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80030f2:	4b17      	ldr	r3, [pc, #92]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d105      	bne.n	800310a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80030fe:	4b14      	ldr	r3, [pc, #80]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	4a13      	ldr	r2, [pc, #76]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8003104:	f023 0303 	bic.w	r3, r3, #3
 8003108:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800310a:	4b11      	ldr	r3, [pc, #68]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	4a10      	ldr	r2, [pc, #64]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8003110:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003114:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003118:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311a:	f7fd ff39 	bl	8000f90 <HAL_GetTick>
 800311e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003120:	e008      	b.n	8003134 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003122:	f7fd ff35 	bl	8000f90 <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d901      	bls.n	8003134 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e009      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003134:	4b06      	ldr	r3, [pc, #24]	; (8003150 <HAL_RCC_OscConfig+0x7c4>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d1f0      	bne.n	8003122 <HAL_RCC_OscConfig+0x796>
 8003140:	e001      	b.n	8003146 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e000      	b.n	8003148 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3720      	adds	r7, #32
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}
 8003150:	40021000 	.word	0x40021000
 8003154:	f99d808c 	.word	0xf99d808c

08003158 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d101      	bne.n	800316c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e0c8      	b.n	80032fe <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800316c:	4b66      	ldr	r3, [pc, #408]	; (8003308 <HAL_RCC_ClockConfig+0x1b0>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	429a      	cmp	r2, r3
 8003178:	d910      	bls.n	800319c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800317a:	4b63      	ldr	r3, [pc, #396]	; (8003308 <HAL_RCC_ClockConfig+0x1b0>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f023 0207 	bic.w	r2, r3, #7
 8003182:	4961      	ldr	r1, [pc, #388]	; (8003308 <HAL_RCC_ClockConfig+0x1b0>)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	4313      	orrs	r3, r2
 8003188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800318a:	4b5f      	ldr	r3, [pc, #380]	; (8003308 <HAL_RCC_ClockConfig+0x1b0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0307 	and.w	r3, r3, #7
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	429a      	cmp	r2, r3
 8003196:	d001      	beq.n	800319c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e0b0      	b.n	80032fe <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0301 	and.w	r3, r3, #1
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d04c      	beq.n	8003242 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	2b03      	cmp	r3, #3
 80031ae:	d107      	bne.n	80031c0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031b0:	4b56      	ldr	r3, [pc, #344]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d121      	bne.n	8003200 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e09e      	b.n	80032fe <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d107      	bne.n	80031d8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031c8:	4b50      	ldr	r3, [pc, #320]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d115      	bne.n	8003200 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e092      	b.n	80032fe <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d107      	bne.n	80031f0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031e0:	4b4a      	ldr	r3, [pc, #296]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d109      	bne.n	8003200 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e086      	b.n	80032fe <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031f0:	4b46      	ldr	r3, [pc, #280]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e07e      	b.n	80032fe <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003200:	4b42      	ldr	r3, [pc, #264]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f023 0203 	bic.w	r2, r3, #3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	493f      	ldr	r1, [pc, #252]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 800320e:	4313      	orrs	r3, r2
 8003210:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003212:	f7fd febd 	bl	8000f90 <HAL_GetTick>
 8003216:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003218:	e00a      	b.n	8003230 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800321a:	f7fd feb9 	bl	8000f90 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	f241 3288 	movw	r2, #5000	; 0x1388
 8003228:	4293      	cmp	r3, r2
 800322a:	d901      	bls.n	8003230 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e066      	b.n	80032fe <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003230:	4b36      	ldr	r3, [pc, #216]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 020c 	and.w	r2, r3, #12
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	429a      	cmp	r2, r3
 8003240:	d1eb      	bne.n	800321a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d008      	beq.n	8003260 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800324e:	4b2f      	ldr	r3, [pc, #188]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	492c      	ldr	r1, [pc, #176]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 800325c:	4313      	orrs	r3, r2
 800325e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003260:	4b29      	ldr	r3, [pc, #164]	; (8003308 <HAL_RCC_ClockConfig+0x1b0>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0307 	and.w	r3, r3, #7
 8003268:	683a      	ldr	r2, [r7, #0]
 800326a:	429a      	cmp	r2, r3
 800326c:	d210      	bcs.n	8003290 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800326e:	4b26      	ldr	r3, [pc, #152]	; (8003308 <HAL_RCC_ClockConfig+0x1b0>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f023 0207 	bic.w	r2, r3, #7
 8003276:	4924      	ldr	r1, [pc, #144]	; (8003308 <HAL_RCC_ClockConfig+0x1b0>)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	4313      	orrs	r3, r2
 800327c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800327e:	4b22      	ldr	r3, [pc, #136]	; (8003308 <HAL_RCC_ClockConfig+0x1b0>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0307 	and.w	r3, r3, #7
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	429a      	cmp	r2, r3
 800328a:	d001      	beq.n	8003290 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e036      	b.n	80032fe <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	d008      	beq.n	80032ae <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800329c:	4b1b      	ldr	r3, [pc, #108]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	4918      	ldr	r1, [pc, #96]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d009      	beq.n	80032ce <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032ba:	4b14      	ldr	r3, [pc, #80]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	00db      	lsls	r3, r3, #3
 80032c8:	4910      	ldr	r1, [pc, #64]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032ce:	f000 f825 	bl	800331c <HAL_RCC_GetSysClockFreq>
 80032d2:	4602      	mov	r2, r0
 80032d4:	4b0d      	ldr	r3, [pc, #52]	; (800330c <HAL_RCC_ClockConfig+0x1b4>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	091b      	lsrs	r3, r3, #4
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	490c      	ldr	r1, [pc, #48]	; (8003310 <HAL_RCC_ClockConfig+0x1b8>)
 80032e0:	5ccb      	ldrb	r3, [r1, r3]
 80032e2:	f003 031f 	and.w	r3, r3, #31
 80032e6:	fa22 f303 	lsr.w	r3, r2, r3
 80032ea:	4a0a      	ldr	r2, [pc, #40]	; (8003314 <HAL_RCC_ClockConfig+0x1bc>)
 80032ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80032ee:	4b0a      	ldr	r3, [pc, #40]	; (8003318 <HAL_RCC_ClockConfig+0x1c0>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fd fca2 	bl	8000c3c <HAL_InitTick>
 80032f8:	4603      	mov	r3, r0
 80032fa:	72fb      	strb	r3, [r7, #11]

  return status;
 80032fc:	7afb      	ldrb	r3, [r7, #11]
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	40022000 	.word	0x40022000
 800330c:	40021000 	.word	0x40021000
 8003310:	080093d4 	.word	0x080093d4
 8003314:	20000000 	.word	0x20000000
 8003318:	20000004 	.word	0x20000004

0800331c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800331c:	b480      	push	{r7}
 800331e:	b089      	sub	sp, #36	; 0x24
 8003320:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003322:	2300      	movs	r3, #0
 8003324:	61fb      	str	r3, [r7, #28]
 8003326:	2300      	movs	r3, #0
 8003328:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800332a:	4b3e      	ldr	r3, [pc, #248]	; (8003424 <HAL_RCC_GetSysClockFreq+0x108>)
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f003 030c 	and.w	r3, r3, #12
 8003332:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003334:	4b3b      	ldr	r3, [pc, #236]	; (8003424 <HAL_RCC_GetSysClockFreq+0x108>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	f003 0303 	and.w	r3, r3, #3
 800333c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d005      	beq.n	8003350 <HAL_RCC_GetSysClockFreq+0x34>
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	2b0c      	cmp	r3, #12
 8003348:	d121      	bne.n	800338e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d11e      	bne.n	800338e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003350:	4b34      	ldr	r3, [pc, #208]	; (8003424 <HAL_RCC_GetSysClockFreq+0x108>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0308 	and.w	r3, r3, #8
 8003358:	2b00      	cmp	r3, #0
 800335a:	d107      	bne.n	800336c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800335c:	4b31      	ldr	r3, [pc, #196]	; (8003424 <HAL_RCC_GetSysClockFreq+0x108>)
 800335e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003362:	0a1b      	lsrs	r3, r3, #8
 8003364:	f003 030f 	and.w	r3, r3, #15
 8003368:	61fb      	str	r3, [r7, #28]
 800336a:	e005      	b.n	8003378 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800336c:	4b2d      	ldr	r3, [pc, #180]	; (8003424 <HAL_RCC_GetSysClockFreq+0x108>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	091b      	lsrs	r3, r3, #4
 8003372:	f003 030f 	and.w	r3, r3, #15
 8003376:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003378:	4a2b      	ldr	r2, [pc, #172]	; (8003428 <HAL_RCC_GetSysClockFreq+0x10c>)
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003380:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10d      	bne.n	80033a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800338c:	e00a      	b.n	80033a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	2b04      	cmp	r3, #4
 8003392:	d102      	bne.n	800339a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003394:	4b25      	ldr	r3, [pc, #148]	; (800342c <HAL_RCC_GetSysClockFreq+0x110>)
 8003396:	61bb      	str	r3, [r7, #24]
 8003398:	e004      	b.n	80033a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	2b08      	cmp	r3, #8
 800339e:	d101      	bne.n	80033a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033a0:	4b23      	ldr	r3, [pc, #140]	; (8003430 <HAL_RCC_GetSysClockFreq+0x114>)
 80033a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	2b0c      	cmp	r3, #12
 80033a8:	d134      	bne.n	8003414 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033aa:	4b1e      	ldr	r3, [pc, #120]	; (8003424 <HAL_RCC_GetSysClockFreq+0x108>)
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	f003 0303 	and.w	r3, r3, #3
 80033b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d003      	beq.n	80033c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	2b03      	cmp	r3, #3
 80033be:	d003      	beq.n	80033c8 <HAL_RCC_GetSysClockFreq+0xac>
 80033c0:	e005      	b.n	80033ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80033c2:	4b1a      	ldr	r3, [pc, #104]	; (800342c <HAL_RCC_GetSysClockFreq+0x110>)
 80033c4:	617b      	str	r3, [r7, #20]
      break;
 80033c6:	e005      	b.n	80033d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80033c8:	4b19      	ldr	r3, [pc, #100]	; (8003430 <HAL_RCC_GetSysClockFreq+0x114>)
 80033ca:	617b      	str	r3, [r7, #20]
      break;
 80033cc:	e002      	b.n	80033d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	617b      	str	r3, [r7, #20]
      break;
 80033d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033d4:	4b13      	ldr	r3, [pc, #76]	; (8003424 <HAL_RCC_GetSysClockFreq+0x108>)
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	091b      	lsrs	r3, r3, #4
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	3301      	adds	r3, #1
 80033e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033e2:	4b10      	ldr	r3, [pc, #64]	; (8003424 <HAL_RCC_GetSysClockFreq+0x108>)
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	0a1b      	lsrs	r3, r3, #8
 80033e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	fb02 f203 	mul.w	r2, r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033fa:	4b0a      	ldr	r3, [pc, #40]	; (8003424 <HAL_RCC_GetSysClockFreq+0x108>)
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	0e5b      	lsrs	r3, r3, #25
 8003400:	f003 0303 	and.w	r3, r3, #3
 8003404:	3301      	adds	r3, #1
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003412:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003414:	69bb      	ldr	r3, [r7, #24]
}
 8003416:	4618      	mov	r0, r3
 8003418:	3724      	adds	r7, #36	; 0x24
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	40021000 	.word	0x40021000
 8003428:	080093ec 	.word	0x080093ec
 800342c:	00f42400 	.word	0x00f42400
 8003430:	007a1200 	.word	0x007a1200

08003434 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003438:	4b03      	ldr	r3, [pc, #12]	; (8003448 <HAL_RCC_GetHCLKFreq+0x14>)
 800343a:	681b      	ldr	r3, [r3, #0]
}
 800343c:	4618      	mov	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	20000000 	.word	0x20000000

0800344c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003450:	f7ff fff0 	bl	8003434 <HAL_RCC_GetHCLKFreq>
 8003454:	4602      	mov	r2, r0
 8003456:	4b06      	ldr	r3, [pc, #24]	; (8003470 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	0a1b      	lsrs	r3, r3, #8
 800345c:	f003 0307 	and.w	r3, r3, #7
 8003460:	4904      	ldr	r1, [pc, #16]	; (8003474 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003462:	5ccb      	ldrb	r3, [r1, r3]
 8003464:	f003 031f 	and.w	r3, r3, #31
 8003468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800346c:	4618      	mov	r0, r3
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40021000 	.word	0x40021000
 8003474:	080093e4 	.word	0x080093e4

08003478 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800347c:	f7ff ffda 	bl	8003434 <HAL_RCC_GetHCLKFreq>
 8003480:	4602      	mov	r2, r0
 8003482:	4b06      	ldr	r3, [pc, #24]	; (800349c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	0adb      	lsrs	r3, r3, #11
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	4904      	ldr	r1, [pc, #16]	; (80034a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800348e:	5ccb      	ldrb	r3, [r1, r3]
 8003490:	f003 031f 	and.w	r3, r3, #31
 8003494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003498:	4618      	mov	r0, r3
 800349a:	bd80      	pop	{r7, pc}
 800349c:	40021000 	.word	0x40021000
 80034a0:	080093e4 	.word	0x080093e4

080034a4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	220f      	movs	r2, #15
 80034b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80034b4:	4b12      	ldr	r3, [pc, #72]	; (8003500 <HAL_RCC_GetClockConfig+0x5c>)
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f003 0203 	and.w	r2, r3, #3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80034c0:	4b0f      	ldr	r3, [pc, #60]	; (8003500 <HAL_RCC_GetClockConfig+0x5c>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80034cc:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <HAL_RCC_GetClockConfig+0x5c>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80034d8:	4b09      	ldr	r3, [pc, #36]	; (8003500 <HAL_RCC_GetClockConfig+0x5c>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	08db      	lsrs	r3, r3, #3
 80034de:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80034e6:	4b07      	ldr	r3, [pc, #28]	; (8003504 <HAL_RCC_GetClockConfig+0x60>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0207 	and.w	r2, r3, #7
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	601a      	str	r2, [r3, #0]
}
 80034f2:	bf00      	nop
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	40021000 	.word	0x40021000
 8003504:	40022000 	.word	0x40022000

08003508 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003510:	2300      	movs	r3, #0
 8003512:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003514:	4b2a      	ldr	r3, [pc, #168]	; (80035c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d003      	beq.n	8003528 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003520:	f7ff f9d0 	bl	80028c4 <HAL_PWREx_GetVoltageRange>
 8003524:	6178      	str	r0, [r7, #20]
 8003526:	e014      	b.n	8003552 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003528:	4b25      	ldr	r3, [pc, #148]	; (80035c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800352a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352c:	4a24      	ldr	r2, [pc, #144]	; (80035c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800352e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003532:	6593      	str	r3, [r2, #88]	; 0x58
 8003534:	4b22      	ldr	r3, [pc, #136]	; (80035c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353c:	60fb      	str	r3, [r7, #12]
 800353e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003540:	f7ff f9c0 	bl	80028c4 <HAL_PWREx_GetVoltageRange>
 8003544:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003546:	4b1e      	ldr	r3, [pc, #120]	; (80035c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800354a:	4a1d      	ldr	r2, [pc, #116]	; (80035c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800354c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003550:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003558:	d10b      	bne.n	8003572 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2b80      	cmp	r3, #128	; 0x80
 800355e:	d919      	bls.n	8003594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2ba0      	cmp	r3, #160	; 0xa0
 8003564:	d902      	bls.n	800356c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003566:	2302      	movs	r3, #2
 8003568:	613b      	str	r3, [r7, #16]
 800356a:	e013      	b.n	8003594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800356c:	2301      	movs	r3, #1
 800356e:	613b      	str	r3, [r7, #16]
 8003570:	e010      	b.n	8003594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2b80      	cmp	r3, #128	; 0x80
 8003576:	d902      	bls.n	800357e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003578:	2303      	movs	r3, #3
 800357a:	613b      	str	r3, [r7, #16]
 800357c:	e00a      	b.n	8003594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2b80      	cmp	r3, #128	; 0x80
 8003582:	d102      	bne.n	800358a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003584:	2302      	movs	r3, #2
 8003586:	613b      	str	r3, [r7, #16]
 8003588:	e004      	b.n	8003594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b70      	cmp	r3, #112	; 0x70
 800358e:	d101      	bne.n	8003594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003590:	2301      	movs	r3, #1
 8003592:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003594:	4b0b      	ldr	r3, [pc, #44]	; (80035c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f023 0207 	bic.w	r2, r3, #7
 800359c:	4909      	ldr	r1, [pc, #36]	; (80035c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80035a4:	4b07      	ldr	r3, [pc, #28]	; (80035c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	693a      	ldr	r2, [r7, #16]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d001      	beq.n	80035b6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e000      	b.n	80035b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3718      	adds	r7, #24
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	40021000 	.word	0x40021000
 80035c4:	40022000 	.word	0x40022000

080035c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b086      	sub	sp, #24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80035d0:	2300      	movs	r3, #0
 80035d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035d4:	2300      	movs	r3, #0
 80035d6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d041      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035e8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80035ec:	d02a      	beq.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80035ee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80035f2:	d824      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80035f4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80035f8:	d008      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x44>
 80035fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80035fe:	d81e      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00a      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003604:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003608:	d010      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800360a:	e018      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800360c:	4b86      	ldr	r3, [pc, #536]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	4a85      	ldr	r2, [pc, #532]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003612:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003616:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003618:	e015      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	3304      	adds	r3, #4
 800361e:	2100      	movs	r1, #0
 8003620:	4618      	mov	r0, r3
 8003622:	f000 fabb 	bl	8003b9c <RCCEx_PLLSAI1_Config>
 8003626:	4603      	mov	r3, r0
 8003628:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800362a:	e00c      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3320      	adds	r3, #32
 8003630:	2100      	movs	r1, #0
 8003632:	4618      	mov	r0, r3
 8003634:	f000 fba6 	bl	8003d84 <RCCEx_PLLSAI2_Config>
 8003638:	4603      	mov	r3, r0
 800363a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800363c:	e003      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	74fb      	strb	r3, [r7, #19]
      break;
 8003642:	e000      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003644:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003646:	7cfb      	ldrb	r3, [r7, #19]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10b      	bne.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800364c:	4b76      	ldr	r3, [pc, #472]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003652:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800365a:	4973      	ldr	r1, [pc, #460]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003662:	e001      	b.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003664:	7cfb      	ldrb	r3, [r7, #19]
 8003666:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d041      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003678:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800367c:	d02a      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800367e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003682:	d824      	bhi.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003684:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003688:	d008      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800368a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800368e:	d81e      	bhi.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003690:	2b00      	cmp	r3, #0
 8003692:	d00a      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003694:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003698:	d010      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800369a:	e018      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800369c:	4b62      	ldr	r3, [pc, #392]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	4a61      	ldr	r2, [pc, #388]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036a6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036a8:	e015      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	3304      	adds	r3, #4
 80036ae:	2100      	movs	r1, #0
 80036b0:	4618      	mov	r0, r3
 80036b2:	f000 fa73 	bl	8003b9c <RCCEx_PLLSAI1_Config>
 80036b6:	4603      	mov	r3, r0
 80036b8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036ba:	e00c      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	3320      	adds	r3, #32
 80036c0:	2100      	movs	r1, #0
 80036c2:	4618      	mov	r0, r3
 80036c4:	f000 fb5e 	bl	8003d84 <RCCEx_PLLSAI2_Config>
 80036c8:	4603      	mov	r3, r0
 80036ca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036cc:	e003      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	74fb      	strb	r3, [r7, #19]
      break;
 80036d2:	e000      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80036d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036d6:	7cfb      	ldrb	r3, [r7, #19]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d10b      	bne.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80036dc:	4b52      	ldr	r3, [pc, #328]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036e2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80036ea:	494f      	ldr	r1, [pc, #316]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80036f2:	e001      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036f4:	7cfb      	ldrb	r3, [r7, #19]
 80036f6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003700:	2b00      	cmp	r3, #0
 8003702:	f000 80a0 	beq.w	8003846 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003706:	2300      	movs	r3, #0
 8003708:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800370a:	4b47      	ldr	r3, [pc, #284]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800370c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800370e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d101      	bne.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003716:	2301      	movs	r3, #1
 8003718:	e000      	b.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800371a:	2300      	movs	r3, #0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00d      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003720:	4b41      	ldr	r3, [pc, #260]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003724:	4a40      	ldr	r2, [pc, #256]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800372a:	6593      	str	r3, [r2, #88]	; 0x58
 800372c:	4b3e      	ldr	r3, [pc, #248]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800372e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003734:	60bb      	str	r3, [r7, #8]
 8003736:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003738:	2301      	movs	r3, #1
 800373a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800373c:	4b3b      	ldr	r3, [pc, #236]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a3a      	ldr	r2, [pc, #232]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003742:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003746:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003748:	f7fd fc22 	bl	8000f90 <HAL_GetTick>
 800374c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800374e:	e009      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003750:	f7fd fc1e 	bl	8000f90 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d902      	bls.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	74fb      	strb	r3, [r7, #19]
        break;
 8003762:	e005      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003764:	4b31      	ldr	r3, [pc, #196]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376c:	2b00      	cmp	r3, #0
 800376e:	d0ef      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003770:	7cfb      	ldrb	r3, [r7, #19]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d15c      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003776:	4b2c      	ldr	r3, [pc, #176]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003778:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800377c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003780:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d01f      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	429a      	cmp	r2, r3
 8003792:	d019      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003794:	4b24      	ldr	r3, [pc, #144]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800379a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800379e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037a0:	4b21      	ldr	r3, [pc, #132]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a6:	4a20      	ldr	r2, [pc, #128]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037b0:	4b1d      	ldr	r3, [pc, #116]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037b6:	4a1c      	ldr	r2, [pc, #112]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80037c0:	4a19      	ldr	r2, [pc, #100]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d016      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d2:	f7fd fbdd 	bl	8000f90 <HAL_GetTick>
 80037d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037d8:	e00b      	b.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037da:	f7fd fbd9 	bl	8000f90 <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d902      	bls.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	74fb      	strb	r3, [r7, #19]
            break;
 80037f0:	e006      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037f2:	4b0d      	ldr	r3, [pc, #52]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f8:	f003 0302 	and.w	r3, r3, #2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d0ec      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003800:	7cfb      	ldrb	r3, [r7, #19]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10c      	bne.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003806:	4b08      	ldr	r3, [pc, #32]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003808:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800380c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003816:	4904      	ldr	r1, [pc, #16]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003818:	4313      	orrs	r3, r2
 800381a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800381e:	e009      	b.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003820:	7cfb      	ldrb	r3, [r7, #19]
 8003822:	74bb      	strb	r3, [r7, #18]
 8003824:	e006      	b.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003826:	bf00      	nop
 8003828:	40021000 	.word	0x40021000
 800382c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003830:	7cfb      	ldrb	r3, [r7, #19]
 8003832:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003834:	7c7b      	ldrb	r3, [r7, #17]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d105      	bne.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800383a:	4b9e      	ldr	r3, [pc, #632]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800383e:	4a9d      	ldr	r2, [pc, #628]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003844:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00a      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003852:	4b98      	ldr	r3, [pc, #608]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003858:	f023 0203 	bic.w	r2, r3, #3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003860:	4994      	ldr	r1, [pc, #592]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003862:	4313      	orrs	r3, r2
 8003864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00a      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003874:	4b8f      	ldr	r3, [pc, #572]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800387a:	f023 020c 	bic.w	r2, r3, #12
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003882:	498c      	ldr	r1, [pc, #560]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003884:	4313      	orrs	r3, r2
 8003886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0304 	and.w	r3, r3, #4
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00a      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003896:	4b87      	ldr	r3, [pc, #540]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800389c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a4:	4983      	ldr	r1, [pc, #524]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0308 	and.w	r3, r3, #8
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00a      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80038b8:	4b7e      	ldr	r3, [pc, #504]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c6:	497b      	ldr	r1, [pc, #492]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0310 	and.w	r3, r3, #16
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00a      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80038da:	4b76      	ldr	r3, [pc, #472]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038e8:	4972      	ldr	r1, [pc, #456]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0320 	and.w	r3, r3, #32
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00a      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80038fc:	4b6d      	ldr	r3, [pc, #436]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003902:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800390a:	496a      	ldr	r1, [pc, #424]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800390c:	4313      	orrs	r3, r2
 800390e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00a      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800391e:	4b65      	ldr	r3, [pc, #404]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003924:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800392c:	4961      	ldr	r1, [pc, #388]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800392e:	4313      	orrs	r3, r2
 8003930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800393c:	2b00      	cmp	r3, #0
 800393e:	d00a      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003940:	4b5c      	ldr	r3, [pc, #368]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003946:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800394e:	4959      	ldr	r1, [pc, #356]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003950:	4313      	orrs	r3, r2
 8003952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00a      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003962:	4b54      	ldr	r3, [pc, #336]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003968:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003970:	4950      	ldr	r1, [pc, #320]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003972:	4313      	orrs	r3, r2
 8003974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00a      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003984:	4b4b      	ldr	r3, [pc, #300]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800398a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003992:	4948      	ldr	r1, [pc, #288]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003994:	4313      	orrs	r3, r2
 8003996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00a      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80039a6:	4b43      	ldr	r3, [pc, #268]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039b4:	493f      	ldr	r1, [pc, #252]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d028      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039c8:	4b3a      	ldr	r3, [pc, #232]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039d6:	4937      	ldr	r1, [pc, #220]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039e6:	d106      	bne.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039e8:	4b32      	ldr	r3, [pc, #200]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	4a31      	ldr	r2, [pc, #196]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039f2:	60d3      	str	r3, [r2, #12]
 80039f4:	e011      	b.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039fe:	d10c      	bne.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	3304      	adds	r3, #4
 8003a04:	2101      	movs	r1, #1
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 f8c8 	bl	8003b9c <RCCEx_PLLSAI1_Config>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a10:	7cfb      	ldrb	r3, [r7, #19]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003a16:	7cfb      	ldrb	r3, [r7, #19]
 8003a18:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d028      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a26:	4b23      	ldr	r3, [pc, #140]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a2c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a34:	491f      	ldr	r1, [pc, #124]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a44:	d106      	bne.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a46:	4b1b      	ldr	r3, [pc, #108]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	4a1a      	ldr	r2, [pc, #104]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a50:	60d3      	str	r3, [r2, #12]
 8003a52:	e011      	b.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a5c:	d10c      	bne.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	3304      	adds	r3, #4
 8003a62:	2101      	movs	r1, #1
 8003a64:	4618      	mov	r0, r3
 8003a66:	f000 f899 	bl	8003b9c <RCCEx_PLLSAI1_Config>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a6e:	7cfb      	ldrb	r3, [r7, #19]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003a74:	7cfb      	ldrb	r3, [r7, #19]
 8003a76:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d02b      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a84:	4b0b      	ldr	r3, [pc, #44]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a8a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a92:	4908      	ldr	r1, [pc, #32]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003aa2:	d109      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003aa4:	4b03      	ldr	r3, [pc, #12]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	4a02      	ldr	r2, [pc, #8]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003aae:	60d3      	str	r3, [r2, #12]
 8003ab0:	e014      	b.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003ab2:	bf00      	nop
 8003ab4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003abc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ac0:	d10c      	bne.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	3304      	adds	r3, #4
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f000 f867 	bl	8003b9c <RCCEx_PLLSAI1_Config>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ad2:	7cfb      	ldrb	r3, [r7, #19]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d001      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003ad8:	7cfb      	ldrb	r3, [r7, #19]
 8003ada:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d02f      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ae8:	4b2b      	ldr	r3, [pc, #172]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003af6:	4928      	ldr	r1, [pc, #160]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b06:	d10d      	bne.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	3304      	adds	r3, #4
 8003b0c:	2102      	movs	r1, #2
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 f844 	bl	8003b9c <RCCEx_PLLSAI1_Config>
 8003b14:	4603      	mov	r3, r0
 8003b16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b18:	7cfb      	ldrb	r3, [r7, #19]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d014      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b1e:	7cfb      	ldrb	r3, [r7, #19]
 8003b20:	74bb      	strb	r3, [r7, #18]
 8003b22:	e011      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b2c:	d10c      	bne.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	3320      	adds	r3, #32
 8003b32:	2102      	movs	r1, #2
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 f925 	bl	8003d84 <RCCEx_PLLSAI2_Config>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b3e:	7cfb      	ldrb	r3, [r7, #19]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b44:	7cfb      	ldrb	r3, [r7, #19]
 8003b46:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00a      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003b54:	4b10      	ldr	r3, [pc, #64]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b62:	490d      	ldr	r1, [pc, #52]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00b      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003b76:	4b08      	ldr	r3, [pc, #32]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b7c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b86:	4904      	ldr	r1, [pc, #16]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003b8e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3718      	adds	r7, #24
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	40021000 	.word	0x40021000

08003b9c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003baa:	4b75      	ldr	r3, [pc, #468]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	f003 0303 	and.w	r3, r3, #3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d018      	beq.n	8003be8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003bb6:	4b72      	ldr	r3, [pc, #456]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	f003 0203 	and.w	r2, r3, #3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d10d      	bne.n	8003be2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
       ||
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d009      	beq.n	8003be2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003bce:	4b6c      	ldr	r3, [pc, #432]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	091b      	lsrs	r3, r3, #4
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
       ||
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d047      	beq.n	8003c72 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	73fb      	strb	r3, [r7, #15]
 8003be6:	e044      	b.n	8003c72 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2b03      	cmp	r3, #3
 8003bee:	d018      	beq.n	8003c22 <RCCEx_PLLSAI1_Config+0x86>
 8003bf0:	2b03      	cmp	r3, #3
 8003bf2:	d825      	bhi.n	8003c40 <RCCEx_PLLSAI1_Config+0xa4>
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d002      	beq.n	8003bfe <RCCEx_PLLSAI1_Config+0x62>
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d009      	beq.n	8003c10 <RCCEx_PLLSAI1_Config+0x74>
 8003bfc:	e020      	b.n	8003c40 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bfe:	4b60      	ldr	r3, [pc, #384]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d11d      	bne.n	8003c46 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c0e:	e01a      	b.n	8003c46 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c10:	4b5b      	ldr	r3, [pc, #364]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d116      	bne.n	8003c4a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c20:	e013      	b.n	8003c4a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c22:	4b57      	ldr	r3, [pc, #348]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d10f      	bne.n	8003c4e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c2e:	4b54      	ldr	r3, [pc, #336]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d109      	bne.n	8003c4e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c3e:	e006      	b.n	8003c4e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	73fb      	strb	r3, [r7, #15]
      break;
 8003c44:	e004      	b.n	8003c50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c46:	bf00      	nop
 8003c48:	e002      	b.n	8003c50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c4a:	bf00      	nop
 8003c4c:	e000      	b.n	8003c50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c4e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c50:	7bfb      	ldrb	r3, [r7, #15]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10d      	bne.n	8003c72 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c56:	4b4a      	ldr	r3, [pc, #296]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6819      	ldr	r1, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	3b01      	subs	r3, #1
 8003c68:	011b      	lsls	r3, r3, #4
 8003c6a:	430b      	orrs	r3, r1
 8003c6c:	4944      	ldr	r1, [pc, #272]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c72:	7bfb      	ldrb	r3, [r7, #15]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d17d      	bne.n	8003d74 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c78:	4b41      	ldr	r3, [pc, #260]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a40      	ldr	r2, [pc, #256]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c7e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003c82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c84:	f7fd f984 	bl	8000f90 <HAL_GetTick>
 8003c88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c8a:	e009      	b.n	8003ca0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c8c:	f7fd f980 	bl	8000f90 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d902      	bls.n	8003ca0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	73fb      	strb	r3, [r7, #15]
        break;
 8003c9e:	e005      	b.n	8003cac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ca0:	4b37      	ldr	r3, [pc, #220]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1ef      	bne.n	8003c8c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d160      	bne.n	8003d74 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d111      	bne.n	8003cdc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cb8:	4b31      	ldr	r3, [pc, #196]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6892      	ldr	r2, [r2, #8]
 8003cc8:	0211      	lsls	r1, r2, #8
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	68d2      	ldr	r2, [r2, #12]
 8003cce:	0912      	lsrs	r2, r2, #4
 8003cd0:	0452      	lsls	r2, r2, #17
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	492a      	ldr	r1, [pc, #168]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	610b      	str	r3, [r1, #16]
 8003cda:	e027      	b.n	8003d2c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d112      	bne.n	8003d08 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ce2:	4b27      	ldr	r3, [pc, #156]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003cea:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6892      	ldr	r2, [r2, #8]
 8003cf2:	0211      	lsls	r1, r2, #8
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	6912      	ldr	r2, [r2, #16]
 8003cf8:	0852      	lsrs	r2, r2, #1
 8003cfa:	3a01      	subs	r2, #1
 8003cfc:	0552      	lsls	r2, r2, #21
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	491f      	ldr	r1, [pc, #124]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	610b      	str	r3, [r1, #16]
 8003d06:	e011      	b.n	8003d2c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d08:	4b1d      	ldr	r3, [pc, #116]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d10:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	6892      	ldr	r2, [r2, #8]
 8003d18:	0211      	lsls	r1, r2, #8
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	6952      	ldr	r2, [r2, #20]
 8003d1e:	0852      	lsrs	r2, r2, #1
 8003d20:	3a01      	subs	r2, #1
 8003d22:	0652      	lsls	r2, r2, #25
 8003d24:	430a      	orrs	r2, r1
 8003d26:	4916      	ldr	r1, [pc, #88]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003d2c:	4b14      	ldr	r3, [pc, #80]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a13      	ldr	r2, [pc, #76]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d32:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d36:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d38:	f7fd f92a 	bl	8000f90 <HAL_GetTick>
 8003d3c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d3e:	e009      	b.n	8003d54 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d40:	f7fd f926 	bl	8000f90 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d902      	bls.n	8003d54 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	73fb      	strb	r3, [r7, #15]
          break;
 8003d52:	e005      	b.n	8003d60 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d54:	4b0a      	ldr	r3, [pc, #40]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d0ef      	beq.n	8003d40 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d106      	bne.n	8003d74 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d66:	4b06      	ldr	r3, [pc, #24]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d68:	691a      	ldr	r2, [r3, #16]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	4904      	ldr	r1, [pc, #16]	; (8003d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3710      	adds	r7, #16
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	40021000 	.word	0x40021000

08003d84 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b084      	sub	sp, #16
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d92:	4b6a      	ldr	r3, [pc, #424]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	f003 0303 	and.w	r3, r3, #3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d018      	beq.n	8003dd0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003d9e:	4b67      	ldr	r3, [pc, #412]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	f003 0203 	and.w	r2, r3, #3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d10d      	bne.n	8003dca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
       ||
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d009      	beq.n	8003dca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003db6:	4b61      	ldr	r3, [pc, #388]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	091b      	lsrs	r3, r3, #4
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	1c5a      	adds	r2, r3, #1
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
       ||
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d047      	beq.n	8003e5a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	73fb      	strb	r3, [r7, #15]
 8003dce:	e044      	b.n	8003e5a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2b03      	cmp	r3, #3
 8003dd6:	d018      	beq.n	8003e0a <RCCEx_PLLSAI2_Config+0x86>
 8003dd8:	2b03      	cmp	r3, #3
 8003dda:	d825      	bhi.n	8003e28 <RCCEx_PLLSAI2_Config+0xa4>
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d002      	beq.n	8003de6 <RCCEx_PLLSAI2_Config+0x62>
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d009      	beq.n	8003df8 <RCCEx_PLLSAI2_Config+0x74>
 8003de4:	e020      	b.n	8003e28 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003de6:	4b55      	ldr	r3, [pc, #340]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d11d      	bne.n	8003e2e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003df6:	e01a      	b.n	8003e2e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003df8:	4b50      	ldr	r3, [pc, #320]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d116      	bne.n	8003e32 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e08:	e013      	b.n	8003e32 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e0a:	4b4c      	ldr	r3, [pc, #304]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10f      	bne.n	8003e36 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e16:	4b49      	ldr	r3, [pc, #292]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d109      	bne.n	8003e36 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e26:	e006      	b.n	8003e36 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e2c:	e004      	b.n	8003e38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e2e:	bf00      	nop
 8003e30:	e002      	b.n	8003e38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e32:	bf00      	nop
 8003e34:	e000      	b.n	8003e38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e36:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10d      	bne.n	8003e5a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e3e:	4b3f      	ldr	r3, [pc, #252]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6819      	ldr	r1, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	011b      	lsls	r3, r3, #4
 8003e52:	430b      	orrs	r3, r1
 8003e54:	4939      	ldr	r1, [pc, #228]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e5a:	7bfb      	ldrb	r3, [r7, #15]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d167      	bne.n	8003f30 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003e60:	4b36      	ldr	r3, [pc, #216]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a35      	ldr	r2, [pc, #212]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e6c:	f7fd f890 	bl	8000f90 <HAL_GetTick>
 8003e70:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e72:	e009      	b.n	8003e88 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e74:	f7fd f88c 	bl	8000f90 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d902      	bls.n	8003e88 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	73fb      	strb	r3, [r7, #15]
        break;
 8003e86:	e005      	b.n	8003e94 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e88:	4b2c      	ldr	r3, [pc, #176]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1ef      	bne.n	8003e74 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e94:	7bfb      	ldrb	r3, [r7, #15]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d14a      	bne.n	8003f30 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d111      	bne.n	8003ec4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ea0:	4b26      	ldr	r3, [pc, #152]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	6892      	ldr	r2, [r2, #8]
 8003eb0:	0211      	lsls	r1, r2, #8
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	68d2      	ldr	r2, [r2, #12]
 8003eb6:	0912      	lsrs	r2, r2, #4
 8003eb8:	0452      	lsls	r2, r2, #17
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	491f      	ldr	r1, [pc, #124]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	614b      	str	r3, [r1, #20]
 8003ec2:	e011      	b.n	8003ee8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ec4:	4b1d      	ldr	r3, [pc, #116]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ec6:	695b      	ldr	r3, [r3, #20]
 8003ec8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ecc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6892      	ldr	r2, [r2, #8]
 8003ed4:	0211      	lsls	r1, r2, #8
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6912      	ldr	r2, [r2, #16]
 8003eda:	0852      	lsrs	r2, r2, #1
 8003edc:	3a01      	subs	r2, #1
 8003ede:	0652      	lsls	r2, r2, #25
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	4916      	ldr	r1, [pc, #88]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003ee8:	4b14      	ldr	r3, [pc, #80]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a13      	ldr	r2, [pc, #76]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ef2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ef4:	f7fd f84c 	bl	8000f90 <HAL_GetTick>
 8003ef8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003efa:	e009      	b.n	8003f10 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003efc:	f7fd f848 	bl	8000f90 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d902      	bls.n	8003f10 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	73fb      	strb	r3, [r7, #15]
          break;
 8003f0e:	e005      	b.n	8003f1c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f10:	4b0a      	ldr	r3, [pc, #40]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0ef      	beq.n	8003efc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d106      	bne.n	8003f30 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003f22:	4b06      	ldr	r3, [pc, #24]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f24:	695a      	ldr	r2, [r3, #20]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	4904      	ldr	r1, [pc, #16]	; (8003f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	40021000 	.word	0x40021000

08003f40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e049      	b.n	8003fe6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d106      	bne.n	8003f6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 f841 	bl	8003fee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4610      	mov	r0, r2
 8003f80:	f000 fb5e 	bl	8004640 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003fee:	b480      	push	{r7}
 8003ff0:	b083      	sub	sp, #12
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
	...

08004004 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b01      	cmp	r3, #1
 8004016:	d001      	beq.n	800401c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e04f      	b.n	80040bc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68da      	ldr	r2, [r3, #12]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f042 0201 	orr.w	r2, r2, #1
 8004032:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a23      	ldr	r2, [pc, #140]	; (80040c8 <HAL_TIM_Base_Start_IT+0xc4>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d01d      	beq.n	800407a <HAL_TIM_Base_Start_IT+0x76>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004046:	d018      	beq.n	800407a <HAL_TIM_Base_Start_IT+0x76>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a1f      	ldr	r2, [pc, #124]	; (80040cc <HAL_TIM_Base_Start_IT+0xc8>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d013      	beq.n	800407a <HAL_TIM_Base_Start_IT+0x76>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a1e      	ldr	r2, [pc, #120]	; (80040d0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d00e      	beq.n	800407a <HAL_TIM_Base_Start_IT+0x76>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a1c      	ldr	r2, [pc, #112]	; (80040d4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d009      	beq.n	800407a <HAL_TIM_Base_Start_IT+0x76>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a1b      	ldr	r2, [pc, #108]	; (80040d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d004      	beq.n	800407a <HAL_TIM_Base_Start_IT+0x76>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a19      	ldr	r2, [pc, #100]	; (80040dc <HAL_TIM_Base_Start_IT+0xd8>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d115      	bne.n	80040a6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	689a      	ldr	r2, [r3, #8]
 8004080:	4b17      	ldr	r3, [pc, #92]	; (80040e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004082:	4013      	ands	r3, r2
 8004084:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2b06      	cmp	r3, #6
 800408a:	d015      	beq.n	80040b8 <HAL_TIM_Base_Start_IT+0xb4>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004092:	d011      	beq.n	80040b8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f042 0201 	orr.w	r2, r2, #1
 80040a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a4:	e008      	b.n	80040b8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f042 0201 	orr.w	r2, r2, #1
 80040b4:	601a      	str	r2, [r3, #0]
 80040b6:	e000      	b.n	80040ba <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040ba:	2300      	movs	r3, #0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3714      	adds	r7, #20
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr
 80040c8:	40012c00 	.word	0x40012c00
 80040cc:	40000400 	.word	0x40000400
 80040d0:	40000800 	.word	0x40000800
 80040d4:	40000c00 	.word	0x40000c00
 80040d8:	40013400 	.word	0x40013400
 80040dc:	40014000 	.word	0x40014000
 80040e0:	00010007 	.word	0x00010007

080040e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e049      	b.n	800418a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d106      	bne.n	8004110 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7fc fcfc 	bl	8000b08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	3304      	adds	r3, #4
 8004120:	4619      	mov	r1, r3
 8004122:	4610      	mov	r0, r2
 8004124:	f000 fa8c 	bl	8004640 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b082      	sub	sp, #8
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d122      	bne.n	80041ee <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d11b      	bne.n	80041ee <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f06f 0202 	mvn.w	r2, #2
 80041be:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	f003 0303 	and.w	r3, r3, #3
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d003      	beq.n	80041dc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f000 fa15 	bl	8004604 <HAL_TIM_IC_CaptureCallback>
 80041da:	e005      	b.n	80041e8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 fa07 	bl	80045f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 fa18 	bl	8004618 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b04      	cmp	r3, #4
 80041fa:	d122      	bne.n	8004242 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	f003 0304 	and.w	r3, r3, #4
 8004206:	2b04      	cmp	r3, #4
 8004208:	d11b      	bne.n	8004242 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f06f 0204 	mvn.w	r2, #4
 8004212:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2202      	movs	r2, #2
 8004218:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004224:	2b00      	cmp	r3, #0
 8004226:	d003      	beq.n	8004230 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f9eb 	bl	8004604 <HAL_TIM_IC_CaptureCallback>
 800422e:	e005      	b.n	800423c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 f9dd 	bl	80045f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f9ee 	bl	8004618 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	f003 0308 	and.w	r3, r3, #8
 800424c:	2b08      	cmp	r3, #8
 800424e:	d122      	bne.n	8004296 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	f003 0308 	and.w	r3, r3, #8
 800425a:	2b08      	cmp	r3, #8
 800425c:	d11b      	bne.n	8004296 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f06f 0208 	mvn.w	r2, #8
 8004266:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2204      	movs	r2, #4
 800426c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	69db      	ldr	r3, [r3, #28]
 8004274:	f003 0303 	and.w	r3, r3, #3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d003      	beq.n	8004284 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f9c1 	bl	8004604 <HAL_TIM_IC_CaptureCallback>
 8004282:	e005      	b.n	8004290 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 f9b3 	bl	80045f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f9c4 	bl	8004618 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	f003 0310 	and.w	r3, r3, #16
 80042a0:	2b10      	cmp	r3, #16
 80042a2:	d122      	bne.n	80042ea <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	f003 0310 	and.w	r3, r3, #16
 80042ae:	2b10      	cmp	r3, #16
 80042b0:	d11b      	bne.n	80042ea <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f06f 0210 	mvn.w	r2, #16
 80042ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2208      	movs	r2, #8
 80042c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 f997 	bl	8004604 <HAL_TIM_IC_CaptureCallback>
 80042d6:	e005      	b.n	80042e4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f989 	bl	80045f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f99a 	bl	8004618 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d10e      	bne.n	8004316 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b01      	cmp	r3, #1
 8004304:	d107      	bne.n	8004316 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f06f 0201 	mvn.w	r2, #1
 800430e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7fc fb7b 	bl	8000a0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004320:	2b80      	cmp	r3, #128	; 0x80
 8004322:	d10e      	bne.n	8004342 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800432e:	2b80      	cmp	r3, #128	; 0x80
 8004330:	d107      	bne.n	8004342 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800433a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f000 fdff 	bl	8004f40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800434c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004350:	d10e      	bne.n	8004370 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800435c:	2b80      	cmp	r3, #128	; 0x80
 800435e:	d107      	bne.n	8004370 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 fdf2 	bl	8004f54 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800437a:	2b40      	cmp	r3, #64	; 0x40
 800437c:	d10e      	bne.n	800439c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004388:	2b40      	cmp	r3, #64	; 0x40
 800438a:	d107      	bne.n	800439c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f948 	bl	800462c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f003 0320 	and.w	r3, r3, #32
 80043a6:	2b20      	cmp	r3, #32
 80043a8:	d10e      	bne.n	80043c8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	f003 0320 	and.w	r3, r3, #32
 80043b4:	2b20      	cmp	r3, #32
 80043b6:	d107      	bne.n	80043c8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f06f 0220 	mvn.w	r2, #32
 80043c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 fdb2 	bl	8004f2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043c8:	bf00      	nop
 80043ca:	3708      	adds	r7, #8
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d101      	bne.n	80043ea <HAL_TIM_PWM_ConfigChannel+0x1a>
 80043e6:	2302      	movs	r3, #2
 80043e8:	e0fd      	b.n	80045e6 <HAL_TIM_PWM_ConfigChannel+0x216>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b14      	cmp	r3, #20
 80043f6:	f200 80f0 	bhi.w	80045da <HAL_TIM_PWM_ConfigChannel+0x20a>
 80043fa:	a201      	add	r2, pc, #4	; (adr r2, 8004400 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80043fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004400:	08004455 	.word	0x08004455
 8004404:	080045db 	.word	0x080045db
 8004408:	080045db 	.word	0x080045db
 800440c:	080045db 	.word	0x080045db
 8004410:	08004495 	.word	0x08004495
 8004414:	080045db 	.word	0x080045db
 8004418:	080045db 	.word	0x080045db
 800441c:	080045db 	.word	0x080045db
 8004420:	080044d7 	.word	0x080044d7
 8004424:	080045db 	.word	0x080045db
 8004428:	080045db 	.word	0x080045db
 800442c:	080045db 	.word	0x080045db
 8004430:	08004517 	.word	0x08004517
 8004434:	080045db 	.word	0x080045db
 8004438:	080045db 	.word	0x080045db
 800443c:	080045db 	.word	0x080045db
 8004440:	08004559 	.word	0x08004559
 8004444:	080045db 	.word	0x080045db
 8004448:	080045db 	.word	0x080045db
 800444c:	080045db 	.word	0x080045db
 8004450:	08004599 	.word	0x08004599
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68b9      	ldr	r1, [r7, #8]
 800445a:	4618      	mov	r0, r3
 800445c:	f000 f98a 	bl	8004774 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	699a      	ldr	r2, [r3, #24]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f042 0208 	orr.w	r2, r2, #8
 800446e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	699a      	ldr	r2, [r3, #24]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f022 0204 	bic.w	r2, r2, #4
 800447e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	6999      	ldr	r1, [r3, #24]
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	691a      	ldr	r2, [r3, #16]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	619a      	str	r2, [r3, #24]
      break;
 8004492:	e0a3      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68b9      	ldr	r1, [r7, #8]
 800449a:	4618      	mov	r0, r3
 800449c:	f000 f9fa 	bl	8004894 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	699a      	ldr	r2, [r3, #24]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	699a      	ldr	r2, [r3, #24]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	6999      	ldr	r1, [r3, #24]
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	021a      	lsls	r2, r3, #8
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	430a      	orrs	r2, r1
 80044d2:	619a      	str	r2, [r3, #24]
      break;
 80044d4:	e082      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	68b9      	ldr	r1, [r7, #8]
 80044dc:	4618      	mov	r0, r3
 80044de:	f000 fa63 	bl	80049a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	69da      	ldr	r2, [r3, #28]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f042 0208 	orr.w	r2, r2, #8
 80044f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	69da      	ldr	r2, [r3, #28]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f022 0204 	bic.w	r2, r2, #4
 8004500:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	69d9      	ldr	r1, [r3, #28]
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	691a      	ldr	r2, [r3, #16]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	61da      	str	r2, [r3, #28]
      break;
 8004514:	e062      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68b9      	ldr	r1, [r7, #8]
 800451c:	4618      	mov	r0, r3
 800451e:	f000 facb 	bl	8004ab8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	69da      	ldr	r2, [r3, #28]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004530:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	69da      	ldr	r2, [r3, #28]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004540:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69d9      	ldr	r1, [r3, #28]
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	021a      	lsls	r2, r3, #8
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	430a      	orrs	r2, r1
 8004554:	61da      	str	r2, [r3, #28]
      break;
 8004556:	e041      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68b9      	ldr	r1, [r7, #8]
 800455e:	4618      	mov	r0, r3
 8004560:	f000 fb14 	bl	8004b8c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0208 	orr.w	r2, r2, #8
 8004572:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f022 0204 	bic.w	r2, r2, #4
 8004582:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	691a      	ldr	r2, [r3, #16]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004596:	e021      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68b9      	ldr	r1, [r7, #8]
 800459e:	4618      	mov	r0, r3
 80045a0:	f000 fb58 	bl	8004c54 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	021a      	lsls	r2, r3, #8
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	430a      	orrs	r2, r1
 80045d6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80045d8:	e000      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80045da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop

080045f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a40      	ldr	r2, [pc, #256]	; (8004754 <TIM_Base_SetConfig+0x114>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d013      	beq.n	8004680 <TIM_Base_SetConfig+0x40>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800465e:	d00f      	beq.n	8004680 <TIM_Base_SetConfig+0x40>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a3d      	ldr	r2, [pc, #244]	; (8004758 <TIM_Base_SetConfig+0x118>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d00b      	beq.n	8004680 <TIM_Base_SetConfig+0x40>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a3c      	ldr	r2, [pc, #240]	; (800475c <TIM_Base_SetConfig+0x11c>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d007      	beq.n	8004680 <TIM_Base_SetConfig+0x40>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4a3b      	ldr	r2, [pc, #236]	; (8004760 <TIM_Base_SetConfig+0x120>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d003      	beq.n	8004680 <TIM_Base_SetConfig+0x40>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4a3a      	ldr	r2, [pc, #232]	; (8004764 <TIM_Base_SetConfig+0x124>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d108      	bne.n	8004692 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004686:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	68fa      	ldr	r2, [r7, #12]
 800468e:	4313      	orrs	r3, r2
 8004690:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a2f      	ldr	r2, [pc, #188]	; (8004754 <TIM_Base_SetConfig+0x114>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d01f      	beq.n	80046da <TIM_Base_SetConfig+0x9a>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046a0:	d01b      	beq.n	80046da <TIM_Base_SetConfig+0x9a>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a2c      	ldr	r2, [pc, #176]	; (8004758 <TIM_Base_SetConfig+0x118>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d017      	beq.n	80046da <TIM_Base_SetConfig+0x9a>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a2b      	ldr	r2, [pc, #172]	; (800475c <TIM_Base_SetConfig+0x11c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d013      	beq.n	80046da <TIM_Base_SetConfig+0x9a>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a2a      	ldr	r2, [pc, #168]	; (8004760 <TIM_Base_SetConfig+0x120>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d00f      	beq.n	80046da <TIM_Base_SetConfig+0x9a>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a29      	ldr	r2, [pc, #164]	; (8004764 <TIM_Base_SetConfig+0x124>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d00b      	beq.n	80046da <TIM_Base_SetConfig+0x9a>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a28      	ldr	r2, [pc, #160]	; (8004768 <TIM_Base_SetConfig+0x128>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d007      	beq.n	80046da <TIM_Base_SetConfig+0x9a>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a27      	ldr	r2, [pc, #156]	; (800476c <TIM_Base_SetConfig+0x12c>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d003      	beq.n	80046da <TIM_Base_SetConfig+0x9a>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a26      	ldr	r2, [pc, #152]	; (8004770 <TIM_Base_SetConfig+0x130>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d108      	bne.n	80046ec <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	689a      	ldr	r2, [r3, #8]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a10      	ldr	r2, [pc, #64]	; (8004754 <TIM_Base_SetConfig+0x114>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d00f      	beq.n	8004738 <TIM_Base_SetConfig+0xf8>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a12      	ldr	r2, [pc, #72]	; (8004764 <TIM_Base_SetConfig+0x124>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d00b      	beq.n	8004738 <TIM_Base_SetConfig+0xf8>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a11      	ldr	r2, [pc, #68]	; (8004768 <TIM_Base_SetConfig+0x128>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d007      	beq.n	8004738 <TIM_Base_SetConfig+0xf8>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a10      	ldr	r2, [pc, #64]	; (800476c <TIM_Base_SetConfig+0x12c>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d003      	beq.n	8004738 <TIM_Base_SetConfig+0xf8>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a0f      	ldr	r2, [pc, #60]	; (8004770 <TIM_Base_SetConfig+0x130>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d103      	bne.n	8004740 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	691a      	ldr	r2, [r3, #16]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	615a      	str	r2, [r3, #20]
}
 8004746:	bf00      	nop
 8004748:	3714      	adds	r7, #20
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	40012c00 	.word	0x40012c00
 8004758:	40000400 	.word	0x40000400
 800475c:	40000800 	.word	0x40000800
 8004760:	40000c00 	.word	0x40000c00
 8004764:	40013400 	.word	0x40013400
 8004768:	40014000 	.word	0x40014000
 800476c:	40014400 	.word	0x40014400
 8004770:	40014800 	.word	0x40014800

08004774 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004774:	b480      	push	{r7}
 8004776:	b087      	sub	sp, #28
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	f023 0201 	bic.w	r2, r3, #1
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f023 0303 	bic.w	r3, r3, #3
 80047ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	f023 0302 	bic.w	r3, r3, #2
 80047c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a2c      	ldr	r2, [pc, #176]	; (8004880 <TIM_OC1_SetConfig+0x10c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d00f      	beq.n	80047f4 <TIM_OC1_SetConfig+0x80>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a2b      	ldr	r2, [pc, #172]	; (8004884 <TIM_OC1_SetConfig+0x110>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d00b      	beq.n	80047f4 <TIM_OC1_SetConfig+0x80>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4a2a      	ldr	r2, [pc, #168]	; (8004888 <TIM_OC1_SetConfig+0x114>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d007      	beq.n	80047f4 <TIM_OC1_SetConfig+0x80>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a29      	ldr	r2, [pc, #164]	; (800488c <TIM_OC1_SetConfig+0x118>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d003      	beq.n	80047f4 <TIM_OC1_SetConfig+0x80>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a28      	ldr	r2, [pc, #160]	; (8004890 <TIM_OC1_SetConfig+0x11c>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d10c      	bne.n	800480e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	f023 0308 	bic.w	r3, r3, #8
 80047fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	4313      	orrs	r3, r2
 8004804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f023 0304 	bic.w	r3, r3, #4
 800480c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a1b      	ldr	r2, [pc, #108]	; (8004880 <TIM_OC1_SetConfig+0x10c>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d00f      	beq.n	8004836 <TIM_OC1_SetConfig+0xc2>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a1a      	ldr	r2, [pc, #104]	; (8004884 <TIM_OC1_SetConfig+0x110>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d00b      	beq.n	8004836 <TIM_OC1_SetConfig+0xc2>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a19      	ldr	r2, [pc, #100]	; (8004888 <TIM_OC1_SetConfig+0x114>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d007      	beq.n	8004836 <TIM_OC1_SetConfig+0xc2>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a18      	ldr	r2, [pc, #96]	; (800488c <TIM_OC1_SetConfig+0x118>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d003      	beq.n	8004836 <TIM_OC1_SetConfig+0xc2>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a17      	ldr	r2, [pc, #92]	; (8004890 <TIM_OC1_SetConfig+0x11c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d111      	bne.n	800485a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800483c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004844:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	4313      	orrs	r3, r2
 8004858:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68fa      	ldr	r2, [r7, #12]
 8004864:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	697a      	ldr	r2, [r7, #20]
 8004872:	621a      	str	r2, [r3, #32]
}
 8004874:	bf00      	nop
 8004876:	371c      	adds	r7, #28
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr
 8004880:	40012c00 	.word	0x40012c00
 8004884:	40013400 	.word	0x40013400
 8004888:	40014000 	.word	0x40014000
 800488c:	40014400 	.word	0x40014400
 8004890:	40014800 	.word	0x40014800

08004894 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004894:	b480      	push	{r7}
 8004896:	b087      	sub	sp, #28
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	f023 0210 	bic.w	r2, r3, #16
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	021b      	lsls	r3, r3, #8
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	4313      	orrs	r3, r2
 80048da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	f023 0320 	bic.w	r3, r3, #32
 80048e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	011b      	lsls	r3, r3, #4
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4a28      	ldr	r2, [pc, #160]	; (8004994 <TIM_OC2_SetConfig+0x100>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d003      	beq.n	8004900 <TIM_OC2_SetConfig+0x6c>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	4a27      	ldr	r2, [pc, #156]	; (8004998 <TIM_OC2_SetConfig+0x104>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d10d      	bne.n	800491c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004906:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	011b      	lsls	r3, r3, #4
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	4313      	orrs	r3, r2
 8004912:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800491a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a1d      	ldr	r2, [pc, #116]	; (8004994 <TIM_OC2_SetConfig+0x100>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d00f      	beq.n	8004944 <TIM_OC2_SetConfig+0xb0>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a1c      	ldr	r2, [pc, #112]	; (8004998 <TIM_OC2_SetConfig+0x104>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d00b      	beq.n	8004944 <TIM_OC2_SetConfig+0xb0>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a1b      	ldr	r2, [pc, #108]	; (800499c <TIM_OC2_SetConfig+0x108>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d007      	beq.n	8004944 <TIM_OC2_SetConfig+0xb0>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a1a      	ldr	r2, [pc, #104]	; (80049a0 <TIM_OC2_SetConfig+0x10c>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d003      	beq.n	8004944 <TIM_OC2_SetConfig+0xb0>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a19      	ldr	r2, [pc, #100]	; (80049a4 <TIM_OC2_SetConfig+0x110>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d113      	bne.n	800496c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800494a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004952:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	4313      	orrs	r3, r2
 800495e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	699b      	ldr	r3, [r3, #24]
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	4313      	orrs	r3, r2
 800496a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685a      	ldr	r2, [r3, #4]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	621a      	str	r2, [r3, #32]
}
 8004986:	bf00      	nop
 8004988:	371c      	adds	r7, #28
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	40012c00 	.word	0x40012c00
 8004998:	40013400 	.word	0x40013400
 800499c:	40014000 	.word	0x40014000
 80049a0:	40014400 	.word	0x40014400
 80049a4:	40014800 	.word	0x40014800

080049a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b087      	sub	sp, #28
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f023 0303 	bic.w	r3, r3, #3
 80049e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	021b      	lsls	r3, r3, #8
 80049fc:	697a      	ldr	r2, [r7, #20]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a27      	ldr	r2, [pc, #156]	; (8004aa4 <TIM_OC3_SetConfig+0xfc>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d003      	beq.n	8004a12 <TIM_OC3_SetConfig+0x6a>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a26      	ldr	r2, [pc, #152]	; (8004aa8 <TIM_OC3_SetConfig+0x100>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d10d      	bne.n	8004a2e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	021b      	lsls	r3, r3, #8
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a1c      	ldr	r2, [pc, #112]	; (8004aa4 <TIM_OC3_SetConfig+0xfc>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d00f      	beq.n	8004a56 <TIM_OC3_SetConfig+0xae>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a1b      	ldr	r2, [pc, #108]	; (8004aa8 <TIM_OC3_SetConfig+0x100>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d00b      	beq.n	8004a56 <TIM_OC3_SetConfig+0xae>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a1a      	ldr	r2, [pc, #104]	; (8004aac <TIM_OC3_SetConfig+0x104>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d007      	beq.n	8004a56 <TIM_OC3_SetConfig+0xae>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a19      	ldr	r2, [pc, #100]	; (8004ab0 <TIM_OC3_SetConfig+0x108>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d003      	beq.n	8004a56 <TIM_OC3_SetConfig+0xae>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a18      	ldr	r2, [pc, #96]	; (8004ab4 <TIM_OC3_SetConfig+0x10c>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d113      	bne.n	8004a7e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	011b      	lsls	r3, r3, #4
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	011b      	lsls	r3, r3, #4
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	693a      	ldr	r2, [r7, #16]
 8004a82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	621a      	str	r2, [r3, #32]
}
 8004a98:	bf00      	nop
 8004a9a:	371c      	adds	r7, #28
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	40012c00 	.word	0x40012c00
 8004aa8:	40013400 	.word	0x40013400
 8004aac:	40014000 	.word	0x40014000
 8004ab0:	40014400 	.word	0x40014400
 8004ab4:	40014800 	.word	0x40014800

08004ab8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b087      	sub	sp, #28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a1b      	ldr	r3, [r3, #32]
 8004ac6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	69db      	ldr	r3, [r3, #28]
 8004ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ae6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004aea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	021b      	lsls	r3, r3, #8
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	031b      	lsls	r3, r3, #12
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a18      	ldr	r2, [pc, #96]	; (8004b78 <TIM_OC4_SetConfig+0xc0>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d00f      	beq.n	8004b3c <TIM_OC4_SetConfig+0x84>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a17      	ldr	r2, [pc, #92]	; (8004b7c <TIM_OC4_SetConfig+0xc4>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d00b      	beq.n	8004b3c <TIM_OC4_SetConfig+0x84>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a16      	ldr	r2, [pc, #88]	; (8004b80 <TIM_OC4_SetConfig+0xc8>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d007      	beq.n	8004b3c <TIM_OC4_SetConfig+0x84>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a15      	ldr	r2, [pc, #84]	; (8004b84 <TIM_OC4_SetConfig+0xcc>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d003      	beq.n	8004b3c <TIM_OC4_SetConfig+0x84>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a14      	ldr	r2, [pc, #80]	; (8004b88 <TIM_OC4_SetConfig+0xd0>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d109      	bne.n	8004b50 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	019b      	lsls	r3, r3, #6
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	697a      	ldr	r2, [r7, #20]
 8004b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	621a      	str	r2, [r3, #32]
}
 8004b6a:	bf00      	nop
 8004b6c:	371c      	adds	r7, #28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	40012c00 	.word	0x40012c00
 8004b7c:	40013400 	.word	0x40013400
 8004b80:	40014000 	.word	0x40014000
 8004b84:	40014400 	.word	0x40014400
 8004b88:	40014800 	.word	0x40014800

08004b8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004bd0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	041b      	lsls	r3, r3, #16
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a17      	ldr	r2, [pc, #92]	; (8004c40 <TIM_OC5_SetConfig+0xb4>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d00f      	beq.n	8004c06 <TIM_OC5_SetConfig+0x7a>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a16      	ldr	r2, [pc, #88]	; (8004c44 <TIM_OC5_SetConfig+0xb8>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d00b      	beq.n	8004c06 <TIM_OC5_SetConfig+0x7a>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a15      	ldr	r2, [pc, #84]	; (8004c48 <TIM_OC5_SetConfig+0xbc>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d007      	beq.n	8004c06 <TIM_OC5_SetConfig+0x7a>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a14      	ldr	r2, [pc, #80]	; (8004c4c <TIM_OC5_SetConfig+0xc0>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d003      	beq.n	8004c06 <TIM_OC5_SetConfig+0x7a>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a13      	ldr	r2, [pc, #76]	; (8004c50 <TIM_OC5_SetConfig+0xc4>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d109      	bne.n	8004c1a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	021b      	lsls	r3, r3, #8
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	621a      	str	r2, [r3, #32]
}
 8004c34:	bf00      	nop
 8004c36:	371c      	adds	r7, #28
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr
 8004c40:	40012c00 	.word	0x40012c00
 8004c44:	40013400 	.word	0x40013400
 8004c48:	40014000 	.word	0x40014000
 8004c4c:	40014400 	.word	0x40014400
 8004c50:	40014800 	.word	0x40014800

08004c54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b087      	sub	sp, #28
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a1b      	ldr	r3, [r3, #32]
 8004c62:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	021b      	lsls	r3, r3, #8
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004c9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	051b      	lsls	r3, r3, #20
 8004ca2:	693a      	ldr	r2, [r7, #16]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a18      	ldr	r2, [pc, #96]	; (8004d0c <TIM_OC6_SetConfig+0xb8>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d00f      	beq.n	8004cd0 <TIM_OC6_SetConfig+0x7c>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a17      	ldr	r2, [pc, #92]	; (8004d10 <TIM_OC6_SetConfig+0xbc>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d00b      	beq.n	8004cd0 <TIM_OC6_SetConfig+0x7c>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a16      	ldr	r2, [pc, #88]	; (8004d14 <TIM_OC6_SetConfig+0xc0>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d007      	beq.n	8004cd0 <TIM_OC6_SetConfig+0x7c>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a15      	ldr	r2, [pc, #84]	; (8004d18 <TIM_OC6_SetConfig+0xc4>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d003      	beq.n	8004cd0 <TIM_OC6_SetConfig+0x7c>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a14      	ldr	r2, [pc, #80]	; (8004d1c <TIM_OC6_SetConfig+0xc8>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d109      	bne.n	8004ce4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	695b      	ldr	r3, [r3, #20]
 8004cdc:	029b      	lsls	r3, r3, #10
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	693a      	ldr	r2, [r7, #16]
 8004cfc:	621a      	str	r2, [r3, #32]
}
 8004cfe:	bf00      	nop
 8004d00:	371c      	adds	r7, #28
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	40012c00 	.word	0x40012c00
 8004d10:	40013400 	.word	0x40013400
 8004d14:	40014000 	.word	0x40014000
 8004d18:	40014400 	.word	0x40014400
 8004d1c:	40014800 	.word	0x40014800

08004d20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d101      	bne.n	8004d38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d34:	2302      	movs	r3, #2
 8004d36:	e068      	b.n	8004e0a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a2e      	ldr	r2, [pc, #184]	; (8004e18 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d004      	beq.n	8004d6c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a2d      	ldr	r2, [pc, #180]	; (8004e1c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d108      	bne.n	8004d7e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004d72:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d84:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a1e      	ldr	r2, [pc, #120]	; (8004e18 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d01d      	beq.n	8004dde <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004daa:	d018      	beq.n	8004dde <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a1b      	ldr	r2, [pc, #108]	; (8004e20 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d013      	beq.n	8004dde <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a1a      	ldr	r2, [pc, #104]	; (8004e24 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d00e      	beq.n	8004dde <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a18      	ldr	r2, [pc, #96]	; (8004e28 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d009      	beq.n	8004dde <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a13      	ldr	r2, [pc, #76]	; (8004e1c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d004      	beq.n	8004dde <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a14      	ldr	r2, [pc, #80]	; (8004e2c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d10c      	bne.n	8004df8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004de4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	40012c00 	.word	0x40012c00
 8004e1c:	40013400 	.word	0x40013400
 8004e20:	40000400 	.word	0x40000400
 8004e24:	40000800 	.word	0x40000800
 8004e28:	40000c00 	.word	0x40000c00
 8004e2c:	40014000 	.word	0x40014000

08004e30 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d101      	bne.n	8004e4c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004e48:	2302      	movs	r3, #2
 8004e4a:	e065      	b.n	8004f18 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	695b      	ldr	r3, [r3, #20]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	699b      	ldr	r3, [r3, #24]
 8004ec0:	041b      	lsls	r3, r3, #16
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a16      	ldr	r2, [pc, #88]	; (8004f24 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d004      	beq.n	8004eda <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a14      	ldr	r2, [pc, #80]	; (8004f28 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d115      	bne.n	8004f06 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee4:	051b      	lsls	r3, r3, #20
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	69db      	ldr	r3, [r3, #28]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3714      	adds	r7, #20
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr
 8004f24:	40012c00 	.word	0x40012c00
 8004f28:	40013400 	.word	0x40013400

08004f2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr

08004f54 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d101      	bne.n	8004f7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e040      	b.n	8004ffc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d106      	bne.n	8004f90 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f7fb fe14 	bl	8000bb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2224      	movs	r2, #36	; 0x24
 8004f94:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f022 0201 	bic.w	r2, r2, #1
 8004fa4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f8c0 	bl	800512c <UART_SetConfig>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d101      	bne.n	8004fb6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e022      	b.n	8004ffc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d002      	beq.n	8004fc4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 fb3e 	bl	8005640 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	685a      	ldr	r2, [r3, #4]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004fd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	689a      	ldr	r2, [r3, #8]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004fe2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f042 0201 	orr.w	r2, r2, #1
 8004ff2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 fbc5 	bl	8005784 <UART_CheckIdleState>
 8004ffa:	4603      	mov	r3, r0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3708      	adds	r7, #8
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b08a      	sub	sp, #40	; 0x28
 8005008:	af02      	add	r7, sp, #8
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	603b      	str	r3, [r7, #0]
 8005010:	4613      	mov	r3, r2
 8005012:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005018:	2b20      	cmp	r3, #32
 800501a:	f040 8082 	bne.w	8005122 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d002      	beq.n	800502a <HAL_UART_Transmit+0x26>
 8005024:	88fb      	ldrh	r3, [r7, #6]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e07a      	b.n	8005124 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <HAL_UART_Transmit+0x38>
 8005038:	2302      	movs	r3, #2
 800503a:	e073      	b.n	8005124 <HAL_UART_Transmit+0x120>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2221      	movs	r2, #33	; 0x21
 8005050:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005052:	f7fb ff9d 	bl	8000f90 <HAL_GetTick>
 8005056:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	88fa      	ldrh	r2, [r7, #6]
 800505c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	88fa      	ldrh	r2, [r7, #6]
 8005064:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005070:	d108      	bne.n	8005084 <HAL_UART_Transmit+0x80>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d104      	bne.n	8005084 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800507a:	2300      	movs	r3, #0
 800507c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	61bb      	str	r3, [r7, #24]
 8005082:	e003      	b.n	800508c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005088:	2300      	movs	r3, #0
 800508a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005094:	e02d      	b.n	80050f2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	9300      	str	r3, [sp, #0]
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	2200      	movs	r2, #0
 800509e:	2180      	movs	r1, #128	; 0x80
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f000 fbb8 	bl	8005816 <UART_WaitOnFlagUntilTimeout>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	e039      	b.n	8005124 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10b      	bne.n	80050ce <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	881a      	ldrh	r2, [r3, #0]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050c2:	b292      	uxth	r2, r2
 80050c4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	3302      	adds	r3, #2
 80050ca:	61bb      	str	r3, [r7, #24]
 80050cc:	e008      	b.n	80050e0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	781a      	ldrb	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	b292      	uxth	r2, r2
 80050d8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	3301      	adds	r3, #1
 80050de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	3b01      	subs	r3, #1
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1cb      	bne.n	8005096 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	2200      	movs	r2, #0
 8005106:	2140      	movs	r1, #64	; 0x40
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f000 fb84 	bl	8005816 <UART_WaitOnFlagUntilTimeout>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d001      	beq.n	8005118 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e005      	b.n	8005124 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2220      	movs	r2, #32
 800511c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800511e:	2300      	movs	r3, #0
 8005120:	e000      	b.n	8005124 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005122:	2302      	movs	r3, #2
  }
}
 8005124:	4618      	mov	r0, r3
 8005126:	3720      	adds	r7, #32
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800512c:	b5b0      	push	{r4, r5, r7, lr}
 800512e:	b088      	sub	sp, #32
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005134:	2300      	movs	r3, #0
 8005136:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	689a      	ldr	r2, [r3, #8]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	431a      	orrs	r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	431a      	orrs	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	69db      	ldr	r3, [r3, #28]
 800514c:	4313      	orrs	r3, r2
 800514e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	4bad      	ldr	r3, [pc, #692]	; (800540c <UART_SetConfig+0x2e0>)
 8005158:	4013      	ands	r3, r2
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	6812      	ldr	r2, [r2, #0]
 800515e:	69f9      	ldr	r1, [r7, #28]
 8005160:	430b      	orrs	r3, r1
 8005162:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	68da      	ldr	r2, [r3, #12]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	430a      	orrs	r2, r1
 8005178:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4aa2      	ldr	r2, [pc, #648]	; (8005410 <UART_SetConfig+0x2e4>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d004      	beq.n	8005194 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	69fa      	ldr	r2, [r7, #28]
 8005190:	4313      	orrs	r3, r2
 8005192:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	69fa      	ldr	r2, [r7, #28]
 80051a4:	430a      	orrs	r2, r1
 80051a6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a99      	ldr	r2, [pc, #612]	; (8005414 <UART_SetConfig+0x2e8>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d121      	bne.n	80051f6 <UART_SetConfig+0xca>
 80051b2:	4b99      	ldr	r3, [pc, #612]	; (8005418 <UART_SetConfig+0x2ec>)
 80051b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051b8:	f003 0303 	and.w	r3, r3, #3
 80051bc:	2b03      	cmp	r3, #3
 80051be:	d817      	bhi.n	80051f0 <UART_SetConfig+0xc4>
 80051c0:	a201      	add	r2, pc, #4	; (adr r2, 80051c8 <UART_SetConfig+0x9c>)
 80051c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c6:	bf00      	nop
 80051c8:	080051d9 	.word	0x080051d9
 80051cc:	080051e5 	.word	0x080051e5
 80051d0:	080051df 	.word	0x080051df
 80051d4:	080051eb 	.word	0x080051eb
 80051d8:	2301      	movs	r3, #1
 80051da:	76fb      	strb	r3, [r7, #27]
 80051dc:	e0e7      	b.n	80053ae <UART_SetConfig+0x282>
 80051de:	2302      	movs	r3, #2
 80051e0:	76fb      	strb	r3, [r7, #27]
 80051e2:	e0e4      	b.n	80053ae <UART_SetConfig+0x282>
 80051e4:	2304      	movs	r3, #4
 80051e6:	76fb      	strb	r3, [r7, #27]
 80051e8:	e0e1      	b.n	80053ae <UART_SetConfig+0x282>
 80051ea:	2308      	movs	r3, #8
 80051ec:	76fb      	strb	r3, [r7, #27]
 80051ee:	e0de      	b.n	80053ae <UART_SetConfig+0x282>
 80051f0:	2310      	movs	r3, #16
 80051f2:	76fb      	strb	r3, [r7, #27]
 80051f4:	e0db      	b.n	80053ae <UART_SetConfig+0x282>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a88      	ldr	r2, [pc, #544]	; (800541c <UART_SetConfig+0x2f0>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d132      	bne.n	8005266 <UART_SetConfig+0x13a>
 8005200:	4b85      	ldr	r3, [pc, #532]	; (8005418 <UART_SetConfig+0x2ec>)
 8005202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005206:	f003 030c 	and.w	r3, r3, #12
 800520a:	2b0c      	cmp	r3, #12
 800520c:	d828      	bhi.n	8005260 <UART_SetConfig+0x134>
 800520e:	a201      	add	r2, pc, #4	; (adr r2, 8005214 <UART_SetConfig+0xe8>)
 8005210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005214:	08005249 	.word	0x08005249
 8005218:	08005261 	.word	0x08005261
 800521c:	08005261 	.word	0x08005261
 8005220:	08005261 	.word	0x08005261
 8005224:	08005255 	.word	0x08005255
 8005228:	08005261 	.word	0x08005261
 800522c:	08005261 	.word	0x08005261
 8005230:	08005261 	.word	0x08005261
 8005234:	0800524f 	.word	0x0800524f
 8005238:	08005261 	.word	0x08005261
 800523c:	08005261 	.word	0x08005261
 8005240:	08005261 	.word	0x08005261
 8005244:	0800525b 	.word	0x0800525b
 8005248:	2300      	movs	r3, #0
 800524a:	76fb      	strb	r3, [r7, #27]
 800524c:	e0af      	b.n	80053ae <UART_SetConfig+0x282>
 800524e:	2302      	movs	r3, #2
 8005250:	76fb      	strb	r3, [r7, #27]
 8005252:	e0ac      	b.n	80053ae <UART_SetConfig+0x282>
 8005254:	2304      	movs	r3, #4
 8005256:	76fb      	strb	r3, [r7, #27]
 8005258:	e0a9      	b.n	80053ae <UART_SetConfig+0x282>
 800525a:	2308      	movs	r3, #8
 800525c:	76fb      	strb	r3, [r7, #27]
 800525e:	e0a6      	b.n	80053ae <UART_SetConfig+0x282>
 8005260:	2310      	movs	r3, #16
 8005262:	76fb      	strb	r3, [r7, #27]
 8005264:	e0a3      	b.n	80053ae <UART_SetConfig+0x282>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a6d      	ldr	r2, [pc, #436]	; (8005420 <UART_SetConfig+0x2f4>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d120      	bne.n	80052b2 <UART_SetConfig+0x186>
 8005270:	4b69      	ldr	r3, [pc, #420]	; (8005418 <UART_SetConfig+0x2ec>)
 8005272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005276:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800527a:	2b30      	cmp	r3, #48	; 0x30
 800527c:	d013      	beq.n	80052a6 <UART_SetConfig+0x17a>
 800527e:	2b30      	cmp	r3, #48	; 0x30
 8005280:	d814      	bhi.n	80052ac <UART_SetConfig+0x180>
 8005282:	2b20      	cmp	r3, #32
 8005284:	d009      	beq.n	800529a <UART_SetConfig+0x16e>
 8005286:	2b20      	cmp	r3, #32
 8005288:	d810      	bhi.n	80052ac <UART_SetConfig+0x180>
 800528a:	2b00      	cmp	r3, #0
 800528c:	d002      	beq.n	8005294 <UART_SetConfig+0x168>
 800528e:	2b10      	cmp	r3, #16
 8005290:	d006      	beq.n	80052a0 <UART_SetConfig+0x174>
 8005292:	e00b      	b.n	80052ac <UART_SetConfig+0x180>
 8005294:	2300      	movs	r3, #0
 8005296:	76fb      	strb	r3, [r7, #27]
 8005298:	e089      	b.n	80053ae <UART_SetConfig+0x282>
 800529a:	2302      	movs	r3, #2
 800529c:	76fb      	strb	r3, [r7, #27]
 800529e:	e086      	b.n	80053ae <UART_SetConfig+0x282>
 80052a0:	2304      	movs	r3, #4
 80052a2:	76fb      	strb	r3, [r7, #27]
 80052a4:	e083      	b.n	80053ae <UART_SetConfig+0x282>
 80052a6:	2308      	movs	r3, #8
 80052a8:	76fb      	strb	r3, [r7, #27]
 80052aa:	e080      	b.n	80053ae <UART_SetConfig+0x282>
 80052ac:	2310      	movs	r3, #16
 80052ae:	76fb      	strb	r3, [r7, #27]
 80052b0:	e07d      	b.n	80053ae <UART_SetConfig+0x282>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a5b      	ldr	r2, [pc, #364]	; (8005424 <UART_SetConfig+0x2f8>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d120      	bne.n	80052fe <UART_SetConfig+0x1d2>
 80052bc:	4b56      	ldr	r3, [pc, #344]	; (8005418 <UART_SetConfig+0x2ec>)
 80052be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80052c6:	2bc0      	cmp	r3, #192	; 0xc0
 80052c8:	d013      	beq.n	80052f2 <UART_SetConfig+0x1c6>
 80052ca:	2bc0      	cmp	r3, #192	; 0xc0
 80052cc:	d814      	bhi.n	80052f8 <UART_SetConfig+0x1cc>
 80052ce:	2b80      	cmp	r3, #128	; 0x80
 80052d0:	d009      	beq.n	80052e6 <UART_SetConfig+0x1ba>
 80052d2:	2b80      	cmp	r3, #128	; 0x80
 80052d4:	d810      	bhi.n	80052f8 <UART_SetConfig+0x1cc>
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d002      	beq.n	80052e0 <UART_SetConfig+0x1b4>
 80052da:	2b40      	cmp	r3, #64	; 0x40
 80052dc:	d006      	beq.n	80052ec <UART_SetConfig+0x1c0>
 80052de:	e00b      	b.n	80052f8 <UART_SetConfig+0x1cc>
 80052e0:	2300      	movs	r3, #0
 80052e2:	76fb      	strb	r3, [r7, #27]
 80052e4:	e063      	b.n	80053ae <UART_SetConfig+0x282>
 80052e6:	2302      	movs	r3, #2
 80052e8:	76fb      	strb	r3, [r7, #27]
 80052ea:	e060      	b.n	80053ae <UART_SetConfig+0x282>
 80052ec:	2304      	movs	r3, #4
 80052ee:	76fb      	strb	r3, [r7, #27]
 80052f0:	e05d      	b.n	80053ae <UART_SetConfig+0x282>
 80052f2:	2308      	movs	r3, #8
 80052f4:	76fb      	strb	r3, [r7, #27]
 80052f6:	e05a      	b.n	80053ae <UART_SetConfig+0x282>
 80052f8:	2310      	movs	r3, #16
 80052fa:	76fb      	strb	r3, [r7, #27]
 80052fc:	e057      	b.n	80053ae <UART_SetConfig+0x282>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a49      	ldr	r2, [pc, #292]	; (8005428 <UART_SetConfig+0x2fc>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d125      	bne.n	8005354 <UART_SetConfig+0x228>
 8005308:	4b43      	ldr	r3, [pc, #268]	; (8005418 <UART_SetConfig+0x2ec>)
 800530a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800530e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005312:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005316:	d017      	beq.n	8005348 <UART_SetConfig+0x21c>
 8005318:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800531c:	d817      	bhi.n	800534e <UART_SetConfig+0x222>
 800531e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005322:	d00b      	beq.n	800533c <UART_SetConfig+0x210>
 8005324:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005328:	d811      	bhi.n	800534e <UART_SetConfig+0x222>
 800532a:	2b00      	cmp	r3, #0
 800532c:	d003      	beq.n	8005336 <UART_SetConfig+0x20a>
 800532e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005332:	d006      	beq.n	8005342 <UART_SetConfig+0x216>
 8005334:	e00b      	b.n	800534e <UART_SetConfig+0x222>
 8005336:	2300      	movs	r3, #0
 8005338:	76fb      	strb	r3, [r7, #27]
 800533a:	e038      	b.n	80053ae <UART_SetConfig+0x282>
 800533c:	2302      	movs	r3, #2
 800533e:	76fb      	strb	r3, [r7, #27]
 8005340:	e035      	b.n	80053ae <UART_SetConfig+0x282>
 8005342:	2304      	movs	r3, #4
 8005344:	76fb      	strb	r3, [r7, #27]
 8005346:	e032      	b.n	80053ae <UART_SetConfig+0x282>
 8005348:	2308      	movs	r3, #8
 800534a:	76fb      	strb	r3, [r7, #27]
 800534c:	e02f      	b.n	80053ae <UART_SetConfig+0x282>
 800534e:	2310      	movs	r3, #16
 8005350:	76fb      	strb	r3, [r7, #27]
 8005352:	e02c      	b.n	80053ae <UART_SetConfig+0x282>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a2d      	ldr	r2, [pc, #180]	; (8005410 <UART_SetConfig+0x2e4>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d125      	bne.n	80053aa <UART_SetConfig+0x27e>
 800535e:	4b2e      	ldr	r3, [pc, #184]	; (8005418 <UART_SetConfig+0x2ec>)
 8005360:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005364:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005368:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800536c:	d017      	beq.n	800539e <UART_SetConfig+0x272>
 800536e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005372:	d817      	bhi.n	80053a4 <UART_SetConfig+0x278>
 8005374:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005378:	d00b      	beq.n	8005392 <UART_SetConfig+0x266>
 800537a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800537e:	d811      	bhi.n	80053a4 <UART_SetConfig+0x278>
 8005380:	2b00      	cmp	r3, #0
 8005382:	d003      	beq.n	800538c <UART_SetConfig+0x260>
 8005384:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005388:	d006      	beq.n	8005398 <UART_SetConfig+0x26c>
 800538a:	e00b      	b.n	80053a4 <UART_SetConfig+0x278>
 800538c:	2300      	movs	r3, #0
 800538e:	76fb      	strb	r3, [r7, #27]
 8005390:	e00d      	b.n	80053ae <UART_SetConfig+0x282>
 8005392:	2302      	movs	r3, #2
 8005394:	76fb      	strb	r3, [r7, #27]
 8005396:	e00a      	b.n	80053ae <UART_SetConfig+0x282>
 8005398:	2304      	movs	r3, #4
 800539a:	76fb      	strb	r3, [r7, #27]
 800539c:	e007      	b.n	80053ae <UART_SetConfig+0x282>
 800539e:	2308      	movs	r3, #8
 80053a0:	76fb      	strb	r3, [r7, #27]
 80053a2:	e004      	b.n	80053ae <UART_SetConfig+0x282>
 80053a4:	2310      	movs	r3, #16
 80053a6:	76fb      	strb	r3, [r7, #27]
 80053a8:	e001      	b.n	80053ae <UART_SetConfig+0x282>
 80053aa:	2310      	movs	r3, #16
 80053ac:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a17      	ldr	r2, [pc, #92]	; (8005410 <UART_SetConfig+0x2e4>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	f040 8087 	bne.w	80054c8 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80053ba:	7efb      	ldrb	r3, [r7, #27]
 80053bc:	2b08      	cmp	r3, #8
 80053be:	d837      	bhi.n	8005430 <UART_SetConfig+0x304>
 80053c0:	a201      	add	r2, pc, #4	; (adr r2, 80053c8 <UART_SetConfig+0x29c>)
 80053c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c6:	bf00      	nop
 80053c8:	080053ed 	.word	0x080053ed
 80053cc:	08005431 	.word	0x08005431
 80053d0:	080053f5 	.word	0x080053f5
 80053d4:	08005431 	.word	0x08005431
 80053d8:	080053fb 	.word	0x080053fb
 80053dc:	08005431 	.word	0x08005431
 80053e0:	08005431 	.word	0x08005431
 80053e4:	08005431 	.word	0x08005431
 80053e8:	08005403 	.word	0x08005403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053ec:	f7fe f82e 	bl	800344c <HAL_RCC_GetPCLK1Freq>
 80053f0:	6178      	str	r0, [r7, #20]
        break;
 80053f2:	e022      	b.n	800543a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053f4:	4b0d      	ldr	r3, [pc, #52]	; (800542c <UART_SetConfig+0x300>)
 80053f6:	617b      	str	r3, [r7, #20]
        break;
 80053f8:	e01f      	b.n	800543a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053fa:	f7fd ff8f 	bl	800331c <HAL_RCC_GetSysClockFreq>
 80053fe:	6178      	str	r0, [r7, #20]
        break;
 8005400:	e01b      	b.n	800543a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005402:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005406:	617b      	str	r3, [r7, #20]
        break;
 8005408:	e017      	b.n	800543a <UART_SetConfig+0x30e>
 800540a:	bf00      	nop
 800540c:	efff69f3 	.word	0xefff69f3
 8005410:	40008000 	.word	0x40008000
 8005414:	40013800 	.word	0x40013800
 8005418:	40021000 	.word	0x40021000
 800541c:	40004400 	.word	0x40004400
 8005420:	40004800 	.word	0x40004800
 8005424:	40004c00 	.word	0x40004c00
 8005428:	40005000 	.word	0x40005000
 800542c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005430:	2300      	movs	r3, #0
 8005432:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	76bb      	strb	r3, [r7, #26]
        break;
 8005438:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	2b00      	cmp	r3, #0
 800543e:	f000 80f1 	beq.w	8005624 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685a      	ldr	r2, [r3, #4]
 8005446:	4613      	mov	r3, r2
 8005448:	005b      	lsls	r3, r3, #1
 800544a:	4413      	add	r3, r2
 800544c:	697a      	ldr	r2, [r7, #20]
 800544e:	429a      	cmp	r2, r3
 8005450:	d305      	bcc.n	800545e <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005458:	697a      	ldr	r2, [r7, #20]
 800545a:	429a      	cmp	r2, r3
 800545c:	d902      	bls.n	8005464 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	76bb      	strb	r3, [r7, #26]
 8005462:	e0df      	b.n	8005624 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	4618      	mov	r0, r3
 8005468:	f04f 0100 	mov.w	r1, #0
 800546c:	f04f 0200 	mov.w	r2, #0
 8005470:	f04f 0300 	mov.w	r3, #0
 8005474:	020b      	lsls	r3, r1, #8
 8005476:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800547a:	0202      	lsls	r2, r0, #8
 800547c:	6879      	ldr	r1, [r7, #4]
 800547e:	6849      	ldr	r1, [r1, #4]
 8005480:	0849      	lsrs	r1, r1, #1
 8005482:	4608      	mov	r0, r1
 8005484:	f04f 0100 	mov.w	r1, #0
 8005488:	1814      	adds	r4, r2, r0
 800548a:	eb43 0501 	adc.w	r5, r3, r1
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	461a      	mov	r2, r3
 8005494:	f04f 0300 	mov.w	r3, #0
 8005498:	4620      	mov	r0, r4
 800549a:	4629      	mov	r1, r5
 800549c:	f7fa fee8 	bl	8000270 <__aeabi_uldivmod>
 80054a0:	4602      	mov	r2, r0
 80054a2:	460b      	mov	r3, r1
 80054a4:	4613      	mov	r3, r2
 80054a6:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054ae:	d308      	bcc.n	80054c2 <UART_SetConfig+0x396>
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054b6:	d204      	bcs.n	80054c2 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	60da      	str	r2, [r3, #12]
 80054c0:	e0b0      	b.n	8005624 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	76bb      	strb	r3, [r7, #26]
 80054c6:	e0ad      	b.n	8005624 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	69db      	ldr	r3, [r3, #28]
 80054cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054d0:	d15c      	bne.n	800558c <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80054d2:	7efb      	ldrb	r3, [r7, #27]
 80054d4:	2b08      	cmp	r3, #8
 80054d6:	d828      	bhi.n	800552a <UART_SetConfig+0x3fe>
 80054d8:	a201      	add	r2, pc, #4	; (adr r2, 80054e0 <UART_SetConfig+0x3b4>)
 80054da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054de:	bf00      	nop
 80054e0:	08005505 	.word	0x08005505
 80054e4:	0800550d 	.word	0x0800550d
 80054e8:	08005515 	.word	0x08005515
 80054ec:	0800552b 	.word	0x0800552b
 80054f0:	0800551b 	.word	0x0800551b
 80054f4:	0800552b 	.word	0x0800552b
 80054f8:	0800552b 	.word	0x0800552b
 80054fc:	0800552b 	.word	0x0800552b
 8005500:	08005523 	.word	0x08005523
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005504:	f7fd ffa2 	bl	800344c <HAL_RCC_GetPCLK1Freq>
 8005508:	6178      	str	r0, [r7, #20]
        break;
 800550a:	e013      	b.n	8005534 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800550c:	f7fd ffb4 	bl	8003478 <HAL_RCC_GetPCLK2Freq>
 8005510:	6178      	str	r0, [r7, #20]
        break;
 8005512:	e00f      	b.n	8005534 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005514:	4b49      	ldr	r3, [pc, #292]	; (800563c <UART_SetConfig+0x510>)
 8005516:	617b      	str	r3, [r7, #20]
        break;
 8005518:	e00c      	b.n	8005534 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800551a:	f7fd feff 	bl	800331c <HAL_RCC_GetSysClockFreq>
 800551e:	6178      	str	r0, [r7, #20]
        break;
 8005520:	e008      	b.n	8005534 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005522:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005526:	617b      	str	r3, [r7, #20]
        break;
 8005528:	e004      	b.n	8005534 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800552a:	2300      	movs	r3, #0
 800552c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	76bb      	strb	r3, [r7, #26]
        break;
 8005532:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d074      	beq.n	8005624 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	005a      	lsls	r2, r3, #1
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	085b      	lsrs	r3, r3, #1
 8005544:	441a      	add	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	fbb2 f3f3 	udiv	r3, r2, r3
 800554e:	b29b      	uxth	r3, r3
 8005550:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	2b0f      	cmp	r3, #15
 8005556:	d916      	bls.n	8005586 <UART_SetConfig+0x45a>
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800555e:	d212      	bcs.n	8005586 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	b29b      	uxth	r3, r3
 8005564:	f023 030f 	bic.w	r3, r3, #15
 8005568:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	085b      	lsrs	r3, r3, #1
 800556e:	b29b      	uxth	r3, r3
 8005570:	f003 0307 	and.w	r3, r3, #7
 8005574:	b29a      	uxth	r2, r3
 8005576:	89fb      	ldrh	r3, [r7, #14]
 8005578:	4313      	orrs	r3, r2
 800557a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	89fa      	ldrh	r2, [r7, #14]
 8005582:	60da      	str	r2, [r3, #12]
 8005584:	e04e      	b.n	8005624 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	76bb      	strb	r3, [r7, #26]
 800558a:	e04b      	b.n	8005624 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800558c:	7efb      	ldrb	r3, [r7, #27]
 800558e:	2b08      	cmp	r3, #8
 8005590:	d827      	bhi.n	80055e2 <UART_SetConfig+0x4b6>
 8005592:	a201      	add	r2, pc, #4	; (adr r2, 8005598 <UART_SetConfig+0x46c>)
 8005594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005598:	080055bd 	.word	0x080055bd
 800559c:	080055c5 	.word	0x080055c5
 80055a0:	080055cd 	.word	0x080055cd
 80055a4:	080055e3 	.word	0x080055e3
 80055a8:	080055d3 	.word	0x080055d3
 80055ac:	080055e3 	.word	0x080055e3
 80055b0:	080055e3 	.word	0x080055e3
 80055b4:	080055e3 	.word	0x080055e3
 80055b8:	080055db 	.word	0x080055db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055bc:	f7fd ff46 	bl	800344c <HAL_RCC_GetPCLK1Freq>
 80055c0:	6178      	str	r0, [r7, #20]
        break;
 80055c2:	e013      	b.n	80055ec <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055c4:	f7fd ff58 	bl	8003478 <HAL_RCC_GetPCLK2Freq>
 80055c8:	6178      	str	r0, [r7, #20]
        break;
 80055ca:	e00f      	b.n	80055ec <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055cc:	4b1b      	ldr	r3, [pc, #108]	; (800563c <UART_SetConfig+0x510>)
 80055ce:	617b      	str	r3, [r7, #20]
        break;
 80055d0:	e00c      	b.n	80055ec <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055d2:	f7fd fea3 	bl	800331c <HAL_RCC_GetSysClockFreq>
 80055d6:	6178      	str	r0, [r7, #20]
        break;
 80055d8:	e008      	b.n	80055ec <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055de:	617b      	str	r3, [r7, #20]
        break;
 80055e0:	e004      	b.n	80055ec <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	76bb      	strb	r3, [r7, #26]
        break;
 80055ea:	bf00      	nop
    }

    if (pclk != 0U)
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d018      	beq.n	8005624 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	085a      	lsrs	r2, r3, #1
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	441a      	add	r2, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	fbb2 f3f3 	udiv	r3, r2, r3
 8005604:	b29b      	uxth	r3, r3
 8005606:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	2b0f      	cmp	r3, #15
 800560c:	d908      	bls.n	8005620 <UART_SetConfig+0x4f4>
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005614:	d204      	bcs.n	8005620 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	60da      	str	r2, [r3, #12]
 800561e:	e001      	b.n	8005624 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005630:	7ebb      	ldrb	r3, [r7, #26]
}
 8005632:	4618      	mov	r0, r3
 8005634:	3720      	adds	r7, #32
 8005636:	46bd      	mov	sp, r7
 8005638:	bdb0      	pop	{r4, r5, r7, pc}
 800563a:	bf00      	nop
 800563c:	00f42400 	.word	0x00f42400

08005640 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564c:	f003 0301 	and.w	r3, r3, #1
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00a      	beq.n	800566a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566e:	f003 0302 	and.w	r3, r3, #2
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00a      	beq.n	800568c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	430a      	orrs	r2, r1
 800568a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005690:	f003 0304 	and.w	r3, r3, #4
 8005694:	2b00      	cmp	r3, #0
 8005696:	d00a      	beq.n	80056ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	430a      	orrs	r2, r1
 80056ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b2:	f003 0308 	and.w	r3, r3, #8
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00a      	beq.n	80056d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	430a      	orrs	r2, r1
 80056ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d4:	f003 0310 	and.w	r3, r3, #16
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d00a      	beq.n	80056f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f6:	f003 0320 	and.w	r3, r3, #32
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d00a      	beq.n	8005714 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	430a      	orrs	r2, r1
 8005712:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800571c:	2b00      	cmp	r3, #0
 800571e:	d01a      	beq.n	8005756 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	430a      	orrs	r2, r1
 8005734:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800573e:	d10a      	bne.n	8005756 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	430a      	orrs	r2, r1
 8005754:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00a      	beq.n	8005778 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	430a      	orrs	r2, r1
 8005776:	605a      	str	r2, [r3, #4]
  }
}
 8005778:	bf00      	nop
 800577a:	370c      	adds	r7, #12
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b086      	sub	sp, #24
 8005788:	af02      	add	r7, sp, #8
 800578a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005794:	f7fb fbfc 	bl	8000f90 <HAL_GetTick>
 8005798:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0308 	and.w	r3, r3, #8
 80057a4:	2b08      	cmp	r3, #8
 80057a6:	d10e      	bne.n	80057c6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 f82d 	bl	8005816 <UART_WaitOnFlagUntilTimeout>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e023      	b.n	800580e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0304 	and.w	r3, r3, #4
 80057d0:	2b04      	cmp	r3, #4
 80057d2:	d10e      	bne.n	80057f2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f817 	bl	8005816 <UART_WaitOnFlagUntilTimeout>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d001      	beq.n	80057f2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e00d      	b.n	800580e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2220      	movs	r2, #32
 80057f6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2220      	movs	r2, #32
 80057fc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}
 800580e:	4618      	mov	r0, r3
 8005810:	3710      	adds	r7, #16
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}

08005816 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	b084      	sub	sp, #16
 800581a:	af00      	add	r7, sp, #0
 800581c:	60f8      	str	r0, [r7, #12]
 800581e:	60b9      	str	r1, [r7, #8]
 8005820:	603b      	str	r3, [r7, #0]
 8005822:	4613      	mov	r3, r2
 8005824:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005826:	e05e      	b.n	80058e6 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800582e:	d05a      	beq.n	80058e6 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005830:	f7fb fbae 	bl	8000f90 <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	69ba      	ldr	r2, [r7, #24]
 800583c:	429a      	cmp	r2, r3
 800583e:	d302      	bcc.n	8005846 <UART_WaitOnFlagUntilTimeout+0x30>
 8005840:	69bb      	ldr	r3, [r7, #24]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d11b      	bne.n	800587e <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005854:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	689a      	ldr	r2, [r3, #8]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f022 0201 	bic.w	r2, r2, #1
 8005864:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2220      	movs	r2, #32
 800586a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2220      	movs	r2, #32
 8005870:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800587a:	2303      	movs	r3, #3
 800587c:	e043      	b.n	8005906 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 0304 	and.w	r3, r3, #4
 8005888:	2b00      	cmp	r3, #0
 800588a:	d02c      	beq.n	80058e6 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	69db      	ldr	r3, [r3, #28]
 8005892:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005896:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800589a:	d124      	bne.n	80058e6 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058a4:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80058b4:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	689a      	ldr	r2, [r3, #8]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f022 0201 	bic.w	r2, r2, #1
 80058c4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2220      	movs	r2, #32
 80058ca:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2220      	movs	r2, #32
 80058d0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2220      	movs	r2, #32
 80058d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e00f      	b.n	8005906 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	69da      	ldr	r2, [r3, #28]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	4013      	ands	r3, r2
 80058f0:	68ba      	ldr	r2, [r7, #8]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	bf0c      	ite	eq
 80058f6:	2301      	moveq	r3, #1
 80058f8:	2300      	movne	r3, #0
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	461a      	mov	r2, r3
 80058fe:	79fb      	ldrb	r3, [r7, #7]
 8005900:	429a      	cmp	r2, r3
 8005902:	d091      	beq.n	8005828 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
	...

08005910 <__NVIC_SetPriority>:
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	4603      	mov	r3, r0
 8005918:	6039      	str	r1, [r7, #0]
 800591a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800591c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005920:	2b00      	cmp	r3, #0
 8005922:	db0a      	blt.n	800593a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	b2da      	uxtb	r2, r3
 8005928:	490c      	ldr	r1, [pc, #48]	; (800595c <__NVIC_SetPriority+0x4c>)
 800592a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800592e:	0112      	lsls	r2, r2, #4
 8005930:	b2d2      	uxtb	r2, r2
 8005932:	440b      	add	r3, r1
 8005934:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005938:	e00a      	b.n	8005950 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	b2da      	uxtb	r2, r3
 800593e:	4908      	ldr	r1, [pc, #32]	; (8005960 <__NVIC_SetPriority+0x50>)
 8005940:	79fb      	ldrb	r3, [r7, #7]
 8005942:	f003 030f 	and.w	r3, r3, #15
 8005946:	3b04      	subs	r3, #4
 8005948:	0112      	lsls	r2, r2, #4
 800594a:	b2d2      	uxtb	r2, r2
 800594c:	440b      	add	r3, r1
 800594e:	761a      	strb	r2, [r3, #24]
}
 8005950:	bf00      	nop
 8005952:	370c      	adds	r7, #12
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr
 800595c:	e000e100 	.word	0xe000e100
 8005960:	e000ed00 	.word	0xe000ed00

08005964 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005964:	b580      	push	{r7, lr}
 8005966:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005968:	4b05      	ldr	r3, [pc, #20]	; (8005980 <SysTick_Handler+0x1c>)
 800596a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800596c:	f001 fcfe 	bl	800736c <xTaskGetSchedulerState>
 8005970:	4603      	mov	r3, r0
 8005972:	2b01      	cmp	r3, #1
 8005974:	d001      	beq.n	800597a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005976:	f002 fae7 	bl	8007f48 <xPortSysTickHandler>
  }
}
 800597a:	bf00      	nop
 800597c:	bd80      	pop	{r7, pc}
 800597e:	bf00      	nop
 8005980:	e000e010 	.word	0xe000e010

08005984 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005984:	b580      	push	{r7, lr}
 8005986:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005988:	2100      	movs	r1, #0
 800598a:	f06f 0004 	mvn.w	r0, #4
 800598e:	f7ff ffbf 	bl	8005910 <__NVIC_SetPriority>
#endif
}
 8005992:	bf00      	nop
 8005994:	bd80      	pop	{r7, pc}
	...

08005998 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800599e:	f3ef 8305 	mrs	r3, IPSR
 80059a2:	603b      	str	r3, [r7, #0]
  return(result);
 80059a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d003      	beq.n	80059b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80059aa:	f06f 0305 	mvn.w	r3, #5
 80059ae:	607b      	str	r3, [r7, #4]
 80059b0:	e00c      	b.n	80059cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80059b2:	4b0a      	ldr	r3, [pc, #40]	; (80059dc <osKernelInitialize+0x44>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d105      	bne.n	80059c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80059ba:	4b08      	ldr	r3, [pc, #32]	; (80059dc <osKernelInitialize+0x44>)
 80059bc:	2201      	movs	r2, #1
 80059be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80059c0:	2300      	movs	r3, #0
 80059c2:	607b      	str	r3, [r7, #4]
 80059c4:	e002      	b.n	80059cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80059c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80059cc:	687b      	ldr	r3, [r7, #4]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	20000094 	.word	0x20000094

080059e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059e6:	f3ef 8305 	mrs	r3, IPSR
 80059ea:	603b      	str	r3, [r7, #0]
  return(result);
 80059ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d003      	beq.n	80059fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80059f2:	f06f 0305 	mvn.w	r3, #5
 80059f6:	607b      	str	r3, [r7, #4]
 80059f8:	e010      	b.n	8005a1c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80059fa:	4b0b      	ldr	r3, [pc, #44]	; (8005a28 <osKernelStart+0x48>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d109      	bne.n	8005a16 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005a02:	f7ff ffbf 	bl	8005984 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005a06:	4b08      	ldr	r3, [pc, #32]	; (8005a28 <osKernelStart+0x48>)
 8005a08:	2202      	movs	r2, #2
 8005a0a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005a0c:	f001 f866 	bl	8006adc <vTaskStartScheduler>
      stat = osOK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	607b      	str	r3, [r7, #4]
 8005a14:	e002      	b.n	8005a1c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005a16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a1c:	687b      	ldr	r3, [r7, #4]
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3708      	adds	r7, #8
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	20000094 	.word	0x20000094

08005a2c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b08e      	sub	sp, #56	; 0x38
 8005a30:	af04      	add	r7, sp, #16
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a3c:	f3ef 8305 	mrs	r3, IPSR
 8005a40:	617b      	str	r3, [r7, #20]
  return(result);
 8005a42:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d17e      	bne.n	8005b46 <osThreadNew+0x11a>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d07b      	beq.n	8005b46 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005a4e:	2380      	movs	r3, #128	; 0x80
 8005a50:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005a52:	2318      	movs	r3, #24
 8005a54:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005a56:	2300      	movs	r3, #0
 8005a58:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005a5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a5e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d045      	beq.n	8005af2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d002      	beq.n	8005a74 <osThreadNew+0x48>
        name = attr->name;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d002      	beq.n	8005a82 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d008      	beq.n	8005a9a <osThreadNew+0x6e>
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	2b38      	cmp	r3, #56	; 0x38
 8005a8c:	d805      	bhi.n	8005a9a <osThreadNew+0x6e>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f003 0301 	and.w	r3, r3, #1
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d001      	beq.n	8005a9e <osThreadNew+0x72>
        return (NULL);
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	e054      	b.n	8005b48 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	089b      	lsrs	r3, r3, #2
 8005aac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00e      	beq.n	8005ad4 <osThreadNew+0xa8>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	2b5b      	cmp	r3, #91	; 0x5b
 8005abc:	d90a      	bls.n	8005ad4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d006      	beq.n	8005ad4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <osThreadNew+0xa8>
        mem = 1;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	61bb      	str	r3, [r7, #24]
 8005ad2:	e010      	b.n	8005af6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d10c      	bne.n	8005af6 <osThreadNew+0xca>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d108      	bne.n	8005af6 <osThreadNew+0xca>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	691b      	ldr	r3, [r3, #16]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d104      	bne.n	8005af6 <osThreadNew+0xca>
          mem = 0;
 8005aec:	2300      	movs	r3, #0
 8005aee:	61bb      	str	r3, [r7, #24]
 8005af0:	e001      	b.n	8005af6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005af2:	2300      	movs	r3, #0
 8005af4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d110      	bne.n	8005b1e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b04:	9202      	str	r2, [sp, #8]
 8005b06:	9301      	str	r3, [sp, #4]
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	9300      	str	r3, [sp, #0]
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	6a3a      	ldr	r2, [r7, #32]
 8005b10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f000 fe0c 	bl	8006730 <xTaskCreateStatic>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	613b      	str	r3, [r7, #16]
 8005b1c:	e013      	b.n	8005b46 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d110      	bne.n	8005b46 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005b24:	6a3b      	ldr	r3, [r7, #32]
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	f107 0310 	add.w	r3, r7, #16
 8005b2c:	9301      	str	r3, [sp, #4]
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	9300      	str	r3, [sp, #0]
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 fe57 	bl	80067ea <xTaskCreate>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d001      	beq.n	8005b46 <osThreadNew+0x11a>
            hTask = NULL;
 8005b42:	2300      	movs	r3, #0
 8005b44:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005b46:	693b      	ldr	r3, [r7, #16]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3728      	adds	r7, #40	; 0x28
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b58:	f3ef 8305 	mrs	r3, IPSR
 8005b5c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b5e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d003      	beq.n	8005b6c <osDelay+0x1c>
    stat = osErrorISR;
 8005b64:	f06f 0305 	mvn.w	r3, #5
 8005b68:	60fb      	str	r3, [r7, #12]
 8005b6a:	e007      	b.n	8005b7c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d002      	beq.n	8005b7c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 ff7c 	bl	8006a74 <vTaskDelay>
    }
  }

  return (stat);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3710      	adds	r7, #16
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
	...

08005b88 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4a07      	ldr	r2, [pc, #28]	; (8005bb4 <vApplicationGetIdleTaskMemory+0x2c>)
 8005b98:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	4a06      	ldr	r2, [pc, #24]	; (8005bb8 <vApplicationGetIdleTaskMemory+0x30>)
 8005b9e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2280      	movs	r2, #128	; 0x80
 8005ba4:	601a      	str	r2, [r3, #0]
}
 8005ba6:	bf00      	nop
 8005ba8:	3714      	adds	r7, #20
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr
 8005bb2:	bf00      	nop
 8005bb4:	20000098 	.word	0x20000098
 8005bb8:	200000f4 	.word	0x200000f4

08005bbc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	4a07      	ldr	r2, [pc, #28]	; (8005be8 <vApplicationGetTimerTaskMemory+0x2c>)
 8005bcc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	4a06      	ldr	r2, [pc, #24]	; (8005bec <vApplicationGetTimerTaskMemory+0x30>)
 8005bd2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005bda:	601a      	str	r2, [r3, #0]
}
 8005bdc:	bf00      	nop
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr
 8005be8:	200002f4 	.word	0x200002f4
 8005bec:	20000350 	.word	0x20000350

08005bf0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f103 0208 	add.w	r2, r3, #8
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f103 0208 	add.w	r2, r3, #8
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f103 0208 	add.w	r2, r3, #8
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005c24:	bf00      	nop
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005c3e:	bf00      	nop
 8005c40:	370c      	adds	r7, #12
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr

08005c4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b085      	sub	sp, #20
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
 8005c52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	689a      	ldr	r2, [r3, #8]
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	683a      	ldr	r2, [r7, #0]
 8005c6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	683a      	ldr	r2, [r7, #0]
 8005c74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	1c5a      	adds	r2, r3, #1
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	601a      	str	r2, [r3, #0]
}
 8005c86:	bf00      	nop
 8005c88:	3714      	adds	r7, #20
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr

08005c92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c92:	b480      	push	{r7}
 8005c94:	b085      	sub	sp, #20
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
 8005c9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ca8:	d103      	bne.n	8005cb2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	60fb      	str	r3, [r7, #12]
 8005cb0:	e00c      	b.n	8005ccc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	3308      	adds	r3, #8
 8005cb6:	60fb      	str	r3, [r7, #12]
 8005cb8:	e002      	b.n	8005cc0 <vListInsert+0x2e>
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	60fb      	str	r3, [r7, #12]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68ba      	ldr	r2, [r7, #8]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d2f6      	bcs.n	8005cba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	685a      	ldr	r2, [r3, #4]
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	683a      	ldr	r2, [r7, #0]
 8005cda:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	683a      	ldr	r2, [r7, #0]
 8005ce6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	1c5a      	adds	r2, r3, #1
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	601a      	str	r2, [r3, #0]
}
 8005cf8:	bf00      	nop
 8005cfa:	3714      	adds	r7, #20
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005d04:	b480      	push	{r7}
 8005d06:	b085      	sub	sp, #20
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	6892      	ldr	r2, [r2, #8]
 8005d1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	6852      	ldr	r2, [r2, #4]
 8005d24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d103      	bne.n	8005d38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	689a      	ldr	r2, [r3, #8]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	1e5a      	subs	r2, r3, #1
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3714      	adds	r7, #20
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d10a      	bne.n	8005d82 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d70:	f383 8811 	msr	BASEPRI, r3
 8005d74:	f3bf 8f6f 	isb	sy
 8005d78:	f3bf 8f4f 	dsb	sy
 8005d7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005d7e:	bf00      	nop
 8005d80:	e7fe      	b.n	8005d80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005d82:	f002 f84f 	bl	8007e24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d8e:	68f9      	ldr	r1, [r7, #12]
 8005d90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005d92:	fb01 f303 	mul.w	r3, r1, r3
 8005d96:	441a      	add	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005db2:	3b01      	subs	r3, #1
 8005db4:	68f9      	ldr	r1, [r7, #12]
 8005db6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005db8:	fb01 f303 	mul.w	r3, r1, r3
 8005dbc:	441a      	add	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	22ff      	movs	r2, #255	; 0xff
 8005dc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	22ff      	movs	r2, #255	; 0xff
 8005dce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d114      	bne.n	8005e02 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d01a      	beq.n	8005e16 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	3310      	adds	r3, #16
 8005de4:	4618      	mov	r0, r3
 8005de6:	f001 f903 	bl	8006ff0 <xTaskRemoveFromEventList>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d012      	beq.n	8005e16 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005df0:	4b0c      	ldr	r3, [pc, #48]	; (8005e24 <xQueueGenericReset+0xcc>)
 8005df2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005df6:	601a      	str	r2, [r3, #0]
 8005df8:	f3bf 8f4f 	dsb	sy
 8005dfc:	f3bf 8f6f 	isb	sy
 8005e00:	e009      	b.n	8005e16 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	3310      	adds	r3, #16
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7ff fef2 	bl	8005bf0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	3324      	adds	r3, #36	; 0x24
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7ff feed 	bl	8005bf0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005e16:	f002 f835 	bl	8007e84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005e1a:	2301      	movs	r3, #1
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3710      	adds	r7, #16
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	e000ed04 	.word	0xe000ed04

08005e28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b08e      	sub	sp, #56	; 0x38
 8005e2c:	af02      	add	r7, sp, #8
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d10a      	bne.n	8005e52 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e40:	f383 8811 	msr	BASEPRI, r3
 8005e44:	f3bf 8f6f 	isb	sy
 8005e48:	f3bf 8f4f 	dsb	sy
 8005e4c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005e4e:	bf00      	nop
 8005e50:	e7fe      	b.n	8005e50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d10a      	bne.n	8005e6e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5c:	f383 8811 	msr	BASEPRI, r3
 8005e60:	f3bf 8f6f 	isb	sy
 8005e64:	f3bf 8f4f 	dsb	sy
 8005e68:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005e6a:	bf00      	nop
 8005e6c:	e7fe      	b.n	8005e6c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d002      	beq.n	8005e7a <xQueueGenericCreateStatic+0x52>
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d001      	beq.n	8005e7e <xQueueGenericCreateStatic+0x56>
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e000      	b.n	8005e80 <xQueueGenericCreateStatic+0x58>
 8005e7e:	2300      	movs	r3, #0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d10a      	bne.n	8005e9a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e88:	f383 8811 	msr	BASEPRI, r3
 8005e8c:	f3bf 8f6f 	isb	sy
 8005e90:	f3bf 8f4f 	dsb	sy
 8005e94:	623b      	str	r3, [r7, #32]
}
 8005e96:	bf00      	nop
 8005e98:	e7fe      	b.n	8005e98 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d102      	bne.n	8005ea6 <xQueueGenericCreateStatic+0x7e>
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d101      	bne.n	8005eaa <xQueueGenericCreateStatic+0x82>
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e000      	b.n	8005eac <xQueueGenericCreateStatic+0x84>
 8005eaa:	2300      	movs	r3, #0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d10a      	bne.n	8005ec6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb4:	f383 8811 	msr	BASEPRI, r3
 8005eb8:	f3bf 8f6f 	isb	sy
 8005ebc:	f3bf 8f4f 	dsb	sy
 8005ec0:	61fb      	str	r3, [r7, #28]
}
 8005ec2:	bf00      	nop
 8005ec4:	e7fe      	b.n	8005ec4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005ec6:	2350      	movs	r3, #80	; 0x50
 8005ec8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	2b50      	cmp	r3, #80	; 0x50
 8005ece:	d00a      	beq.n	8005ee6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ed4:	f383 8811 	msr	BASEPRI, r3
 8005ed8:	f3bf 8f6f 	isb	sy
 8005edc:	f3bf 8f4f 	dsb	sy
 8005ee0:	61bb      	str	r3, [r7, #24]
}
 8005ee2:	bf00      	nop
 8005ee4:	e7fe      	b.n	8005ee4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005ee6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00d      	beq.n	8005f0e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005efa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f00:	9300      	str	r3, [sp, #0]
 8005f02:	4613      	mov	r3, r2
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	68b9      	ldr	r1, [r7, #8]
 8005f08:	68f8      	ldr	r0, [r7, #12]
 8005f0a:	f000 f805 	bl	8005f18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3730      	adds	r7, #48	; 0x30
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
 8005f24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d103      	bne.n	8005f34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	69ba      	ldr	r2, [r7, #24]
 8005f30:	601a      	str	r2, [r3, #0]
 8005f32:	e002      	b.n	8005f3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	68ba      	ldr	r2, [r7, #8]
 8005f44:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005f46:	2101      	movs	r1, #1
 8005f48:	69b8      	ldr	r0, [r7, #24]
 8005f4a:	f7ff ff05 	bl	8005d58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005f4e:	69bb      	ldr	r3, [r7, #24]
 8005f50:	78fa      	ldrb	r2, [r7, #3]
 8005f52:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005f56:	bf00      	nop
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
	...

08005f60 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b08e      	sub	sp, #56	; 0x38
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
 8005f6c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d10a      	bne.n	8005f92 <xQueueGenericSend+0x32>
	__asm volatile
 8005f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f80:	f383 8811 	msr	BASEPRI, r3
 8005f84:	f3bf 8f6f 	isb	sy
 8005f88:	f3bf 8f4f 	dsb	sy
 8005f8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f8e:	bf00      	nop
 8005f90:	e7fe      	b.n	8005f90 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d103      	bne.n	8005fa0 <xQueueGenericSend+0x40>
 8005f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d101      	bne.n	8005fa4 <xQueueGenericSend+0x44>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e000      	b.n	8005fa6 <xQueueGenericSend+0x46>
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d10a      	bne.n	8005fc0 <xQueueGenericSend+0x60>
	__asm volatile
 8005faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fae:	f383 8811 	msr	BASEPRI, r3
 8005fb2:	f3bf 8f6f 	isb	sy
 8005fb6:	f3bf 8f4f 	dsb	sy
 8005fba:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005fbc:	bf00      	nop
 8005fbe:	e7fe      	b.n	8005fbe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d103      	bne.n	8005fce <xQueueGenericSend+0x6e>
 8005fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d101      	bne.n	8005fd2 <xQueueGenericSend+0x72>
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e000      	b.n	8005fd4 <xQueueGenericSend+0x74>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10a      	bne.n	8005fee <xQueueGenericSend+0x8e>
	__asm volatile
 8005fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fdc:	f383 8811 	msr	BASEPRI, r3
 8005fe0:	f3bf 8f6f 	isb	sy
 8005fe4:	f3bf 8f4f 	dsb	sy
 8005fe8:	623b      	str	r3, [r7, #32]
}
 8005fea:	bf00      	nop
 8005fec:	e7fe      	b.n	8005fec <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fee:	f001 f9bd 	bl	800736c <xTaskGetSchedulerState>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d102      	bne.n	8005ffe <xQueueGenericSend+0x9e>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d101      	bne.n	8006002 <xQueueGenericSend+0xa2>
 8005ffe:	2301      	movs	r3, #1
 8006000:	e000      	b.n	8006004 <xQueueGenericSend+0xa4>
 8006002:	2300      	movs	r3, #0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d10a      	bne.n	800601e <xQueueGenericSend+0xbe>
	__asm volatile
 8006008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800600c:	f383 8811 	msr	BASEPRI, r3
 8006010:	f3bf 8f6f 	isb	sy
 8006014:	f3bf 8f4f 	dsb	sy
 8006018:	61fb      	str	r3, [r7, #28]
}
 800601a:	bf00      	nop
 800601c:	e7fe      	b.n	800601c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800601e:	f001 ff01 	bl	8007e24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006024:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800602a:	429a      	cmp	r2, r3
 800602c:	d302      	bcc.n	8006034 <xQueueGenericSend+0xd4>
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b02      	cmp	r3, #2
 8006032:	d129      	bne.n	8006088 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006034:	683a      	ldr	r2, [r7, #0]
 8006036:	68b9      	ldr	r1, [r7, #8]
 8006038:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800603a:	f000 fa0b 	bl	8006454 <prvCopyDataToQueue>
 800603e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006044:	2b00      	cmp	r3, #0
 8006046:	d010      	beq.n	800606a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604a:	3324      	adds	r3, #36	; 0x24
 800604c:	4618      	mov	r0, r3
 800604e:	f000 ffcf 	bl	8006ff0 <xTaskRemoveFromEventList>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d013      	beq.n	8006080 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006058:	4b3f      	ldr	r3, [pc, #252]	; (8006158 <xQueueGenericSend+0x1f8>)
 800605a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800605e:	601a      	str	r2, [r3, #0]
 8006060:	f3bf 8f4f 	dsb	sy
 8006064:	f3bf 8f6f 	isb	sy
 8006068:	e00a      	b.n	8006080 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800606a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800606c:	2b00      	cmp	r3, #0
 800606e:	d007      	beq.n	8006080 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006070:	4b39      	ldr	r3, [pc, #228]	; (8006158 <xQueueGenericSend+0x1f8>)
 8006072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006076:	601a      	str	r2, [r3, #0]
 8006078:	f3bf 8f4f 	dsb	sy
 800607c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006080:	f001 ff00 	bl	8007e84 <vPortExitCritical>
				return pdPASS;
 8006084:	2301      	movs	r3, #1
 8006086:	e063      	b.n	8006150 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d103      	bne.n	8006096 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800608e:	f001 fef9 	bl	8007e84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006092:	2300      	movs	r3, #0
 8006094:	e05c      	b.n	8006150 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006098:	2b00      	cmp	r3, #0
 800609a:	d106      	bne.n	80060aa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800609c:	f107 0314 	add.w	r3, r7, #20
 80060a0:	4618      	mov	r0, r3
 80060a2:	f001 f809 	bl	80070b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80060a6:	2301      	movs	r3, #1
 80060a8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80060aa:	f001 feeb 	bl	8007e84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80060ae:	f000 fd7b 	bl	8006ba8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80060b2:	f001 feb7 	bl	8007e24 <vPortEnterCritical>
 80060b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80060bc:	b25b      	sxtb	r3, r3
 80060be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060c2:	d103      	bne.n	80060cc <xQueueGenericSend+0x16c>
 80060c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060d2:	b25b      	sxtb	r3, r3
 80060d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060d8:	d103      	bne.n	80060e2 <xQueueGenericSend+0x182>
 80060da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060dc:	2200      	movs	r2, #0
 80060de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060e2:	f001 fecf 	bl	8007e84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80060e6:	1d3a      	adds	r2, r7, #4
 80060e8:	f107 0314 	add.w	r3, r7, #20
 80060ec:	4611      	mov	r1, r2
 80060ee:	4618      	mov	r0, r3
 80060f0:	f000 fff8 	bl	80070e4 <xTaskCheckForTimeOut>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d124      	bne.n	8006144 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80060fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060fc:	f000 faa2 	bl	8006644 <prvIsQueueFull>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	d018      	beq.n	8006138 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006108:	3310      	adds	r3, #16
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	4611      	mov	r1, r2
 800610e:	4618      	mov	r0, r3
 8006110:	f000 ff1e 	bl	8006f50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006114:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006116:	f000 fa2d 	bl	8006574 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800611a:	f000 fd53 	bl	8006bc4 <xTaskResumeAll>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	f47f af7c 	bne.w	800601e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006126:	4b0c      	ldr	r3, [pc, #48]	; (8006158 <xQueueGenericSend+0x1f8>)
 8006128:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800612c:	601a      	str	r2, [r3, #0]
 800612e:	f3bf 8f4f 	dsb	sy
 8006132:	f3bf 8f6f 	isb	sy
 8006136:	e772      	b.n	800601e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006138:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800613a:	f000 fa1b 	bl	8006574 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800613e:	f000 fd41 	bl	8006bc4 <xTaskResumeAll>
 8006142:	e76c      	b.n	800601e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006144:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006146:	f000 fa15 	bl	8006574 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800614a:	f000 fd3b 	bl	8006bc4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800614e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006150:	4618      	mov	r0, r3
 8006152:	3738      	adds	r7, #56	; 0x38
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	e000ed04 	.word	0xe000ed04

0800615c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b090      	sub	sp, #64	; 0x40
 8006160:	af00      	add	r7, sp, #0
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	607a      	str	r2, [r7, #4]
 8006168:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800616e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006170:	2b00      	cmp	r3, #0
 8006172:	d10a      	bne.n	800618a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006178:	f383 8811 	msr	BASEPRI, r3
 800617c:	f3bf 8f6f 	isb	sy
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006186:	bf00      	nop
 8006188:	e7fe      	b.n	8006188 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d103      	bne.n	8006198 <xQueueGenericSendFromISR+0x3c>
 8006190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006194:	2b00      	cmp	r3, #0
 8006196:	d101      	bne.n	800619c <xQueueGenericSendFromISR+0x40>
 8006198:	2301      	movs	r3, #1
 800619a:	e000      	b.n	800619e <xQueueGenericSendFromISR+0x42>
 800619c:	2300      	movs	r3, #0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d10a      	bne.n	80061b8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80061a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a6:	f383 8811 	msr	BASEPRI, r3
 80061aa:	f3bf 8f6f 	isb	sy
 80061ae:	f3bf 8f4f 	dsb	sy
 80061b2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80061b4:	bf00      	nop
 80061b6:	e7fe      	b.n	80061b6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d103      	bne.n	80061c6 <xQueueGenericSendFromISR+0x6a>
 80061be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d101      	bne.n	80061ca <xQueueGenericSendFromISR+0x6e>
 80061c6:	2301      	movs	r3, #1
 80061c8:	e000      	b.n	80061cc <xQueueGenericSendFromISR+0x70>
 80061ca:	2300      	movs	r3, #0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d10a      	bne.n	80061e6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80061d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061d4:	f383 8811 	msr	BASEPRI, r3
 80061d8:	f3bf 8f6f 	isb	sy
 80061dc:	f3bf 8f4f 	dsb	sy
 80061e0:	623b      	str	r3, [r7, #32]
}
 80061e2:	bf00      	nop
 80061e4:	e7fe      	b.n	80061e4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80061e6:	f001 feff 	bl	8007fe8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80061ea:	f3ef 8211 	mrs	r2, BASEPRI
 80061ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f2:	f383 8811 	msr	BASEPRI, r3
 80061f6:	f3bf 8f6f 	isb	sy
 80061fa:	f3bf 8f4f 	dsb	sy
 80061fe:	61fa      	str	r2, [r7, #28]
 8006200:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006202:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006204:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800620a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800620c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800620e:	429a      	cmp	r2, r3
 8006210:	d302      	bcc.n	8006218 <xQueueGenericSendFromISR+0xbc>
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	2b02      	cmp	r3, #2
 8006216:	d12f      	bne.n	8006278 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800621a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800621e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006226:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006228:	683a      	ldr	r2, [r7, #0]
 800622a:	68b9      	ldr	r1, [r7, #8]
 800622c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800622e:	f000 f911 	bl	8006454 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006232:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006236:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800623a:	d112      	bne.n	8006262 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800623c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800623e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006240:	2b00      	cmp	r3, #0
 8006242:	d016      	beq.n	8006272 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006246:	3324      	adds	r3, #36	; 0x24
 8006248:	4618      	mov	r0, r3
 800624a:	f000 fed1 	bl	8006ff0 <xTaskRemoveFromEventList>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d00e      	beq.n	8006272 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d00b      	beq.n	8006272 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2201      	movs	r2, #1
 800625e:	601a      	str	r2, [r3, #0]
 8006260:	e007      	b.n	8006272 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006262:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006266:	3301      	adds	r3, #1
 8006268:	b2db      	uxtb	r3, r3
 800626a:	b25a      	sxtb	r2, r3
 800626c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800626e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006272:	2301      	movs	r3, #1
 8006274:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006276:	e001      	b.n	800627c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006278:	2300      	movs	r3, #0
 800627a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800627c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800627e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006286:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006288:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800628a:	4618      	mov	r0, r3
 800628c:	3740      	adds	r7, #64	; 0x40
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
	...

08006294 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b08c      	sub	sp, #48	; 0x30
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80062a0:	2300      	movs	r3, #0
 80062a2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80062a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d10a      	bne.n	80062c4 <xQueueReceive+0x30>
	__asm volatile
 80062ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b2:	f383 8811 	msr	BASEPRI, r3
 80062b6:	f3bf 8f6f 	isb	sy
 80062ba:	f3bf 8f4f 	dsb	sy
 80062be:	623b      	str	r3, [r7, #32]
}
 80062c0:	bf00      	nop
 80062c2:	e7fe      	b.n	80062c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d103      	bne.n	80062d2 <xQueueReceive+0x3e>
 80062ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d101      	bne.n	80062d6 <xQueueReceive+0x42>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e000      	b.n	80062d8 <xQueueReceive+0x44>
 80062d6:	2300      	movs	r3, #0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10a      	bne.n	80062f2 <xQueueReceive+0x5e>
	__asm volatile
 80062dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e0:	f383 8811 	msr	BASEPRI, r3
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	f3bf 8f4f 	dsb	sy
 80062ec:	61fb      	str	r3, [r7, #28]
}
 80062ee:	bf00      	nop
 80062f0:	e7fe      	b.n	80062f0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80062f2:	f001 f83b 	bl	800736c <xTaskGetSchedulerState>
 80062f6:	4603      	mov	r3, r0
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d102      	bne.n	8006302 <xQueueReceive+0x6e>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <xQueueReceive+0x72>
 8006302:	2301      	movs	r3, #1
 8006304:	e000      	b.n	8006308 <xQueueReceive+0x74>
 8006306:	2300      	movs	r3, #0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d10a      	bne.n	8006322 <xQueueReceive+0x8e>
	__asm volatile
 800630c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006310:	f383 8811 	msr	BASEPRI, r3
 8006314:	f3bf 8f6f 	isb	sy
 8006318:	f3bf 8f4f 	dsb	sy
 800631c:	61bb      	str	r3, [r7, #24]
}
 800631e:	bf00      	nop
 8006320:	e7fe      	b.n	8006320 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006322:	f001 fd7f 	bl	8007e24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800632c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632e:	2b00      	cmp	r3, #0
 8006330:	d01f      	beq.n	8006372 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006332:	68b9      	ldr	r1, [r7, #8]
 8006334:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006336:	f000 f8f7 	bl	8006528 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800633a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800633c:	1e5a      	subs	r2, r3, #1
 800633e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006340:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d00f      	beq.n	800636a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800634a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800634c:	3310      	adds	r3, #16
 800634e:	4618      	mov	r0, r3
 8006350:	f000 fe4e 	bl	8006ff0 <xTaskRemoveFromEventList>
 8006354:	4603      	mov	r3, r0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d007      	beq.n	800636a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800635a:	4b3d      	ldr	r3, [pc, #244]	; (8006450 <xQueueReceive+0x1bc>)
 800635c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006360:	601a      	str	r2, [r3, #0]
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800636a:	f001 fd8b 	bl	8007e84 <vPortExitCritical>
				return pdPASS;
 800636e:	2301      	movs	r3, #1
 8006370:	e069      	b.n	8006446 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d103      	bne.n	8006380 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006378:	f001 fd84 	bl	8007e84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800637c:	2300      	movs	r3, #0
 800637e:	e062      	b.n	8006446 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006382:	2b00      	cmp	r3, #0
 8006384:	d106      	bne.n	8006394 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006386:	f107 0310 	add.w	r3, r7, #16
 800638a:	4618      	mov	r0, r3
 800638c:	f000 fe94 	bl	80070b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006390:	2301      	movs	r3, #1
 8006392:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006394:	f001 fd76 	bl	8007e84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006398:	f000 fc06 	bl	8006ba8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800639c:	f001 fd42 	bl	8007e24 <vPortEnterCritical>
 80063a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80063a6:	b25b      	sxtb	r3, r3
 80063a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063ac:	d103      	bne.n	80063b6 <xQueueReceive+0x122>
 80063ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80063bc:	b25b      	sxtb	r3, r3
 80063be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063c2:	d103      	bne.n	80063cc <xQueueReceive+0x138>
 80063c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80063cc:	f001 fd5a 	bl	8007e84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80063d0:	1d3a      	adds	r2, r7, #4
 80063d2:	f107 0310 	add.w	r3, r7, #16
 80063d6:	4611      	mov	r1, r2
 80063d8:	4618      	mov	r0, r3
 80063da:	f000 fe83 	bl	80070e4 <xTaskCheckForTimeOut>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d123      	bne.n	800642c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063e6:	f000 f917 	bl	8006618 <prvIsQueueEmpty>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d017      	beq.n	8006420 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80063f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063f2:	3324      	adds	r3, #36	; 0x24
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	4611      	mov	r1, r2
 80063f8:	4618      	mov	r0, r3
 80063fa:	f000 fda9 	bl	8006f50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80063fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006400:	f000 f8b8 	bl	8006574 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006404:	f000 fbde 	bl	8006bc4 <xTaskResumeAll>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d189      	bne.n	8006322 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800640e:	4b10      	ldr	r3, [pc, #64]	; (8006450 <xQueueReceive+0x1bc>)
 8006410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006414:	601a      	str	r2, [r3, #0]
 8006416:	f3bf 8f4f 	dsb	sy
 800641a:	f3bf 8f6f 	isb	sy
 800641e:	e780      	b.n	8006322 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006420:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006422:	f000 f8a7 	bl	8006574 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006426:	f000 fbcd 	bl	8006bc4 <xTaskResumeAll>
 800642a:	e77a      	b.n	8006322 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800642c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800642e:	f000 f8a1 	bl	8006574 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006432:	f000 fbc7 	bl	8006bc4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006436:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006438:	f000 f8ee 	bl	8006618 <prvIsQueueEmpty>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	f43f af6f 	beq.w	8006322 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006444:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006446:	4618      	mov	r0, r3
 8006448:	3730      	adds	r7, #48	; 0x30
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	e000ed04 	.word	0xe000ed04

08006454 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b086      	sub	sp, #24
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006460:	2300      	movs	r3, #0
 8006462:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006468:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10d      	bne.n	800648e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d14d      	bne.n	8006516 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	4618      	mov	r0, r3
 8006480:	f000 ff92 	bl	80073a8 <xTaskPriorityDisinherit>
 8006484:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	609a      	str	r2, [r3, #8]
 800648c:	e043      	b.n	8006516 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d119      	bne.n	80064c8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6858      	ldr	r0, [r3, #4]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649c:	461a      	mov	r2, r3
 800649e:	68b9      	ldr	r1, [r7, #8]
 80064a0:	f001 fff6 	bl	8008490 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	685a      	ldr	r2, [r3, #4]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ac:	441a      	add	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	685a      	ldr	r2, [r3, #4]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d32b      	bcc.n	8006516 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	605a      	str	r2, [r3, #4]
 80064c6:	e026      	b.n	8006516 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	68d8      	ldr	r0, [r3, #12]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d0:	461a      	mov	r2, r3
 80064d2:	68b9      	ldr	r1, [r7, #8]
 80064d4:	f001 ffdc 	bl	8008490 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	68da      	ldr	r2, [r3, #12]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e0:	425b      	negs	r3, r3
 80064e2:	441a      	add	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	68da      	ldr	r2, [r3, #12]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d207      	bcs.n	8006504 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	689a      	ldr	r2, [r3, #8]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fc:	425b      	negs	r3, r3
 80064fe:	441a      	add	r2, r3
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b02      	cmp	r3, #2
 8006508:	d105      	bne.n	8006516 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d002      	beq.n	8006516 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	3b01      	subs	r3, #1
 8006514:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	1c5a      	adds	r2, r3, #1
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800651e:	697b      	ldr	r3, [r7, #20]
}
 8006520:	4618      	mov	r0, r3
 8006522:	3718      	adds	r7, #24
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}

08006528 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006536:	2b00      	cmp	r3, #0
 8006538:	d018      	beq.n	800656c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	68da      	ldr	r2, [r3, #12]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006542:	441a      	add	r2, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	68da      	ldr	r2, [r3, #12]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	429a      	cmp	r2, r3
 8006552:	d303      	bcc.n	800655c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	68d9      	ldr	r1, [r3, #12]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006564:	461a      	mov	r2, r3
 8006566:	6838      	ldr	r0, [r7, #0]
 8006568:	f001 ff92 	bl	8008490 <memcpy>
	}
}
 800656c:	bf00      	nop
 800656e:	3708      	adds	r7, #8
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800657c:	f001 fc52 	bl	8007e24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006586:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006588:	e011      	b.n	80065ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658e:	2b00      	cmp	r3, #0
 8006590:	d012      	beq.n	80065b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	3324      	adds	r3, #36	; 0x24
 8006596:	4618      	mov	r0, r3
 8006598:	f000 fd2a 	bl	8006ff0 <xTaskRemoveFromEventList>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d001      	beq.n	80065a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80065a2:	f000 fe01 	bl	80071a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80065a6:	7bfb      	ldrb	r3, [r7, #15]
 80065a8:	3b01      	subs	r3, #1
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80065ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	dce9      	bgt.n	800658a <prvUnlockQueue+0x16>
 80065b6:	e000      	b.n	80065ba <prvUnlockQueue+0x46>
					break;
 80065b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	22ff      	movs	r2, #255	; 0xff
 80065be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80065c2:	f001 fc5f 	bl	8007e84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80065c6:	f001 fc2d 	bl	8007e24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065d2:	e011      	b.n	80065f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d012      	beq.n	8006602 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	3310      	adds	r3, #16
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 fd05 	bl	8006ff0 <xTaskRemoveFromEventList>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d001      	beq.n	80065f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80065ec:	f000 fddc 	bl	80071a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80065f0:	7bbb      	ldrb	r3, [r7, #14]
 80065f2:	3b01      	subs	r3, #1
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	dce9      	bgt.n	80065d4 <prvUnlockQueue+0x60>
 8006600:	e000      	b.n	8006604 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006602:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	22ff      	movs	r2, #255	; 0xff
 8006608:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800660c:	f001 fc3a 	bl	8007e84 <vPortExitCritical>
}
 8006610:	bf00      	nop
 8006612:	3710      	adds	r7, #16
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006620:	f001 fc00 	bl	8007e24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006628:	2b00      	cmp	r3, #0
 800662a:	d102      	bne.n	8006632 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800662c:	2301      	movs	r3, #1
 800662e:	60fb      	str	r3, [r7, #12]
 8006630:	e001      	b.n	8006636 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006632:	2300      	movs	r3, #0
 8006634:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006636:	f001 fc25 	bl	8007e84 <vPortExitCritical>

	return xReturn;
 800663a:	68fb      	ldr	r3, [r7, #12]
}
 800663c:	4618      	mov	r0, r3
 800663e:	3710      	adds	r7, #16
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b084      	sub	sp, #16
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800664c:	f001 fbea 	bl	8007e24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006658:	429a      	cmp	r2, r3
 800665a:	d102      	bne.n	8006662 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800665c:	2301      	movs	r3, #1
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	e001      	b.n	8006666 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006662:	2300      	movs	r3, #0
 8006664:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006666:	f001 fc0d 	bl	8007e84 <vPortExitCritical>

	return xReturn;
 800666a:	68fb      	ldr	r3, [r7, #12]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3710      	adds	r7, #16
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006674:	b480      	push	{r7}
 8006676:	b085      	sub	sp, #20
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800667e:	2300      	movs	r3, #0
 8006680:	60fb      	str	r3, [r7, #12]
 8006682:	e014      	b.n	80066ae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006684:	4a0f      	ldr	r2, [pc, #60]	; (80066c4 <vQueueAddToRegistry+0x50>)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10b      	bne.n	80066a8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006690:	490c      	ldr	r1, [pc, #48]	; (80066c4 <vQueueAddToRegistry+0x50>)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800669a:	4a0a      	ldr	r2, [pc, #40]	; (80066c4 <vQueueAddToRegistry+0x50>)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	00db      	lsls	r3, r3, #3
 80066a0:	4413      	add	r3, r2
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80066a6:	e006      	b.n	80066b6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	3301      	adds	r3, #1
 80066ac:	60fb      	str	r3, [r7, #12]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2b07      	cmp	r3, #7
 80066b2:	d9e7      	bls.n	8006684 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80066b4:	bf00      	nop
 80066b6:	bf00      	nop
 80066b8:	3714      	adds	r7, #20
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	200022f0 	.word	0x200022f0

080066c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b086      	sub	sp, #24
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80066d8:	f001 fba4 	bl	8007e24 <vPortEnterCritical>
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066e2:	b25b      	sxtb	r3, r3
 80066e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066e8:	d103      	bne.n	80066f2 <vQueueWaitForMessageRestricted+0x2a>
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066f8:	b25b      	sxtb	r3, r3
 80066fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066fe:	d103      	bne.n	8006708 <vQueueWaitForMessageRestricted+0x40>
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006708:	f001 fbbc 	bl	8007e84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006710:	2b00      	cmp	r3, #0
 8006712:	d106      	bne.n	8006722 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	3324      	adds	r3, #36	; 0x24
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	68b9      	ldr	r1, [r7, #8]
 800671c:	4618      	mov	r0, r3
 800671e:	f000 fc3b 	bl	8006f98 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006722:	6978      	ldr	r0, [r7, #20]
 8006724:	f7ff ff26 	bl	8006574 <prvUnlockQueue>
	}
 8006728:	bf00      	nop
 800672a:	3718      	adds	r7, #24
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006730:	b580      	push	{r7, lr}
 8006732:	b08e      	sub	sp, #56	; 0x38
 8006734:	af04      	add	r7, sp, #16
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
 800673c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800673e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10a      	bne.n	800675a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006748:	f383 8811 	msr	BASEPRI, r3
 800674c:	f3bf 8f6f 	isb	sy
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	623b      	str	r3, [r7, #32]
}
 8006756:	bf00      	nop
 8006758:	e7fe      	b.n	8006758 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800675a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800675c:	2b00      	cmp	r3, #0
 800675e:	d10a      	bne.n	8006776 <xTaskCreateStatic+0x46>
	__asm volatile
 8006760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006764:	f383 8811 	msr	BASEPRI, r3
 8006768:	f3bf 8f6f 	isb	sy
 800676c:	f3bf 8f4f 	dsb	sy
 8006770:	61fb      	str	r3, [r7, #28]
}
 8006772:	bf00      	nop
 8006774:	e7fe      	b.n	8006774 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006776:	235c      	movs	r3, #92	; 0x5c
 8006778:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	2b5c      	cmp	r3, #92	; 0x5c
 800677e:	d00a      	beq.n	8006796 <xTaskCreateStatic+0x66>
	__asm volatile
 8006780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006784:	f383 8811 	msr	BASEPRI, r3
 8006788:	f3bf 8f6f 	isb	sy
 800678c:	f3bf 8f4f 	dsb	sy
 8006790:	61bb      	str	r3, [r7, #24]
}
 8006792:	bf00      	nop
 8006794:	e7fe      	b.n	8006794 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006796:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800679a:	2b00      	cmp	r3, #0
 800679c:	d01e      	beq.n	80067dc <xTaskCreateStatic+0xac>
 800679e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d01b      	beq.n	80067dc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80067a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067a6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80067a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80067ac:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80067ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b0:	2202      	movs	r2, #2
 80067b2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80067b6:	2300      	movs	r3, #0
 80067b8:	9303      	str	r3, [sp, #12]
 80067ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067bc:	9302      	str	r3, [sp, #8]
 80067be:	f107 0314 	add.w	r3, r7, #20
 80067c2:	9301      	str	r3, [sp, #4]
 80067c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c6:	9300      	str	r3, [sp, #0]
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	687a      	ldr	r2, [r7, #4]
 80067cc:	68b9      	ldr	r1, [r7, #8]
 80067ce:	68f8      	ldr	r0, [r7, #12]
 80067d0:	f000 f850 	bl	8006874 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80067d6:	f000 f8dd 	bl	8006994 <prvAddNewTaskToReadyList>
 80067da:	e001      	b.n	80067e0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80067dc:	2300      	movs	r3, #0
 80067de:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80067e0:	697b      	ldr	r3, [r7, #20]
	}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3728      	adds	r7, #40	; 0x28
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}

080067ea <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b08c      	sub	sp, #48	; 0x30
 80067ee:	af04      	add	r7, sp, #16
 80067f0:	60f8      	str	r0, [r7, #12]
 80067f2:	60b9      	str	r1, [r7, #8]
 80067f4:	603b      	str	r3, [r7, #0]
 80067f6:	4613      	mov	r3, r2
 80067f8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80067fa:	88fb      	ldrh	r3, [r7, #6]
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	4618      	mov	r0, r3
 8006800:	f001 fc32 	bl	8008068 <pvPortMalloc>
 8006804:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00e      	beq.n	800682a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800680c:	205c      	movs	r0, #92	; 0x5c
 800680e:	f001 fc2b 	bl	8008068 <pvPortMalloc>
 8006812:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d003      	beq.n	8006822 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	697a      	ldr	r2, [r7, #20]
 800681e:	631a      	str	r2, [r3, #48]	; 0x30
 8006820:	e005      	b.n	800682e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006822:	6978      	ldr	r0, [r7, #20]
 8006824:	f001 fcec 	bl	8008200 <vPortFree>
 8006828:	e001      	b.n	800682e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800682a:	2300      	movs	r3, #0
 800682c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d017      	beq.n	8006864 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800683c:	88fa      	ldrh	r2, [r7, #6]
 800683e:	2300      	movs	r3, #0
 8006840:	9303      	str	r3, [sp, #12]
 8006842:	69fb      	ldr	r3, [r7, #28]
 8006844:	9302      	str	r3, [sp, #8]
 8006846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006848:	9301      	str	r3, [sp, #4]
 800684a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800684c:	9300      	str	r3, [sp, #0]
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	68b9      	ldr	r1, [r7, #8]
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f000 f80e 	bl	8006874 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006858:	69f8      	ldr	r0, [r7, #28]
 800685a:	f000 f89b 	bl	8006994 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800685e:	2301      	movs	r3, #1
 8006860:	61bb      	str	r3, [r7, #24]
 8006862:	e002      	b.n	800686a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006864:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006868:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800686a:	69bb      	ldr	r3, [r7, #24]
	}
 800686c:	4618      	mov	r0, r3
 800686e:	3720      	adds	r7, #32
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b088      	sub	sp, #32
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
 8006880:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006884:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	461a      	mov	r2, r3
 800688c:	21a5      	movs	r1, #165	; 0xa5
 800688e:	f001 fe0d 	bl	80084ac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800689c:	3b01      	subs	r3, #1
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	4413      	add	r3, r2
 80068a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80068a4:	69bb      	ldr	r3, [r7, #24]
 80068a6:	f023 0307 	bic.w	r3, r3, #7
 80068aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80068ac:	69bb      	ldr	r3, [r7, #24]
 80068ae:	f003 0307 	and.w	r3, r3, #7
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00a      	beq.n	80068cc <prvInitialiseNewTask+0x58>
	__asm volatile
 80068b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ba:	f383 8811 	msr	BASEPRI, r3
 80068be:	f3bf 8f6f 	isb	sy
 80068c2:	f3bf 8f4f 	dsb	sy
 80068c6:	617b      	str	r3, [r7, #20]
}
 80068c8:	bf00      	nop
 80068ca:	e7fe      	b.n	80068ca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d01f      	beq.n	8006912 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80068d2:	2300      	movs	r3, #0
 80068d4:	61fb      	str	r3, [r7, #28]
 80068d6:	e012      	b.n	80068fe <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80068d8:	68ba      	ldr	r2, [r7, #8]
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	4413      	add	r3, r2
 80068de:	7819      	ldrb	r1, [r3, #0]
 80068e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	4413      	add	r3, r2
 80068e6:	3334      	adds	r3, #52	; 0x34
 80068e8:	460a      	mov	r2, r1
 80068ea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80068ec:	68ba      	ldr	r2, [r7, #8]
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	4413      	add	r3, r2
 80068f2:	781b      	ldrb	r3, [r3, #0]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d006      	beq.n	8006906 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	3301      	adds	r3, #1
 80068fc:	61fb      	str	r3, [r7, #28]
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	2b0f      	cmp	r3, #15
 8006902:	d9e9      	bls.n	80068d8 <prvInitialiseNewTask+0x64>
 8006904:	e000      	b.n	8006908 <prvInitialiseNewTask+0x94>
			{
				break;
 8006906:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690a:	2200      	movs	r2, #0
 800690c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006910:	e003      	b.n	800691a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006914:	2200      	movs	r2, #0
 8006916:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800691a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800691c:	2b37      	cmp	r3, #55	; 0x37
 800691e:	d901      	bls.n	8006924 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006920:	2337      	movs	r3, #55	; 0x37
 8006922:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006926:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006928:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800692a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800692c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800692e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006932:	2200      	movs	r2, #0
 8006934:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006938:	3304      	adds	r3, #4
 800693a:	4618      	mov	r0, r3
 800693c:	f7ff f978 	bl	8005c30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006942:	3318      	adds	r3, #24
 8006944:	4618      	mov	r0, r3
 8006946:	f7ff f973 	bl	8005c30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800694a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800694c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800694e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006952:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006958:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800695a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800695c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800695e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006962:	2200      	movs	r2, #0
 8006964:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006968:	2200      	movs	r2, #0
 800696a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800696e:	683a      	ldr	r2, [r7, #0]
 8006970:	68f9      	ldr	r1, [r7, #12]
 8006972:	69b8      	ldr	r0, [r7, #24]
 8006974:	f001 f928 	bl	8007bc8 <pxPortInitialiseStack>
 8006978:	4602      	mov	r2, r0
 800697a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800697c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800697e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006980:	2b00      	cmp	r3, #0
 8006982:	d002      	beq.n	800698a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006986:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006988:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800698a:	bf00      	nop
 800698c:	3720      	adds	r7, #32
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
	...

08006994 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800699c:	f001 fa42 	bl	8007e24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80069a0:	4b2d      	ldr	r3, [pc, #180]	; (8006a58 <prvAddNewTaskToReadyList+0xc4>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	3301      	adds	r3, #1
 80069a6:	4a2c      	ldr	r2, [pc, #176]	; (8006a58 <prvAddNewTaskToReadyList+0xc4>)
 80069a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80069aa:	4b2c      	ldr	r3, [pc, #176]	; (8006a5c <prvAddNewTaskToReadyList+0xc8>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d109      	bne.n	80069c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80069b2:	4a2a      	ldr	r2, [pc, #168]	; (8006a5c <prvAddNewTaskToReadyList+0xc8>)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80069b8:	4b27      	ldr	r3, [pc, #156]	; (8006a58 <prvAddNewTaskToReadyList+0xc4>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d110      	bne.n	80069e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80069c0:	f000 fc16 	bl	80071f0 <prvInitialiseTaskLists>
 80069c4:	e00d      	b.n	80069e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80069c6:	4b26      	ldr	r3, [pc, #152]	; (8006a60 <prvAddNewTaskToReadyList+0xcc>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d109      	bne.n	80069e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80069ce:	4b23      	ldr	r3, [pc, #140]	; (8006a5c <prvAddNewTaskToReadyList+0xc8>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d8:	429a      	cmp	r2, r3
 80069da:	d802      	bhi.n	80069e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80069dc:	4a1f      	ldr	r2, [pc, #124]	; (8006a5c <prvAddNewTaskToReadyList+0xc8>)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80069e2:	4b20      	ldr	r3, [pc, #128]	; (8006a64 <prvAddNewTaskToReadyList+0xd0>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	3301      	adds	r3, #1
 80069e8:	4a1e      	ldr	r2, [pc, #120]	; (8006a64 <prvAddNewTaskToReadyList+0xd0>)
 80069ea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80069ec:	4b1d      	ldr	r3, [pc, #116]	; (8006a64 <prvAddNewTaskToReadyList+0xd0>)
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069f8:	4b1b      	ldr	r3, [pc, #108]	; (8006a68 <prvAddNewTaskToReadyList+0xd4>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d903      	bls.n	8006a08 <prvAddNewTaskToReadyList+0x74>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a04:	4a18      	ldr	r2, [pc, #96]	; (8006a68 <prvAddNewTaskToReadyList+0xd4>)
 8006a06:	6013      	str	r3, [r2, #0]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	4413      	add	r3, r2
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	4a15      	ldr	r2, [pc, #84]	; (8006a6c <prvAddNewTaskToReadyList+0xd8>)
 8006a16:	441a      	add	r2, r3
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	4610      	mov	r0, r2
 8006a20:	f7ff f913 	bl	8005c4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006a24:	f001 fa2e 	bl	8007e84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006a28:	4b0d      	ldr	r3, [pc, #52]	; (8006a60 <prvAddNewTaskToReadyList+0xcc>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d00e      	beq.n	8006a4e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006a30:	4b0a      	ldr	r3, [pc, #40]	; (8006a5c <prvAddNewTaskToReadyList+0xc8>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d207      	bcs.n	8006a4e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006a3e:	4b0c      	ldr	r3, [pc, #48]	; (8006a70 <prvAddNewTaskToReadyList+0xdc>)
 8006a40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a44:	601a      	str	r2, [r3, #0]
 8006a46:	f3bf 8f4f 	dsb	sy
 8006a4a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a4e:	bf00      	nop
 8006a50:	3708      	adds	r7, #8
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	20000c24 	.word	0x20000c24
 8006a5c:	20000750 	.word	0x20000750
 8006a60:	20000c30 	.word	0x20000c30
 8006a64:	20000c40 	.word	0x20000c40
 8006a68:	20000c2c 	.word	0x20000c2c
 8006a6c:	20000754 	.word	0x20000754
 8006a70:	e000ed04 	.word	0xe000ed04

08006a74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d017      	beq.n	8006ab6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006a86:	4b13      	ldr	r3, [pc, #76]	; (8006ad4 <vTaskDelay+0x60>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00a      	beq.n	8006aa4 <vTaskDelay+0x30>
	__asm volatile
 8006a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a92:	f383 8811 	msr	BASEPRI, r3
 8006a96:	f3bf 8f6f 	isb	sy
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	60bb      	str	r3, [r7, #8]
}
 8006aa0:	bf00      	nop
 8006aa2:	e7fe      	b.n	8006aa2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006aa4:	f000 f880 	bl	8006ba8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006aa8:	2100      	movs	r1, #0
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f000 fcea 	bl	8007484 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006ab0:	f000 f888 	bl	8006bc4 <xTaskResumeAll>
 8006ab4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d107      	bne.n	8006acc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006abc:	4b06      	ldr	r3, [pc, #24]	; (8006ad8 <vTaskDelay+0x64>)
 8006abe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ac2:	601a      	str	r2, [r3, #0]
 8006ac4:	f3bf 8f4f 	dsb	sy
 8006ac8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006acc:	bf00      	nop
 8006ace:	3710      	adds	r7, #16
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	20000c4c 	.word	0x20000c4c
 8006ad8:	e000ed04 	.word	0xe000ed04

08006adc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b08a      	sub	sp, #40	; 0x28
 8006ae0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006aea:	463a      	mov	r2, r7
 8006aec:	1d39      	adds	r1, r7, #4
 8006aee:	f107 0308 	add.w	r3, r7, #8
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7ff f848 	bl	8005b88 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006af8:	6839      	ldr	r1, [r7, #0]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	68ba      	ldr	r2, [r7, #8]
 8006afe:	9202      	str	r2, [sp, #8]
 8006b00:	9301      	str	r3, [sp, #4]
 8006b02:	2300      	movs	r3, #0
 8006b04:	9300      	str	r3, [sp, #0]
 8006b06:	2300      	movs	r3, #0
 8006b08:	460a      	mov	r2, r1
 8006b0a:	4921      	ldr	r1, [pc, #132]	; (8006b90 <vTaskStartScheduler+0xb4>)
 8006b0c:	4821      	ldr	r0, [pc, #132]	; (8006b94 <vTaskStartScheduler+0xb8>)
 8006b0e:	f7ff fe0f 	bl	8006730 <xTaskCreateStatic>
 8006b12:	4603      	mov	r3, r0
 8006b14:	4a20      	ldr	r2, [pc, #128]	; (8006b98 <vTaskStartScheduler+0xbc>)
 8006b16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006b18:	4b1f      	ldr	r3, [pc, #124]	; (8006b98 <vTaskStartScheduler+0xbc>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d002      	beq.n	8006b26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006b20:	2301      	movs	r3, #1
 8006b22:	617b      	str	r3, [r7, #20]
 8006b24:	e001      	b.n	8006b2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006b26:	2300      	movs	r3, #0
 8006b28:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d102      	bne.n	8006b36 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006b30:	f000 fcfc 	bl	800752c <xTimerCreateTimerTask>
 8006b34:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d116      	bne.n	8006b6a <vTaskStartScheduler+0x8e>
	__asm volatile
 8006b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b40:	f383 8811 	msr	BASEPRI, r3
 8006b44:	f3bf 8f6f 	isb	sy
 8006b48:	f3bf 8f4f 	dsb	sy
 8006b4c:	613b      	str	r3, [r7, #16]
}
 8006b4e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006b50:	4b12      	ldr	r3, [pc, #72]	; (8006b9c <vTaskStartScheduler+0xc0>)
 8006b52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b56:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006b58:	4b11      	ldr	r3, [pc, #68]	; (8006ba0 <vTaskStartScheduler+0xc4>)
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006b5e:	4b11      	ldr	r3, [pc, #68]	; (8006ba4 <vTaskStartScheduler+0xc8>)
 8006b60:	2200      	movs	r2, #0
 8006b62:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006b64:	f001 f8bc 	bl	8007ce0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006b68:	e00e      	b.n	8006b88 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b70:	d10a      	bne.n	8006b88 <vTaskStartScheduler+0xac>
	__asm volatile
 8006b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b76:	f383 8811 	msr	BASEPRI, r3
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	60fb      	str	r3, [r7, #12]
}
 8006b84:	bf00      	nop
 8006b86:	e7fe      	b.n	8006b86 <vTaskStartScheduler+0xaa>
}
 8006b88:	bf00      	nop
 8006b8a:	3718      	adds	r7, #24
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	08009398 	.word	0x08009398
 8006b94:	080071c1 	.word	0x080071c1
 8006b98:	20000c48 	.word	0x20000c48
 8006b9c:	20000c44 	.word	0x20000c44
 8006ba0:	20000c30 	.word	0x20000c30
 8006ba4:	20000c28 	.word	0x20000c28

08006ba8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006ba8:	b480      	push	{r7}
 8006baa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006bac:	4b04      	ldr	r3, [pc, #16]	; (8006bc0 <vTaskSuspendAll+0x18>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	4a03      	ldr	r2, [pc, #12]	; (8006bc0 <vTaskSuspendAll+0x18>)
 8006bb4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006bb6:	bf00      	nop
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr
 8006bc0:	20000c4c 	.word	0x20000c4c

08006bc4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006bd2:	4b42      	ldr	r3, [pc, #264]	; (8006cdc <xTaskResumeAll+0x118>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d10a      	bne.n	8006bf0 <xTaskResumeAll+0x2c>
	__asm volatile
 8006bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bde:	f383 8811 	msr	BASEPRI, r3
 8006be2:	f3bf 8f6f 	isb	sy
 8006be6:	f3bf 8f4f 	dsb	sy
 8006bea:	603b      	str	r3, [r7, #0]
}
 8006bec:	bf00      	nop
 8006bee:	e7fe      	b.n	8006bee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006bf0:	f001 f918 	bl	8007e24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006bf4:	4b39      	ldr	r3, [pc, #228]	; (8006cdc <xTaskResumeAll+0x118>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	3b01      	subs	r3, #1
 8006bfa:	4a38      	ldr	r2, [pc, #224]	; (8006cdc <xTaskResumeAll+0x118>)
 8006bfc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bfe:	4b37      	ldr	r3, [pc, #220]	; (8006cdc <xTaskResumeAll+0x118>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d162      	bne.n	8006ccc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006c06:	4b36      	ldr	r3, [pc, #216]	; (8006ce0 <xTaskResumeAll+0x11c>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d05e      	beq.n	8006ccc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c0e:	e02f      	b.n	8006c70 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c10:	4b34      	ldr	r3, [pc, #208]	; (8006ce4 <xTaskResumeAll+0x120>)
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	3318      	adds	r3, #24
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7ff f871 	bl	8005d04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	3304      	adds	r3, #4
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7ff f86c 	bl	8005d04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c30:	4b2d      	ldr	r3, [pc, #180]	; (8006ce8 <xTaskResumeAll+0x124>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d903      	bls.n	8006c40 <xTaskResumeAll+0x7c>
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c3c:	4a2a      	ldr	r2, [pc, #168]	; (8006ce8 <xTaskResumeAll+0x124>)
 8006c3e:	6013      	str	r3, [r2, #0]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c44:	4613      	mov	r3, r2
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	4413      	add	r3, r2
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	4a27      	ldr	r2, [pc, #156]	; (8006cec <xTaskResumeAll+0x128>)
 8006c4e:	441a      	add	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	3304      	adds	r3, #4
 8006c54:	4619      	mov	r1, r3
 8006c56:	4610      	mov	r0, r2
 8006c58:	f7fe fff7 	bl	8005c4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c60:	4b23      	ldr	r3, [pc, #140]	; (8006cf0 <xTaskResumeAll+0x12c>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d302      	bcc.n	8006c70 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006c6a:	4b22      	ldr	r3, [pc, #136]	; (8006cf4 <xTaskResumeAll+0x130>)
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c70:	4b1c      	ldr	r3, [pc, #112]	; (8006ce4 <xTaskResumeAll+0x120>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d1cb      	bne.n	8006c10 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d001      	beq.n	8006c82 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006c7e:	f000 fb55 	bl	800732c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006c82:	4b1d      	ldr	r3, [pc, #116]	; (8006cf8 <xTaskResumeAll+0x134>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d010      	beq.n	8006cb0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006c8e:	f000 f847 	bl	8006d20 <xTaskIncrementTick>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d002      	beq.n	8006c9e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006c98:	4b16      	ldr	r3, [pc, #88]	; (8006cf4 <xTaskResumeAll+0x130>)
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d1f1      	bne.n	8006c8e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006caa:	4b13      	ldr	r3, [pc, #76]	; (8006cf8 <xTaskResumeAll+0x134>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006cb0:	4b10      	ldr	r3, [pc, #64]	; (8006cf4 <xTaskResumeAll+0x130>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d009      	beq.n	8006ccc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006cbc:	4b0f      	ldr	r3, [pc, #60]	; (8006cfc <xTaskResumeAll+0x138>)
 8006cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cc2:	601a      	str	r2, [r3, #0]
 8006cc4:	f3bf 8f4f 	dsb	sy
 8006cc8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ccc:	f001 f8da 	bl	8007e84 <vPortExitCritical>

	return xAlreadyYielded;
 8006cd0:	68bb      	ldr	r3, [r7, #8]
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3710      	adds	r7, #16
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	20000c4c 	.word	0x20000c4c
 8006ce0:	20000c24 	.word	0x20000c24
 8006ce4:	20000be4 	.word	0x20000be4
 8006ce8:	20000c2c 	.word	0x20000c2c
 8006cec:	20000754 	.word	0x20000754
 8006cf0:	20000750 	.word	0x20000750
 8006cf4:	20000c38 	.word	0x20000c38
 8006cf8:	20000c34 	.word	0x20000c34
 8006cfc:	e000ed04 	.word	0xe000ed04

08006d00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006d06:	4b05      	ldr	r3, [pc, #20]	; (8006d1c <xTaskGetTickCount+0x1c>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006d0c:	687b      	ldr	r3, [r7, #4]
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	370c      	adds	r7, #12
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	20000c28 	.word	0x20000c28

08006d20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006d26:	2300      	movs	r3, #0
 8006d28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d2a:	4b4f      	ldr	r3, [pc, #316]	; (8006e68 <xTaskIncrementTick+0x148>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	f040 808f 	bne.w	8006e52 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006d34:	4b4d      	ldr	r3, [pc, #308]	; (8006e6c <xTaskIncrementTick+0x14c>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	3301      	adds	r3, #1
 8006d3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006d3c:	4a4b      	ldr	r2, [pc, #300]	; (8006e6c <xTaskIncrementTick+0x14c>)
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d120      	bne.n	8006d8a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006d48:	4b49      	ldr	r3, [pc, #292]	; (8006e70 <xTaskIncrementTick+0x150>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d00a      	beq.n	8006d68 <xTaskIncrementTick+0x48>
	__asm volatile
 8006d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d56:	f383 8811 	msr	BASEPRI, r3
 8006d5a:	f3bf 8f6f 	isb	sy
 8006d5e:	f3bf 8f4f 	dsb	sy
 8006d62:	603b      	str	r3, [r7, #0]
}
 8006d64:	bf00      	nop
 8006d66:	e7fe      	b.n	8006d66 <xTaskIncrementTick+0x46>
 8006d68:	4b41      	ldr	r3, [pc, #260]	; (8006e70 <xTaskIncrementTick+0x150>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	60fb      	str	r3, [r7, #12]
 8006d6e:	4b41      	ldr	r3, [pc, #260]	; (8006e74 <xTaskIncrementTick+0x154>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a3f      	ldr	r2, [pc, #252]	; (8006e70 <xTaskIncrementTick+0x150>)
 8006d74:	6013      	str	r3, [r2, #0]
 8006d76:	4a3f      	ldr	r2, [pc, #252]	; (8006e74 <xTaskIncrementTick+0x154>)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6013      	str	r3, [r2, #0]
 8006d7c:	4b3e      	ldr	r3, [pc, #248]	; (8006e78 <xTaskIncrementTick+0x158>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	3301      	adds	r3, #1
 8006d82:	4a3d      	ldr	r2, [pc, #244]	; (8006e78 <xTaskIncrementTick+0x158>)
 8006d84:	6013      	str	r3, [r2, #0]
 8006d86:	f000 fad1 	bl	800732c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006d8a:	4b3c      	ldr	r3, [pc, #240]	; (8006e7c <xTaskIncrementTick+0x15c>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	693a      	ldr	r2, [r7, #16]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d349      	bcc.n	8006e28 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d94:	4b36      	ldr	r3, [pc, #216]	; (8006e70 <xTaskIncrementTick+0x150>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d104      	bne.n	8006da8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d9e:	4b37      	ldr	r3, [pc, #220]	; (8006e7c <xTaskIncrementTick+0x15c>)
 8006da0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006da4:	601a      	str	r2, [r3, #0]
					break;
 8006da6:	e03f      	b.n	8006e28 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006da8:	4b31      	ldr	r3, [pc, #196]	; (8006e70 <xTaskIncrementTick+0x150>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	68db      	ldr	r3, [r3, #12]
 8006db0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d203      	bcs.n	8006dc8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006dc0:	4a2e      	ldr	r2, [pc, #184]	; (8006e7c <xTaskIncrementTick+0x15c>)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006dc6:	e02f      	b.n	8006e28 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	3304      	adds	r3, #4
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f7fe ff99 	bl	8005d04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d004      	beq.n	8006de4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	3318      	adds	r3, #24
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7fe ff90 	bl	8005d04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006de8:	4b25      	ldr	r3, [pc, #148]	; (8006e80 <xTaskIncrementTick+0x160>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d903      	bls.n	8006df8 <xTaskIncrementTick+0xd8>
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006df4:	4a22      	ldr	r2, [pc, #136]	; (8006e80 <xTaskIncrementTick+0x160>)
 8006df6:	6013      	str	r3, [r2, #0]
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dfc:	4613      	mov	r3, r2
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	4413      	add	r3, r2
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	4a1f      	ldr	r2, [pc, #124]	; (8006e84 <xTaskIncrementTick+0x164>)
 8006e06:	441a      	add	r2, r3
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	3304      	adds	r3, #4
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	4610      	mov	r0, r2
 8006e10:	f7fe ff1b 	bl	8005c4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e18:	4b1b      	ldr	r3, [pc, #108]	; (8006e88 <xTaskIncrementTick+0x168>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d3b8      	bcc.n	8006d94 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006e22:	2301      	movs	r3, #1
 8006e24:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e26:	e7b5      	b.n	8006d94 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006e28:	4b17      	ldr	r3, [pc, #92]	; (8006e88 <xTaskIncrementTick+0x168>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e2e:	4915      	ldr	r1, [pc, #84]	; (8006e84 <xTaskIncrementTick+0x164>)
 8006e30:	4613      	mov	r3, r2
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	4413      	add	r3, r2
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	440b      	add	r3, r1
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d901      	bls.n	8006e44 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006e40:	2301      	movs	r3, #1
 8006e42:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006e44:	4b11      	ldr	r3, [pc, #68]	; (8006e8c <xTaskIncrementTick+0x16c>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d007      	beq.n	8006e5c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	617b      	str	r3, [r7, #20]
 8006e50:	e004      	b.n	8006e5c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006e52:	4b0f      	ldr	r3, [pc, #60]	; (8006e90 <xTaskIncrementTick+0x170>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	3301      	adds	r3, #1
 8006e58:	4a0d      	ldr	r2, [pc, #52]	; (8006e90 <xTaskIncrementTick+0x170>)
 8006e5a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006e5c:	697b      	ldr	r3, [r7, #20]
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3718      	adds	r7, #24
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	20000c4c 	.word	0x20000c4c
 8006e6c:	20000c28 	.word	0x20000c28
 8006e70:	20000bdc 	.word	0x20000bdc
 8006e74:	20000be0 	.word	0x20000be0
 8006e78:	20000c3c 	.word	0x20000c3c
 8006e7c:	20000c44 	.word	0x20000c44
 8006e80:	20000c2c 	.word	0x20000c2c
 8006e84:	20000754 	.word	0x20000754
 8006e88:	20000750 	.word	0x20000750
 8006e8c:	20000c38 	.word	0x20000c38
 8006e90:	20000c34 	.word	0x20000c34

08006e94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006e94:	b480      	push	{r7}
 8006e96:	b085      	sub	sp, #20
 8006e98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006e9a:	4b28      	ldr	r3, [pc, #160]	; (8006f3c <vTaskSwitchContext+0xa8>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d003      	beq.n	8006eaa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006ea2:	4b27      	ldr	r3, [pc, #156]	; (8006f40 <vTaskSwitchContext+0xac>)
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ea8:	e041      	b.n	8006f2e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006eaa:	4b25      	ldr	r3, [pc, #148]	; (8006f40 <vTaskSwitchContext+0xac>)
 8006eac:	2200      	movs	r2, #0
 8006eae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006eb0:	4b24      	ldr	r3, [pc, #144]	; (8006f44 <vTaskSwitchContext+0xb0>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	60fb      	str	r3, [r7, #12]
 8006eb6:	e010      	b.n	8006eda <vTaskSwitchContext+0x46>
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10a      	bne.n	8006ed4 <vTaskSwitchContext+0x40>
	__asm volatile
 8006ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ec2:	f383 8811 	msr	BASEPRI, r3
 8006ec6:	f3bf 8f6f 	isb	sy
 8006eca:	f3bf 8f4f 	dsb	sy
 8006ece:	607b      	str	r3, [r7, #4]
}
 8006ed0:	bf00      	nop
 8006ed2:	e7fe      	b.n	8006ed2 <vTaskSwitchContext+0x3e>
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	60fb      	str	r3, [r7, #12]
 8006eda:	491b      	ldr	r1, [pc, #108]	; (8006f48 <vTaskSwitchContext+0xb4>)
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	4613      	mov	r3, r2
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	4413      	add	r3, r2
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	440b      	add	r3, r1
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d0e4      	beq.n	8006eb8 <vTaskSwitchContext+0x24>
 8006eee:	68fa      	ldr	r2, [r7, #12]
 8006ef0:	4613      	mov	r3, r2
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	4413      	add	r3, r2
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	4a13      	ldr	r2, [pc, #76]	; (8006f48 <vTaskSwitchContext+0xb4>)
 8006efa:	4413      	add	r3, r2
 8006efc:	60bb      	str	r3, [r7, #8]
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	605a      	str	r2, [r3, #4]
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	685a      	ldr	r2, [r3, #4]
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	3308      	adds	r3, #8
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d104      	bne.n	8006f1e <vTaskSwitchContext+0x8a>
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	685a      	ldr	r2, [r3, #4]
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	605a      	str	r2, [r3, #4]
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	68db      	ldr	r3, [r3, #12]
 8006f24:	4a09      	ldr	r2, [pc, #36]	; (8006f4c <vTaskSwitchContext+0xb8>)
 8006f26:	6013      	str	r3, [r2, #0]
 8006f28:	4a06      	ldr	r2, [pc, #24]	; (8006f44 <vTaskSwitchContext+0xb0>)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6013      	str	r3, [r2, #0]
}
 8006f2e:	bf00      	nop
 8006f30:	3714      	adds	r7, #20
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	20000c4c 	.word	0x20000c4c
 8006f40:	20000c38 	.word	0x20000c38
 8006f44:	20000c2c 	.word	0x20000c2c
 8006f48:	20000754 	.word	0x20000754
 8006f4c:	20000750 	.word	0x20000750

08006f50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10a      	bne.n	8006f76 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f64:	f383 8811 	msr	BASEPRI, r3
 8006f68:	f3bf 8f6f 	isb	sy
 8006f6c:	f3bf 8f4f 	dsb	sy
 8006f70:	60fb      	str	r3, [r7, #12]
}
 8006f72:	bf00      	nop
 8006f74:	e7fe      	b.n	8006f74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f76:	4b07      	ldr	r3, [pc, #28]	; (8006f94 <vTaskPlaceOnEventList+0x44>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	3318      	adds	r3, #24
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f7fe fe87 	bl	8005c92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f84:	2101      	movs	r1, #1
 8006f86:	6838      	ldr	r0, [r7, #0]
 8006f88:	f000 fa7c 	bl	8007484 <prvAddCurrentTaskToDelayedList>
}
 8006f8c:	bf00      	nop
 8006f8e:	3710      	adds	r7, #16
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	20000750 	.word	0x20000750

08006f98 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b086      	sub	sp, #24
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d10a      	bne.n	8006fc0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fae:	f383 8811 	msr	BASEPRI, r3
 8006fb2:	f3bf 8f6f 	isb	sy
 8006fb6:	f3bf 8f4f 	dsb	sy
 8006fba:	617b      	str	r3, [r7, #20]
}
 8006fbc:	bf00      	nop
 8006fbe:	e7fe      	b.n	8006fbe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006fc0:	4b0a      	ldr	r3, [pc, #40]	; (8006fec <vTaskPlaceOnEventListRestricted+0x54>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	3318      	adds	r3, #24
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f7fe fe3e 	bl	8005c4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d002      	beq.n	8006fda <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006fd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006fd8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006fda:	6879      	ldr	r1, [r7, #4]
 8006fdc:	68b8      	ldr	r0, [r7, #8]
 8006fde:	f000 fa51 	bl	8007484 <prvAddCurrentTaskToDelayedList>
	}
 8006fe2:	bf00      	nop
 8006fe4:	3718      	adds	r7, #24
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
 8006fea:	bf00      	nop
 8006fec:	20000750 	.word	0x20000750

08006ff0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b086      	sub	sp, #24
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	68db      	ldr	r3, [r3, #12]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d10a      	bne.n	800701c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700a:	f383 8811 	msr	BASEPRI, r3
 800700e:	f3bf 8f6f 	isb	sy
 8007012:	f3bf 8f4f 	dsb	sy
 8007016:	60fb      	str	r3, [r7, #12]
}
 8007018:	bf00      	nop
 800701a:	e7fe      	b.n	800701a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	3318      	adds	r3, #24
 8007020:	4618      	mov	r0, r3
 8007022:	f7fe fe6f 	bl	8005d04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007026:	4b1e      	ldr	r3, [pc, #120]	; (80070a0 <xTaskRemoveFromEventList+0xb0>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d11d      	bne.n	800706a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	3304      	adds	r3, #4
 8007032:	4618      	mov	r0, r3
 8007034:	f7fe fe66 	bl	8005d04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800703c:	4b19      	ldr	r3, [pc, #100]	; (80070a4 <xTaskRemoveFromEventList+0xb4>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	429a      	cmp	r2, r3
 8007042:	d903      	bls.n	800704c <xTaskRemoveFromEventList+0x5c>
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007048:	4a16      	ldr	r2, [pc, #88]	; (80070a4 <xTaskRemoveFromEventList+0xb4>)
 800704a:	6013      	str	r3, [r2, #0]
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007050:	4613      	mov	r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	4413      	add	r3, r2
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	4a13      	ldr	r2, [pc, #76]	; (80070a8 <xTaskRemoveFromEventList+0xb8>)
 800705a:	441a      	add	r2, r3
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	3304      	adds	r3, #4
 8007060:	4619      	mov	r1, r3
 8007062:	4610      	mov	r0, r2
 8007064:	f7fe fdf1 	bl	8005c4a <vListInsertEnd>
 8007068:	e005      	b.n	8007076 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	3318      	adds	r3, #24
 800706e:	4619      	mov	r1, r3
 8007070:	480e      	ldr	r0, [pc, #56]	; (80070ac <xTaskRemoveFromEventList+0xbc>)
 8007072:	f7fe fdea 	bl	8005c4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800707a:	4b0d      	ldr	r3, [pc, #52]	; (80070b0 <xTaskRemoveFromEventList+0xc0>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007080:	429a      	cmp	r2, r3
 8007082:	d905      	bls.n	8007090 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007084:	2301      	movs	r3, #1
 8007086:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007088:	4b0a      	ldr	r3, [pc, #40]	; (80070b4 <xTaskRemoveFromEventList+0xc4>)
 800708a:	2201      	movs	r2, #1
 800708c:	601a      	str	r2, [r3, #0]
 800708e:	e001      	b.n	8007094 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007090:	2300      	movs	r3, #0
 8007092:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007094:	697b      	ldr	r3, [r7, #20]
}
 8007096:	4618      	mov	r0, r3
 8007098:	3718      	adds	r7, #24
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	20000c4c 	.word	0x20000c4c
 80070a4:	20000c2c 	.word	0x20000c2c
 80070a8:	20000754 	.word	0x20000754
 80070ac:	20000be4 	.word	0x20000be4
 80070b0:	20000750 	.word	0x20000750
 80070b4:	20000c38 	.word	0x20000c38

080070b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80070c0:	4b06      	ldr	r3, [pc, #24]	; (80070dc <vTaskInternalSetTimeOutState+0x24>)
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80070c8:	4b05      	ldr	r3, [pc, #20]	; (80070e0 <vTaskInternalSetTimeOutState+0x28>)
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	605a      	str	r2, [r3, #4]
}
 80070d0:	bf00      	nop
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr
 80070dc:	20000c3c 	.word	0x20000c3c
 80070e0:	20000c28 	.word	0x20000c28

080070e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b088      	sub	sp, #32
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d10a      	bne.n	800710a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80070f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f8:	f383 8811 	msr	BASEPRI, r3
 80070fc:	f3bf 8f6f 	isb	sy
 8007100:	f3bf 8f4f 	dsb	sy
 8007104:	613b      	str	r3, [r7, #16]
}
 8007106:	bf00      	nop
 8007108:	e7fe      	b.n	8007108 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d10a      	bne.n	8007126 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007114:	f383 8811 	msr	BASEPRI, r3
 8007118:	f3bf 8f6f 	isb	sy
 800711c:	f3bf 8f4f 	dsb	sy
 8007120:	60fb      	str	r3, [r7, #12]
}
 8007122:	bf00      	nop
 8007124:	e7fe      	b.n	8007124 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007126:	f000 fe7d 	bl	8007e24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800712a:	4b1d      	ldr	r3, [pc, #116]	; (80071a0 <xTaskCheckForTimeOut+0xbc>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	69ba      	ldr	r2, [r7, #24]
 8007136:	1ad3      	subs	r3, r2, r3
 8007138:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007142:	d102      	bne.n	800714a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007144:	2300      	movs	r3, #0
 8007146:	61fb      	str	r3, [r7, #28]
 8007148:	e023      	b.n	8007192 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	4b15      	ldr	r3, [pc, #84]	; (80071a4 <xTaskCheckForTimeOut+0xc0>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	429a      	cmp	r2, r3
 8007154:	d007      	beq.n	8007166 <xTaskCheckForTimeOut+0x82>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	69ba      	ldr	r2, [r7, #24]
 800715c:	429a      	cmp	r2, r3
 800715e:	d302      	bcc.n	8007166 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007160:	2301      	movs	r3, #1
 8007162:	61fb      	str	r3, [r7, #28]
 8007164:	e015      	b.n	8007192 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	697a      	ldr	r2, [r7, #20]
 800716c:	429a      	cmp	r2, r3
 800716e:	d20b      	bcs.n	8007188 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	1ad2      	subs	r2, r2, r3
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f7ff ff9b 	bl	80070b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007182:	2300      	movs	r3, #0
 8007184:	61fb      	str	r3, [r7, #28]
 8007186:	e004      	b.n	8007192 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	2200      	movs	r2, #0
 800718c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800718e:	2301      	movs	r3, #1
 8007190:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007192:	f000 fe77 	bl	8007e84 <vPortExitCritical>

	return xReturn;
 8007196:	69fb      	ldr	r3, [r7, #28]
}
 8007198:	4618      	mov	r0, r3
 800719a:	3720      	adds	r7, #32
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	20000c28 	.word	0x20000c28
 80071a4:	20000c3c 	.word	0x20000c3c

080071a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80071a8:	b480      	push	{r7}
 80071aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80071ac:	4b03      	ldr	r3, [pc, #12]	; (80071bc <vTaskMissedYield+0x14>)
 80071ae:	2201      	movs	r2, #1
 80071b0:	601a      	str	r2, [r3, #0]
}
 80071b2:	bf00      	nop
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr
 80071bc:	20000c38 	.word	0x20000c38

080071c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b082      	sub	sp, #8
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071c8:	f000 f852 	bl	8007270 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80071cc:	4b06      	ldr	r3, [pc, #24]	; (80071e8 <prvIdleTask+0x28>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d9f9      	bls.n	80071c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80071d4:	4b05      	ldr	r3, [pc, #20]	; (80071ec <prvIdleTask+0x2c>)
 80071d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071da:	601a      	str	r2, [r3, #0]
 80071dc:	f3bf 8f4f 	dsb	sy
 80071e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80071e4:	e7f0      	b.n	80071c8 <prvIdleTask+0x8>
 80071e6:	bf00      	nop
 80071e8:	20000754 	.word	0x20000754
 80071ec:	e000ed04 	.word	0xe000ed04

080071f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b082      	sub	sp, #8
 80071f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071f6:	2300      	movs	r3, #0
 80071f8:	607b      	str	r3, [r7, #4]
 80071fa:	e00c      	b.n	8007216 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	4613      	mov	r3, r2
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	4413      	add	r3, r2
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	4a12      	ldr	r2, [pc, #72]	; (8007250 <prvInitialiseTaskLists+0x60>)
 8007208:	4413      	add	r3, r2
 800720a:	4618      	mov	r0, r3
 800720c:	f7fe fcf0 	bl	8005bf0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	3301      	adds	r3, #1
 8007214:	607b      	str	r3, [r7, #4]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2b37      	cmp	r3, #55	; 0x37
 800721a:	d9ef      	bls.n	80071fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800721c:	480d      	ldr	r0, [pc, #52]	; (8007254 <prvInitialiseTaskLists+0x64>)
 800721e:	f7fe fce7 	bl	8005bf0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007222:	480d      	ldr	r0, [pc, #52]	; (8007258 <prvInitialiseTaskLists+0x68>)
 8007224:	f7fe fce4 	bl	8005bf0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007228:	480c      	ldr	r0, [pc, #48]	; (800725c <prvInitialiseTaskLists+0x6c>)
 800722a:	f7fe fce1 	bl	8005bf0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800722e:	480c      	ldr	r0, [pc, #48]	; (8007260 <prvInitialiseTaskLists+0x70>)
 8007230:	f7fe fcde 	bl	8005bf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007234:	480b      	ldr	r0, [pc, #44]	; (8007264 <prvInitialiseTaskLists+0x74>)
 8007236:	f7fe fcdb 	bl	8005bf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800723a:	4b0b      	ldr	r3, [pc, #44]	; (8007268 <prvInitialiseTaskLists+0x78>)
 800723c:	4a05      	ldr	r2, [pc, #20]	; (8007254 <prvInitialiseTaskLists+0x64>)
 800723e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007240:	4b0a      	ldr	r3, [pc, #40]	; (800726c <prvInitialiseTaskLists+0x7c>)
 8007242:	4a05      	ldr	r2, [pc, #20]	; (8007258 <prvInitialiseTaskLists+0x68>)
 8007244:	601a      	str	r2, [r3, #0]
}
 8007246:	bf00      	nop
 8007248:	3708      	adds	r7, #8
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	20000754 	.word	0x20000754
 8007254:	20000bb4 	.word	0x20000bb4
 8007258:	20000bc8 	.word	0x20000bc8
 800725c:	20000be4 	.word	0x20000be4
 8007260:	20000bf8 	.word	0x20000bf8
 8007264:	20000c10 	.word	0x20000c10
 8007268:	20000bdc 	.word	0x20000bdc
 800726c:	20000be0 	.word	0x20000be0

08007270 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b082      	sub	sp, #8
 8007274:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007276:	e019      	b.n	80072ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007278:	f000 fdd4 	bl	8007e24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800727c:	4b10      	ldr	r3, [pc, #64]	; (80072c0 <prvCheckTasksWaitingTermination+0x50>)
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	3304      	adds	r3, #4
 8007288:	4618      	mov	r0, r3
 800728a:	f7fe fd3b 	bl	8005d04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800728e:	4b0d      	ldr	r3, [pc, #52]	; (80072c4 <prvCheckTasksWaitingTermination+0x54>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	3b01      	subs	r3, #1
 8007294:	4a0b      	ldr	r2, [pc, #44]	; (80072c4 <prvCheckTasksWaitingTermination+0x54>)
 8007296:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007298:	4b0b      	ldr	r3, [pc, #44]	; (80072c8 <prvCheckTasksWaitingTermination+0x58>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	3b01      	subs	r3, #1
 800729e:	4a0a      	ldr	r2, [pc, #40]	; (80072c8 <prvCheckTasksWaitingTermination+0x58>)
 80072a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80072a2:	f000 fdef 	bl	8007e84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 f810 	bl	80072cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072ac:	4b06      	ldr	r3, [pc, #24]	; (80072c8 <prvCheckTasksWaitingTermination+0x58>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1e1      	bne.n	8007278 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80072b4:	bf00      	nop
 80072b6:	bf00      	nop
 80072b8:	3708      	adds	r7, #8
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	20000bf8 	.word	0x20000bf8
 80072c4:	20000c24 	.word	0x20000c24
 80072c8:	20000c0c 	.word	0x20000c0c

080072cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d108      	bne.n	80072f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e2:	4618      	mov	r0, r3
 80072e4:	f000 ff8c 	bl	8008200 <vPortFree>
				vPortFree( pxTCB );
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 ff89 	bl	8008200 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80072ee:	e018      	b.n	8007322 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d103      	bne.n	8007302 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 ff80 	bl	8008200 <vPortFree>
	}
 8007300:	e00f      	b.n	8007322 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007308:	2b02      	cmp	r3, #2
 800730a:	d00a      	beq.n	8007322 <prvDeleteTCB+0x56>
	__asm volatile
 800730c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007310:	f383 8811 	msr	BASEPRI, r3
 8007314:	f3bf 8f6f 	isb	sy
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	60fb      	str	r3, [r7, #12]
}
 800731e:	bf00      	nop
 8007320:	e7fe      	b.n	8007320 <prvDeleteTCB+0x54>
	}
 8007322:	bf00      	nop
 8007324:	3710      	adds	r7, #16
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}
	...

0800732c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007332:	4b0c      	ldr	r3, [pc, #48]	; (8007364 <prvResetNextTaskUnblockTime+0x38>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d104      	bne.n	8007346 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800733c:	4b0a      	ldr	r3, [pc, #40]	; (8007368 <prvResetNextTaskUnblockTime+0x3c>)
 800733e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007342:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007344:	e008      	b.n	8007358 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007346:	4b07      	ldr	r3, [pc, #28]	; (8007364 <prvResetNextTaskUnblockTime+0x38>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	68db      	ldr	r3, [r3, #12]
 800734e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	4a04      	ldr	r2, [pc, #16]	; (8007368 <prvResetNextTaskUnblockTime+0x3c>)
 8007356:	6013      	str	r3, [r2, #0]
}
 8007358:	bf00      	nop
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr
 8007364:	20000bdc 	.word	0x20000bdc
 8007368:	20000c44 	.word	0x20000c44

0800736c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007372:	4b0b      	ldr	r3, [pc, #44]	; (80073a0 <xTaskGetSchedulerState+0x34>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d102      	bne.n	8007380 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800737a:	2301      	movs	r3, #1
 800737c:	607b      	str	r3, [r7, #4]
 800737e:	e008      	b.n	8007392 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007380:	4b08      	ldr	r3, [pc, #32]	; (80073a4 <xTaskGetSchedulerState+0x38>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d102      	bne.n	800738e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007388:	2302      	movs	r3, #2
 800738a:	607b      	str	r3, [r7, #4]
 800738c:	e001      	b.n	8007392 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800738e:	2300      	movs	r3, #0
 8007390:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007392:	687b      	ldr	r3, [r7, #4]
	}
 8007394:	4618      	mov	r0, r3
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr
 80073a0:	20000c30 	.word	0x20000c30
 80073a4:	20000c4c 	.word	0x20000c4c

080073a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b086      	sub	sp, #24
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80073b4:	2300      	movs	r3, #0
 80073b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d056      	beq.n	800746c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80073be:	4b2e      	ldr	r3, [pc, #184]	; (8007478 <xTaskPriorityDisinherit+0xd0>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	693a      	ldr	r2, [r7, #16]
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d00a      	beq.n	80073de <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80073c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073cc:	f383 8811 	msr	BASEPRI, r3
 80073d0:	f3bf 8f6f 	isb	sy
 80073d4:	f3bf 8f4f 	dsb	sy
 80073d8:	60fb      	str	r3, [r7, #12]
}
 80073da:	bf00      	nop
 80073dc:	e7fe      	b.n	80073dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d10a      	bne.n	80073fc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80073e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ea:	f383 8811 	msr	BASEPRI, r3
 80073ee:	f3bf 8f6f 	isb	sy
 80073f2:	f3bf 8f4f 	dsb	sy
 80073f6:	60bb      	str	r3, [r7, #8]
}
 80073f8:	bf00      	nop
 80073fa:	e7fe      	b.n	80073fa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007400:	1e5a      	subs	r2, r3, #1
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800740e:	429a      	cmp	r2, r3
 8007410:	d02c      	beq.n	800746c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007416:	2b00      	cmp	r3, #0
 8007418:	d128      	bne.n	800746c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	3304      	adds	r3, #4
 800741e:	4618      	mov	r0, r3
 8007420:	f7fe fc70 	bl	8005d04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007430:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800743c:	4b0f      	ldr	r3, [pc, #60]	; (800747c <xTaskPriorityDisinherit+0xd4>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	429a      	cmp	r2, r3
 8007442:	d903      	bls.n	800744c <xTaskPriorityDisinherit+0xa4>
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007448:	4a0c      	ldr	r2, [pc, #48]	; (800747c <xTaskPriorityDisinherit+0xd4>)
 800744a:	6013      	str	r3, [r2, #0]
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007450:	4613      	mov	r3, r2
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	4413      	add	r3, r2
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	4a09      	ldr	r2, [pc, #36]	; (8007480 <xTaskPriorityDisinherit+0xd8>)
 800745a:	441a      	add	r2, r3
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	3304      	adds	r3, #4
 8007460:	4619      	mov	r1, r3
 8007462:	4610      	mov	r0, r2
 8007464:	f7fe fbf1 	bl	8005c4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007468:	2301      	movs	r3, #1
 800746a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800746c:	697b      	ldr	r3, [r7, #20]
	}
 800746e:	4618      	mov	r0, r3
 8007470:	3718      	adds	r7, #24
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	20000750 	.word	0x20000750
 800747c:	20000c2c 	.word	0x20000c2c
 8007480:	20000754 	.word	0x20000754

08007484 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b084      	sub	sp, #16
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800748e:	4b21      	ldr	r3, [pc, #132]	; (8007514 <prvAddCurrentTaskToDelayedList+0x90>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007494:	4b20      	ldr	r3, [pc, #128]	; (8007518 <prvAddCurrentTaskToDelayedList+0x94>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	3304      	adds	r3, #4
 800749a:	4618      	mov	r0, r3
 800749c:	f7fe fc32 	bl	8005d04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074a6:	d10a      	bne.n	80074be <prvAddCurrentTaskToDelayedList+0x3a>
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d007      	beq.n	80074be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074ae:	4b1a      	ldr	r3, [pc, #104]	; (8007518 <prvAddCurrentTaskToDelayedList+0x94>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	3304      	adds	r3, #4
 80074b4:	4619      	mov	r1, r3
 80074b6:	4819      	ldr	r0, [pc, #100]	; (800751c <prvAddCurrentTaskToDelayedList+0x98>)
 80074b8:	f7fe fbc7 	bl	8005c4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80074bc:	e026      	b.n	800750c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	4413      	add	r3, r2
 80074c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80074c6:	4b14      	ldr	r3, [pc, #80]	; (8007518 <prvAddCurrentTaskToDelayedList+0x94>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	68ba      	ldr	r2, [r7, #8]
 80074cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80074ce:	68ba      	ldr	r2, [r7, #8]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d209      	bcs.n	80074ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074d6:	4b12      	ldr	r3, [pc, #72]	; (8007520 <prvAddCurrentTaskToDelayedList+0x9c>)
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	4b0f      	ldr	r3, [pc, #60]	; (8007518 <prvAddCurrentTaskToDelayedList+0x94>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	3304      	adds	r3, #4
 80074e0:	4619      	mov	r1, r3
 80074e2:	4610      	mov	r0, r2
 80074e4:	f7fe fbd5 	bl	8005c92 <vListInsert>
}
 80074e8:	e010      	b.n	800750c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074ea:	4b0e      	ldr	r3, [pc, #56]	; (8007524 <prvAddCurrentTaskToDelayedList+0xa0>)
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	4b0a      	ldr	r3, [pc, #40]	; (8007518 <prvAddCurrentTaskToDelayedList+0x94>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	3304      	adds	r3, #4
 80074f4:	4619      	mov	r1, r3
 80074f6:	4610      	mov	r0, r2
 80074f8:	f7fe fbcb 	bl	8005c92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80074fc:	4b0a      	ldr	r3, [pc, #40]	; (8007528 <prvAddCurrentTaskToDelayedList+0xa4>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	429a      	cmp	r2, r3
 8007504:	d202      	bcs.n	800750c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007506:	4a08      	ldr	r2, [pc, #32]	; (8007528 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	6013      	str	r3, [r2, #0]
}
 800750c:	bf00      	nop
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	20000c28 	.word	0x20000c28
 8007518:	20000750 	.word	0x20000750
 800751c:	20000c10 	.word	0x20000c10
 8007520:	20000be0 	.word	0x20000be0
 8007524:	20000bdc 	.word	0x20000bdc
 8007528:	20000c44 	.word	0x20000c44

0800752c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b08a      	sub	sp, #40	; 0x28
 8007530:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007532:	2300      	movs	r3, #0
 8007534:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007536:	f000 fb07 	bl	8007b48 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800753a:	4b1c      	ldr	r3, [pc, #112]	; (80075ac <xTimerCreateTimerTask+0x80>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d021      	beq.n	8007586 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007542:	2300      	movs	r3, #0
 8007544:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007546:	2300      	movs	r3, #0
 8007548:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800754a:	1d3a      	adds	r2, r7, #4
 800754c:	f107 0108 	add.w	r1, r7, #8
 8007550:	f107 030c 	add.w	r3, r7, #12
 8007554:	4618      	mov	r0, r3
 8007556:	f7fe fb31 	bl	8005bbc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800755a:	6879      	ldr	r1, [r7, #4]
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	9202      	str	r2, [sp, #8]
 8007562:	9301      	str	r3, [sp, #4]
 8007564:	2302      	movs	r3, #2
 8007566:	9300      	str	r3, [sp, #0]
 8007568:	2300      	movs	r3, #0
 800756a:	460a      	mov	r2, r1
 800756c:	4910      	ldr	r1, [pc, #64]	; (80075b0 <xTimerCreateTimerTask+0x84>)
 800756e:	4811      	ldr	r0, [pc, #68]	; (80075b4 <xTimerCreateTimerTask+0x88>)
 8007570:	f7ff f8de 	bl	8006730 <xTaskCreateStatic>
 8007574:	4603      	mov	r3, r0
 8007576:	4a10      	ldr	r2, [pc, #64]	; (80075b8 <xTimerCreateTimerTask+0x8c>)
 8007578:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800757a:	4b0f      	ldr	r3, [pc, #60]	; (80075b8 <xTimerCreateTimerTask+0x8c>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d001      	beq.n	8007586 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007582:	2301      	movs	r3, #1
 8007584:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d10a      	bne.n	80075a2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800758c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007590:	f383 8811 	msr	BASEPRI, r3
 8007594:	f3bf 8f6f 	isb	sy
 8007598:	f3bf 8f4f 	dsb	sy
 800759c:	613b      	str	r3, [r7, #16]
}
 800759e:	bf00      	nop
 80075a0:	e7fe      	b.n	80075a0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80075a2:	697b      	ldr	r3, [r7, #20]
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3718      	adds	r7, #24
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	20000c80 	.word	0x20000c80
 80075b0:	080093a0 	.word	0x080093a0
 80075b4:	080076f1 	.word	0x080076f1
 80075b8:	20000c84 	.word	0x20000c84

080075bc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b08a      	sub	sp, #40	; 0x28
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	607a      	str	r2, [r7, #4]
 80075c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80075ca:	2300      	movs	r3, #0
 80075cc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d10a      	bne.n	80075ea <xTimerGenericCommand+0x2e>
	__asm volatile
 80075d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d8:	f383 8811 	msr	BASEPRI, r3
 80075dc:	f3bf 8f6f 	isb	sy
 80075e0:	f3bf 8f4f 	dsb	sy
 80075e4:	623b      	str	r3, [r7, #32]
}
 80075e6:	bf00      	nop
 80075e8:	e7fe      	b.n	80075e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80075ea:	4b1a      	ldr	r3, [pc, #104]	; (8007654 <xTimerGenericCommand+0x98>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d02a      	beq.n	8007648 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	2b05      	cmp	r3, #5
 8007602:	dc18      	bgt.n	8007636 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007604:	f7ff feb2 	bl	800736c <xTaskGetSchedulerState>
 8007608:	4603      	mov	r3, r0
 800760a:	2b02      	cmp	r3, #2
 800760c:	d109      	bne.n	8007622 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800760e:	4b11      	ldr	r3, [pc, #68]	; (8007654 <xTimerGenericCommand+0x98>)
 8007610:	6818      	ldr	r0, [r3, #0]
 8007612:	f107 0110 	add.w	r1, r7, #16
 8007616:	2300      	movs	r3, #0
 8007618:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800761a:	f7fe fca1 	bl	8005f60 <xQueueGenericSend>
 800761e:	6278      	str	r0, [r7, #36]	; 0x24
 8007620:	e012      	b.n	8007648 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007622:	4b0c      	ldr	r3, [pc, #48]	; (8007654 <xTimerGenericCommand+0x98>)
 8007624:	6818      	ldr	r0, [r3, #0]
 8007626:	f107 0110 	add.w	r1, r7, #16
 800762a:	2300      	movs	r3, #0
 800762c:	2200      	movs	r2, #0
 800762e:	f7fe fc97 	bl	8005f60 <xQueueGenericSend>
 8007632:	6278      	str	r0, [r7, #36]	; 0x24
 8007634:	e008      	b.n	8007648 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007636:	4b07      	ldr	r3, [pc, #28]	; (8007654 <xTimerGenericCommand+0x98>)
 8007638:	6818      	ldr	r0, [r3, #0]
 800763a:	f107 0110 	add.w	r1, r7, #16
 800763e:	2300      	movs	r3, #0
 8007640:	683a      	ldr	r2, [r7, #0]
 8007642:	f7fe fd8b 	bl	800615c <xQueueGenericSendFromISR>
 8007646:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800764a:	4618      	mov	r0, r3
 800764c:	3728      	adds	r7, #40	; 0x28
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	20000c80 	.word	0x20000c80

08007658 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b088      	sub	sp, #32
 800765c:	af02      	add	r7, sp, #8
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007662:	4b22      	ldr	r3, [pc, #136]	; (80076ec <prvProcessExpiredTimer+0x94>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	3304      	adds	r3, #4
 8007670:	4618      	mov	r0, r3
 8007672:	f7fe fb47 	bl	8005d04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800767c:	f003 0304 	and.w	r3, r3, #4
 8007680:	2b00      	cmp	r3, #0
 8007682:	d022      	beq.n	80076ca <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	699a      	ldr	r2, [r3, #24]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	18d1      	adds	r1, r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	683a      	ldr	r2, [r7, #0]
 8007690:	6978      	ldr	r0, [r7, #20]
 8007692:	f000 f8d1 	bl	8007838 <prvInsertTimerInActiveList>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d01f      	beq.n	80076dc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800769c:	2300      	movs	r3, #0
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	2300      	movs	r3, #0
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	2100      	movs	r1, #0
 80076a6:	6978      	ldr	r0, [r7, #20]
 80076a8:	f7ff ff88 	bl	80075bc <xTimerGenericCommand>
 80076ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d113      	bne.n	80076dc <prvProcessExpiredTimer+0x84>
	__asm volatile
 80076b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b8:	f383 8811 	msr	BASEPRI, r3
 80076bc:	f3bf 8f6f 	isb	sy
 80076c0:	f3bf 8f4f 	dsb	sy
 80076c4:	60fb      	str	r3, [r7, #12]
}
 80076c6:	bf00      	nop
 80076c8:	e7fe      	b.n	80076c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80076d0:	f023 0301 	bic.w	r3, r3, #1
 80076d4:	b2da      	uxtb	r2, r3
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	6a1b      	ldr	r3, [r3, #32]
 80076e0:	6978      	ldr	r0, [r7, #20]
 80076e2:	4798      	blx	r3
}
 80076e4:	bf00      	nop
 80076e6:	3718      	adds	r7, #24
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}
 80076ec:	20000c78 	.word	0x20000c78

080076f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80076f8:	f107 0308 	add.w	r3, r7, #8
 80076fc:	4618      	mov	r0, r3
 80076fe:	f000 f857 	bl	80077b0 <prvGetNextExpireTime>
 8007702:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	4619      	mov	r1, r3
 8007708:	68f8      	ldr	r0, [r7, #12]
 800770a:	f000 f803 	bl	8007714 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800770e:	f000 f8d5 	bl	80078bc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007712:	e7f1      	b.n	80076f8 <prvTimerTask+0x8>

08007714 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800771e:	f7ff fa43 	bl	8006ba8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007722:	f107 0308 	add.w	r3, r7, #8
 8007726:	4618      	mov	r0, r3
 8007728:	f000 f866 	bl	80077f8 <prvSampleTimeNow>
 800772c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d130      	bne.n	8007796 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d10a      	bne.n	8007750 <prvProcessTimerOrBlockTask+0x3c>
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	429a      	cmp	r2, r3
 8007740:	d806      	bhi.n	8007750 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007742:	f7ff fa3f 	bl	8006bc4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007746:	68f9      	ldr	r1, [r7, #12]
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f7ff ff85 	bl	8007658 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800774e:	e024      	b.n	800779a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d008      	beq.n	8007768 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007756:	4b13      	ldr	r3, [pc, #76]	; (80077a4 <prvProcessTimerOrBlockTask+0x90>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d101      	bne.n	8007764 <prvProcessTimerOrBlockTask+0x50>
 8007760:	2301      	movs	r3, #1
 8007762:	e000      	b.n	8007766 <prvProcessTimerOrBlockTask+0x52>
 8007764:	2300      	movs	r3, #0
 8007766:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007768:	4b0f      	ldr	r3, [pc, #60]	; (80077a8 <prvProcessTimerOrBlockTask+0x94>)
 800776a:	6818      	ldr	r0, [r3, #0]
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	1ad3      	subs	r3, r2, r3
 8007772:	683a      	ldr	r2, [r7, #0]
 8007774:	4619      	mov	r1, r3
 8007776:	f7fe ffa7 	bl	80066c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800777a:	f7ff fa23 	bl	8006bc4 <xTaskResumeAll>
 800777e:	4603      	mov	r3, r0
 8007780:	2b00      	cmp	r3, #0
 8007782:	d10a      	bne.n	800779a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007784:	4b09      	ldr	r3, [pc, #36]	; (80077ac <prvProcessTimerOrBlockTask+0x98>)
 8007786:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800778a:	601a      	str	r2, [r3, #0]
 800778c:	f3bf 8f4f 	dsb	sy
 8007790:	f3bf 8f6f 	isb	sy
}
 8007794:	e001      	b.n	800779a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007796:	f7ff fa15 	bl	8006bc4 <xTaskResumeAll>
}
 800779a:	bf00      	nop
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	20000c7c 	.word	0x20000c7c
 80077a8:	20000c80 	.word	0x20000c80
 80077ac:	e000ed04 	.word	0xe000ed04

080077b0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80077b8:	4b0e      	ldr	r3, [pc, #56]	; (80077f4 <prvGetNextExpireTime+0x44>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d101      	bne.n	80077c6 <prvGetNextExpireTime+0x16>
 80077c2:	2201      	movs	r2, #1
 80077c4:	e000      	b.n	80077c8 <prvGetNextExpireTime+0x18>
 80077c6:	2200      	movs	r2, #0
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d105      	bne.n	80077e0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80077d4:	4b07      	ldr	r3, [pc, #28]	; (80077f4 <prvGetNextExpireTime+0x44>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	60fb      	str	r3, [r7, #12]
 80077de:	e001      	b.n	80077e4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80077e0:	2300      	movs	r3, #0
 80077e2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80077e4:	68fb      	ldr	r3, [r7, #12]
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3714      	adds	r7, #20
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	20000c78 	.word	0x20000c78

080077f8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b084      	sub	sp, #16
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007800:	f7ff fa7e 	bl	8006d00 <xTaskGetTickCount>
 8007804:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007806:	4b0b      	ldr	r3, [pc, #44]	; (8007834 <prvSampleTimeNow+0x3c>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	429a      	cmp	r2, r3
 800780e:	d205      	bcs.n	800781c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007810:	f000 f936 	bl	8007a80 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	601a      	str	r2, [r3, #0]
 800781a:	e002      	b.n	8007822 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007822:	4a04      	ldr	r2, [pc, #16]	; (8007834 <prvSampleTimeNow+0x3c>)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007828:	68fb      	ldr	r3, [r7, #12]
}
 800782a:	4618      	mov	r0, r3
 800782c:	3710      	adds	r7, #16
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
 8007832:	bf00      	nop
 8007834:	20000c88 	.word	0x20000c88

08007838 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b086      	sub	sp, #24
 800783c:	af00      	add	r7, sp, #0
 800783e:	60f8      	str	r0, [r7, #12]
 8007840:	60b9      	str	r1, [r7, #8]
 8007842:	607a      	str	r2, [r7, #4]
 8007844:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007846:	2300      	movs	r3, #0
 8007848:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	68ba      	ldr	r2, [r7, #8]
 800784e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007856:	68ba      	ldr	r2, [r7, #8]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	429a      	cmp	r2, r3
 800785c:	d812      	bhi.n	8007884 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	1ad2      	subs	r2, r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	699b      	ldr	r3, [r3, #24]
 8007868:	429a      	cmp	r2, r3
 800786a:	d302      	bcc.n	8007872 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800786c:	2301      	movs	r3, #1
 800786e:	617b      	str	r3, [r7, #20]
 8007870:	e01b      	b.n	80078aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007872:	4b10      	ldr	r3, [pc, #64]	; (80078b4 <prvInsertTimerInActiveList+0x7c>)
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	3304      	adds	r3, #4
 800787a:	4619      	mov	r1, r3
 800787c:	4610      	mov	r0, r2
 800787e:	f7fe fa08 	bl	8005c92 <vListInsert>
 8007882:	e012      	b.n	80078aa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	429a      	cmp	r2, r3
 800788a:	d206      	bcs.n	800789a <prvInsertTimerInActiveList+0x62>
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	429a      	cmp	r2, r3
 8007892:	d302      	bcc.n	800789a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007894:	2301      	movs	r3, #1
 8007896:	617b      	str	r3, [r7, #20]
 8007898:	e007      	b.n	80078aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800789a:	4b07      	ldr	r3, [pc, #28]	; (80078b8 <prvInsertTimerInActiveList+0x80>)
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	3304      	adds	r3, #4
 80078a2:	4619      	mov	r1, r3
 80078a4:	4610      	mov	r0, r2
 80078a6:	f7fe f9f4 	bl	8005c92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80078aa:	697b      	ldr	r3, [r7, #20]
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3718      	adds	r7, #24
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	20000c7c 	.word	0x20000c7c
 80078b8:	20000c78 	.word	0x20000c78

080078bc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b08e      	sub	sp, #56	; 0x38
 80078c0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80078c2:	e0ca      	b.n	8007a5a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	da18      	bge.n	80078fc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80078ca:	1d3b      	adds	r3, r7, #4
 80078cc:	3304      	adds	r3, #4
 80078ce:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80078d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d10a      	bne.n	80078ec <prvProcessReceivedCommands+0x30>
	__asm volatile
 80078d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078da:	f383 8811 	msr	BASEPRI, r3
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	f3bf 8f4f 	dsb	sy
 80078e6:	61fb      	str	r3, [r7, #28]
}
 80078e8:	bf00      	nop
 80078ea:	e7fe      	b.n	80078ea <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80078ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078f2:	6850      	ldr	r0, [r2, #4]
 80078f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078f6:	6892      	ldr	r2, [r2, #8]
 80078f8:	4611      	mov	r1, r2
 80078fa:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f2c0 80aa 	blt.w	8007a58 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800790a:	695b      	ldr	r3, [r3, #20]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d004      	beq.n	800791a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007912:	3304      	adds	r3, #4
 8007914:	4618      	mov	r0, r3
 8007916:	f7fe f9f5 	bl	8005d04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800791a:	463b      	mov	r3, r7
 800791c:	4618      	mov	r0, r3
 800791e:	f7ff ff6b 	bl	80077f8 <prvSampleTimeNow>
 8007922:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2b09      	cmp	r3, #9
 8007928:	f200 8097 	bhi.w	8007a5a <prvProcessReceivedCommands+0x19e>
 800792c:	a201      	add	r2, pc, #4	; (adr r2, 8007934 <prvProcessReceivedCommands+0x78>)
 800792e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007932:	bf00      	nop
 8007934:	0800795d 	.word	0x0800795d
 8007938:	0800795d 	.word	0x0800795d
 800793c:	0800795d 	.word	0x0800795d
 8007940:	080079d1 	.word	0x080079d1
 8007944:	080079e5 	.word	0x080079e5
 8007948:	08007a2f 	.word	0x08007a2f
 800794c:	0800795d 	.word	0x0800795d
 8007950:	0800795d 	.word	0x0800795d
 8007954:	080079d1 	.word	0x080079d1
 8007958:	080079e5 	.word	0x080079e5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800795c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800795e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007962:	f043 0301 	orr.w	r3, r3, #1
 8007966:	b2da      	uxtb	r2, r3
 8007968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800796a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800796e:	68ba      	ldr	r2, [r7, #8]
 8007970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007972:	699b      	ldr	r3, [r3, #24]
 8007974:	18d1      	adds	r1, r2, r3
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800797a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800797c:	f7ff ff5c 	bl	8007838 <prvInsertTimerInActiveList>
 8007980:	4603      	mov	r3, r0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d069      	beq.n	8007a5a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800798c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800798e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007990:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007994:	f003 0304 	and.w	r3, r3, #4
 8007998:	2b00      	cmp	r3, #0
 800799a:	d05e      	beq.n	8007a5a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800799c:	68ba      	ldr	r2, [r7, #8]
 800799e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a0:	699b      	ldr	r3, [r3, #24]
 80079a2:	441a      	add	r2, r3
 80079a4:	2300      	movs	r3, #0
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	2300      	movs	r3, #0
 80079aa:	2100      	movs	r1, #0
 80079ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079ae:	f7ff fe05 	bl	80075bc <xTimerGenericCommand>
 80079b2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80079b4:	6a3b      	ldr	r3, [r7, #32]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d14f      	bne.n	8007a5a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80079ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079be:	f383 8811 	msr	BASEPRI, r3
 80079c2:	f3bf 8f6f 	isb	sy
 80079c6:	f3bf 8f4f 	dsb	sy
 80079ca:	61bb      	str	r3, [r7, #24]
}
 80079cc:	bf00      	nop
 80079ce:	e7fe      	b.n	80079ce <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80079d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80079d6:	f023 0301 	bic.w	r3, r3, #1
 80079da:	b2da      	uxtb	r2, r3
 80079dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80079e2:	e03a      	b.n	8007a5a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80079e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80079ea:	f043 0301 	orr.w	r3, r3, #1
 80079ee:	b2da      	uxtb	r2, r3
 80079f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80079f6:	68ba      	ldr	r2, [r7, #8]
 80079f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079fa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80079fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d10a      	bne.n	8007a1a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a08:	f383 8811 	msr	BASEPRI, r3
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	f3bf 8f4f 	dsb	sy
 8007a14:	617b      	str	r3, [r7, #20]
}
 8007a16:	bf00      	nop
 8007a18:	e7fe      	b.n	8007a18 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a1c:	699a      	ldr	r2, [r3, #24]
 8007a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a20:	18d1      	adds	r1, r2, r3
 8007a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a28:	f7ff ff06 	bl	8007838 <prvInsertTimerInActiveList>
					break;
 8007a2c:	e015      	b.n	8007a5a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a34:	f003 0302 	and.w	r3, r3, #2
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d103      	bne.n	8007a44 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007a3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a3e:	f000 fbdf 	bl	8008200 <vPortFree>
 8007a42:	e00a      	b.n	8007a5a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a4a:	f023 0301 	bic.w	r3, r3, #1
 8007a4e:	b2da      	uxtb	r2, r3
 8007a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007a56:	e000      	b.n	8007a5a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007a58:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a5a:	4b08      	ldr	r3, [pc, #32]	; (8007a7c <prvProcessReceivedCommands+0x1c0>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	1d39      	adds	r1, r7, #4
 8007a60:	2200      	movs	r2, #0
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7fe fc16 	bl	8006294 <xQueueReceive>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	f47f af2a 	bne.w	80078c4 <prvProcessReceivedCommands+0x8>
	}
}
 8007a70:	bf00      	nop
 8007a72:	bf00      	nop
 8007a74:	3730      	adds	r7, #48	; 0x30
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	20000c80 	.word	0x20000c80

08007a80 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b088      	sub	sp, #32
 8007a84:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a86:	e048      	b.n	8007b1a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a88:	4b2d      	ldr	r3, [pc, #180]	; (8007b40 <prvSwitchTimerLists+0xc0>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a92:	4b2b      	ldr	r3, [pc, #172]	; (8007b40 <prvSwitchTimerLists+0xc0>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	68db      	ldr	r3, [r3, #12]
 8007a9a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	3304      	adds	r3, #4
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f7fe f92f 	bl	8005d04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6a1b      	ldr	r3, [r3, #32]
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ab4:	f003 0304 	and.w	r3, r3, #4
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d02e      	beq.n	8007b1a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	699b      	ldr	r3, [r3, #24]
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007ac6:	68ba      	ldr	r2, [r7, #8]
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d90e      	bls.n	8007aec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	68fa      	ldr	r2, [r7, #12]
 8007ad8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007ada:	4b19      	ldr	r3, [pc, #100]	; (8007b40 <prvSwitchTimerLists+0xc0>)
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	3304      	adds	r3, #4
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	4610      	mov	r0, r2
 8007ae6:	f7fe f8d4 	bl	8005c92 <vListInsert>
 8007aea:	e016      	b.n	8007b1a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007aec:	2300      	movs	r3, #0
 8007aee:	9300      	str	r3, [sp, #0]
 8007af0:	2300      	movs	r3, #0
 8007af2:	693a      	ldr	r2, [r7, #16]
 8007af4:	2100      	movs	r1, #0
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	f7ff fd60 	bl	80075bc <xTimerGenericCommand>
 8007afc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d10a      	bne.n	8007b1a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b08:	f383 8811 	msr	BASEPRI, r3
 8007b0c:	f3bf 8f6f 	isb	sy
 8007b10:	f3bf 8f4f 	dsb	sy
 8007b14:	603b      	str	r3, [r7, #0]
}
 8007b16:	bf00      	nop
 8007b18:	e7fe      	b.n	8007b18 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b1a:	4b09      	ldr	r3, [pc, #36]	; (8007b40 <prvSwitchTimerLists+0xc0>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d1b1      	bne.n	8007a88 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007b24:	4b06      	ldr	r3, [pc, #24]	; (8007b40 <prvSwitchTimerLists+0xc0>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007b2a:	4b06      	ldr	r3, [pc, #24]	; (8007b44 <prvSwitchTimerLists+0xc4>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a04      	ldr	r2, [pc, #16]	; (8007b40 <prvSwitchTimerLists+0xc0>)
 8007b30:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007b32:	4a04      	ldr	r2, [pc, #16]	; (8007b44 <prvSwitchTimerLists+0xc4>)
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	6013      	str	r3, [r2, #0]
}
 8007b38:	bf00      	nop
 8007b3a:	3718      	adds	r7, #24
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	20000c78 	.word	0x20000c78
 8007b44:	20000c7c 	.word	0x20000c7c

08007b48 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b082      	sub	sp, #8
 8007b4c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007b4e:	f000 f969 	bl	8007e24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007b52:	4b15      	ldr	r3, [pc, #84]	; (8007ba8 <prvCheckForValidListAndQueue+0x60>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d120      	bne.n	8007b9c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007b5a:	4814      	ldr	r0, [pc, #80]	; (8007bac <prvCheckForValidListAndQueue+0x64>)
 8007b5c:	f7fe f848 	bl	8005bf0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007b60:	4813      	ldr	r0, [pc, #76]	; (8007bb0 <prvCheckForValidListAndQueue+0x68>)
 8007b62:	f7fe f845 	bl	8005bf0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007b66:	4b13      	ldr	r3, [pc, #76]	; (8007bb4 <prvCheckForValidListAndQueue+0x6c>)
 8007b68:	4a10      	ldr	r2, [pc, #64]	; (8007bac <prvCheckForValidListAndQueue+0x64>)
 8007b6a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007b6c:	4b12      	ldr	r3, [pc, #72]	; (8007bb8 <prvCheckForValidListAndQueue+0x70>)
 8007b6e:	4a10      	ldr	r2, [pc, #64]	; (8007bb0 <prvCheckForValidListAndQueue+0x68>)
 8007b70:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b72:	2300      	movs	r3, #0
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	4b11      	ldr	r3, [pc, #68]	; (8007bbc <prvCheckForValidListAndQueue+0x74>)
 8007b78:	4a11      	ldr	r2, [pc, #68]	; (8007bc0 <prvCheckForValidListAndQueue+0x78>)
 8007b7a:	2110      	movs	r1, #16
 8007b7c:	200a      	movs	r0, #10
 8007b7e:	f7fe f953 	bl	8005e28 <xQueueGenericCreateStatic>
 8007b82:	4603      	mov	r3, r0
 8007b84:	4a08      	ldr	r2, [pc, #32]	; (8007ba8 <prvCheckForValidListAndQueue+0x60>)
 8007b86:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007b88:	4b07      	ldr	r3, [pc, #28]	; (8007ba8 <prvCheckForValidListAndQueue+0x60>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d005      	beq.n	8007b9c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007b90:	4b05      	ldr	r3, [pc, #20]	; (8007ba8 <prvCheckForValidListAndQueue+0x60>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	490b      	ldr	r1, [pc, #44]	; (8007bc4 <prvCheckForValidListAndQueue+0x7c>)
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7fe fd6c 	bl	8006674 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b9c:	f000 f972 	bl	8007e84 <vPortExitCritical>
}
 8007ba0:	bf00      	nop
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}
 8007ba6:	bf00      	nop
 8007ba8:	20000c80 	.word	0x20000c80
 8007bac:	20000c50 	.word	0x20000c50
 8007bb0:	20000c64 	.word	0x20000c64
 8007bb4:	20000c78 	.word	0x20000c78
 8007bb8:	20000c7c 	.word	0x20000c7c
 8007bbc:	20000d2c 	.word	0x20000d2c
 8007bc0:	20000c8c 	.word	0x20000c8c
 8007bc4:	080093a8 	.word	0x080093a8

08007bc8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b085      	sub	sp, #20
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	3b04      	subs	r3, #4
 8007bd8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007be0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	3b04      	subs	r3, #4
 8007be6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	f023 0201 	bic.w	r2, r3, #1
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	3b04      	subs	r3, #4
 8007bf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007bf8:	4a0c      	ldr	r2, [pc, #48]	; (8007c2c <pxPortInitialiseStack+0x64>)
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	3b14      	subs	r3, #20
 8007c02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	3b04      	subs	r3, #4
 8007c0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f06f 0202 	mvn.w	r2, #2
 8007c16:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	3b20      	subs	r3, #32
 8007c1c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3714      	adds	r7, #20
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr
 8007c2c:	08007c31 	.word	0x08007c31

08007c30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007c30:	b480      	push	{r7}
 8007c32:	b085      	sub	sp, #20
 8007c34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007c36:	2300      	movs	r3, #0
 8007c38:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007c3a:	4b12      	ldr	r3, [pc, #72]	; (8007c84 <prvTaskExitError+0x54>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c42:	d00a      	beq.n	8007c5a <prvTaskExitError+0x2a>
	__asm volatile
 8007c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c48:	f383 8811 	msr	BASEPRI, r3
 8007c4c:	f3bf 8f6f 	isb	sy
 8007c50:	f3bf 8f4f 	dsb	sy
 8007c54:	60fb      	str	r3, [r7, #12]
}
 8007c56:	bf00      	nop
 8007c58:	e7fe      	b.n	8007c58 <prvTaskExitError+0x28>
	__asm volatile
 8007c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5e:	f383 8811 	msr	BASEPRI, r3
 8007c62:	f3bf 8f6f 	isb	sy
 8007c66:	f3bf 8f4f 	dsb	sy
 8007c6a:	60bb      	str	r3, [r7, #8]
}
 8007c6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007c6e:	bf00      	nop
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d0fc      	beq.n	8007c70 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c76:	bf00      	nop
 8007c78:	bf00      	nop
 8007c7a:	3714      	adds	r7, #20
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr
 8007c84:	2000000c 	.word	0x2000000c
	...

08007c90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007c90:	4b07      	ldr	r3, [pc, #28]	; (8007cb0 <pxCurrentTCBConst2>)
 8007c92:	6819      	ldr	r1, [r3, #0]
 8007c94:	6808      	ldr	r0, [r1, #0]
 8007c96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c9a:	f380 8809 	msr	PSP, r0
 8007c9e:	f3bf 8f6f 	isb	sy
 8007ca2:	f04f 0000 	mov.w	r0, #0
 8007ca6:	f380 8811 	msr	BASEPRI, r0
 8007caa:	4770      	bx	lr
 8007cac:	f3af 8000 	nop.w

08007cb0 <pxCurrentTCBConst2>:
 8007cb0:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007cb4:	bf00      	nop
 8007cb6:	bf00      	nop

08007cb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007cb8:	4808      	ldr	r0, [pc, #32]	; (8007cdc <prvPortStartFirstTask+0x24>)
 8007cba:	6800      	ldr	r0, [r0, #0]
 8007cbc:	6800      	ldr	r0, [r0, #0]
 8007cbe:	f380 8808 	msr	MSP, r0
 8007cc2:	f04f 0000 	mov.w	r0, #0
 8007cc6:	f380 8814 	msr	CONTROL, r0
 8007cca:	b662      	cpsie	i
 8007ccc:	b661      	cpsie	f
 8007cce:	f3bf 8f4f 	dsb	sy
 8007cd2:	f3bf 8f6f 	isb	sy
 8007cd6:	df00      	svc	0
 8007cd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007cda:	bf00      	nop
 8007cdc:	e000ed08 	.word	0xe000ed08

08007ce0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b086      	sub	sp, #24
 8007ce4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007ce6:	4b46      	ldr	r3, [pc, #280]	; (8007e00 <xPortStartScheduler+0x120>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a46      	ldr	r2, [pc, #280]	; (8007e04 <xPortStartScheduler+0x124>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d10a      	bne.n	8007d06 <xPortStartScheduler+0x26>
	__asm volatile
 8007cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf4:	f383 8811 	msr	BASEPRI, r3
 8007cf8:	f3bf 8f6f 	isb	sy
 8007cfc:	f3bf 8f4f 	dsb	sy
 8007d00:	613b      	str	r3, [r7, #16]
}
 8007d02:	bf00      	nop
 8007d04:	e7fe      	b.n	8007d04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007d06:	4b3e      	ldr	r3, [pc, #248]	; (8007e00 <xPortStartScheduler+0x120>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a3f      	ldr	r2, [pc, #252]	; (8007e08 <xPortStartScheduler+0x128>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d10a      	bne.n	8007d26 <xPortStartScheduler+0x46>
	__asm volatile
 8007d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d14:	f383 8811 	msr	BASEPRI, r3
 8007d18:	f3bf 8f6f 	isb	sy
 8007d1c:	f3bf 8f4f 	dsb	sy
 8007d20:	60fb      	str	r3, [r7, #12]
}
 8007d22:	bf00      	nop
 8007d24:	e7fe      	b.n	8007d24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007d26:	4b39      	ldr	r3, [pc, #228]	; (8007e0c <xPortStartScheduler+0x12c>)
 8007d28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	22ff      	movs	r2, #255	; 0xff
 8007d36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007d40:	78fb      	ldrb	r3, [r7, #3]
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007d48:	b2da      	uxtb	r2, r3
 8007d4a:	4b31      	ldr	r3, [pc, #196]	; (8007e10 <xPortStartScheduler+0x130>)
 8007d4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d4e:	4b31      	ldr	r3, [pc, #196]	; (8007e14 <xPortStartScheduler+0x134>)
 8007d50:	2207      	movs	r2, #7
 8007d52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d54:	e009      	b.n	8007d6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007d56:	4b2f      	ldr	r3, [pc, #188]	; (8007e14 <xPortStartScheduler+0x134>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	4a2d      	ldr	r2, [pc, #180]	; (8007e14 <xPortStartScheduler+0x134>)
 8007d5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d60:	78fb      	ldrb	r3, [r7, #3]
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	005b      	lsls	r3, r3, #1
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d6a:	78fb      	ldrb	r3, [r7, #3]
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d72:	2b80      	cmp	r3, #128	; 0x80
 8007d74:	d0ef      	beq.n	8007d56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d76:	4b27      	ldr	r3, [pc, #156]	; (8007e14 <xPortStartScheduler+0x134>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f1c3 0307 	rsb	r3, r3, #7
 8007d7e:	2b04      	cmp	r3, #4
 8007d80:	d00a      	beq.n	8007d98 <xPortStartScheduler+0xb8>
	__asm volatile
 8007d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d86:	f383 8811 	msr	BASEPRI, r3
 8007d8a:	f3bf 8f6f 	isb	sy
 8007d8e:	f3bf 8f4f 	dsb	sy
 8007d92:	60bb      	str	r3, [r7, #8]
}
 8007d94:	bf00      	nop
 8007d96:	e7fe      	b.n	8007d96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007d98:	4b1e      	ldr	r3, [pc, #120]	; (8007e14 <xPortStartScheduler+0x134>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	021b      	lsls	r3, r3, #8
 8007d9e:	4a1d      	ldr	r2, [pc, #116]	; (8007e14 <xPortStartScheduler+0x134>)
 8007da0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007da2:	4b1c      	ldr	r3, [pc, #112]	; (8007e14 <xPortStartScheduler+0x134>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007daa:	4a1a      	ldr	r2, [pc, #104]	; (8007e14 <xPortStartScheduler+0x134>)
 8007dac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	b2da      	uxtb	r2, r3
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007db6:	4b18      	ldr	r3, [pc, #96]	; (8007e18 <xPortStartScheduler+0x138>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a17      	ldr	r2, [pc, #92]	; (8007e18 <xPortStartScheduler+0x138>)
 8007dbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007dc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007dc2:	4b15      	ldr	r3, [pc, #84]	; (8007e18 <xPortStartScheduler+0x138>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a14      	ldr	r2, [pc, #80]	; (8007e18 <xPortStartScheduler+0x138>)
 8007dc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007dcc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007dce:	f000 f8dd 	bl	8007f8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007dd2:	4b12      	ldr	r3, [pc, #72]	; (8007e1c <xPortStartScheduler+0x13c>)
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007dd8:	f000 f8fc 	bl	8007fd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007ddc:	4b10      	ldr	r3, [pc, #64]	; (8007e20 <xPortStartScheduler+0x140>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a0f      	ldr	r2, [pc, #60]	; (8007e20 <xPortStartScheduler+0x140>)
 8007de2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007de6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007de8:	f7ff ff66 	bl	8007cb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007dec:	f7ff f852 	bl	8006e94 <vTaskSwitchContext>
	prvTaskExitError();
 8007df0:	f7ff ff1e 	bl	8007c30 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3718      	adds	r7, #24
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	e000ed00 	.word	0xe000ed00
 8007e04:	410fc271 	.word	0x410fc271
 8007e08:	410fc270 	.word	0x410fc270
 8007e0c:	e000e400 	.word	0xe000e400
 8007e10:	20000d7c 	.word	0x20000d7c
 8007e14:	20000d80 	.word	0x20000d80
 8007e18:	e000ed20 	.word	0xe000ed20
 8007e1c:	2000000c 	.word	0x2000000c
 8007e20:	e000ef34 	.word	0xe000ef34

08007e24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007e24:	b480      	push	{r7}
 8007e26:	b083      	sub	sp, #12
 8007e28:	af00      	add	r7, sp, #0
	__asm volatile
 8007e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e2e:	f383 8811 	msr	BASEPRI, r3
 8007e32:	f3bf 8f6f 	isb	sy
 8007e36:	f3bf 8f4f 	dsb	sy
 8007e3a:	607b      	str	r3, [r7, #4]
}
 8007e3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007e3e:	4b0f      	ldr	r3, [pc, #60]	; (8007e7c <vPortEnterCritical+0x58>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	3301      	adds	r3, #1
 8007e44:	4a0d      	ldr	r2, [pc, #52]	; (8007e7c <vPortEnterCritical+0x58>)
 8007e46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007e48:	4b0c      	ldr	r3, [pc, #48]	; (8007e7c <vPortEnterCritical+0x58>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d10f      	bne.n	8007e70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007e50:	4b0b      	ldr	r3, [pc, #44]	; (8007e80 <vPortEnterCritical+0x5c>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d00a      	beq.n	8007e70 <vPortEnterCritical+0x4c>
	__asm volatile
 8007e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5e:	f383 8811 	msr	BASEPRI, r3
 8007e62:	f3bf 8f6f 	isb	sy
 8007e66:	f3bf 8f4f 	dsb	sy
 8007e6a:	603b      	str	r3, [r7, #0]
}
 8007e6c:	bf00      	nop
 8007e6e:	e7fe      	b.n	8007e6e <vPortEnterCritical+0x4a>
	}
}
 8007e70:	bf00      	nop
 8007e72:	370c      	adds	r7, #12
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr
 8007e7c:	2000000c 	.word	0x2000000c
 8007e80:	e000ed04 	.word	0xe000ed04

08007e84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007e8a:	4b12      	ldr	r3, [pc, #72]	; (8007ed4 <vPortExitCritical+0x50>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d10a      	bne.n	8007ea8 <vPortExitCritical+0x24>
	__asm volatile
 8007e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e96:	f383 8811 	msr	BASEPRI, r3
 8007e9a:	f3bf 8f6f 	isb	sy
 8007e9e:	f3bf 8f4f 	dsb	sy
 8007ea2:	607b      	str	r3, [r7, #4]
}
 8007ea4:	bf00      	nop
 8007ea6:	e7fe      	b.n	8007ea6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ea8:	4b0a      	ldr	r3, [pc, #40]	; (8007ed4 <vPortExitCritical+0x50>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	3b01      	subs	r3, #1
 8007eae:	4a09      	ldr	r2, [pc, #36]	; (8007ed4 <vPortExitCritical+0x50>)
 8007eb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007eb2:	4b08      	ldr	r3, [pc, #32]	; (8007ed4 <vPortExitCritical+0x50>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d105      	bne.n	8007ec6 <vPortExitCritical+0x42>
 8007eba:	2300      	movs	r3, #0
 8007ebc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	f383 8811 	msr	BASEPRI, r3
}
 8007ec4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007ec6:	bf00      	nop
 8007ec8:	370c      	adds	r7, #12
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr
 8007ed2:	bf00      	nop
 8007ed4:	2000000c 	.word	0x2000000c
	...

08007ee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007ee0:	f3ef 8009 	mrs	r0, PSP
 8007ee4:	f3bf 8f6f 	isb	sy
 8007ee8:	4b15      	ldr	r3, [pc, #84]	; (8007f40 <pxCurrentTCBConst>)
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	f01e 0f10 	tst.w	lr, #16
 8007ef0:	bf08      	it	eq
 8007ef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007ef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efa:	6010      	str	r0, [r2, #0]
 8007efc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007f00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007f04:	f380 8811 	msr	BASEPRI, r0
 8007f08:	f3bf 8f4f 	dsb	sy
 8007f0c:	f3bf 8f6f 	isb	sy
 8007f10:	f7fe ffc0 	bl	8006e94 <vTaskSwitchContext>
 8007f14:	f04f 0000 	mov.w	r0, #0
 8007f18:	f380 8811 	msr	BASEPRI, r0
 8007f1c:	bc09      	pop	{r0, r3}
 8007f1e:	6819      	ldr	r1, [r3, #0]
 8007f20:	6808      	ldr	r0, [r1, #0]
 8007f22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f26:	f01e 0f10 	tst.w	lr, #16
 8007f2a:	bf08      	it	eq
 8007f2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007f30:	f380 8809 	msr	PSP, r0
 8007f34:	f3bf 8f6f 	isb	sy
 8007f38:	4770      	bx	lr
 8007f3a:	bf00      	nop
 8007f3c:	f3af 8000 	nop.w

08007f40 <pxCurrentTCBConst>:
 8007f40:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007f44:	bf00      	nop
 8007f46:	bf00      	nop

08007f48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b082      	sub	sp, #8
 8007f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	607b      	str	r3, [r7, #4]
}
 8007f60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007f62:	f7fe fedd 	bl	8006d20 <xTaskIncrementTick>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d003      	beq.n	8007f74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007f6c:	4b06      	ldr	r3, [pc, #24]	; (8007f88 <xPortSysTickHandler+0x40>)
 8007f6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f72:	601a      	str	r2, [r3, #0]
 8007f74:	2300      	movs	r3, #0
 8007f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	f383 8811 	msr	BASEPRI, r3
}
 8007f7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007f80:	bf00      	nop
 8007f82:	3708      	adds	r7, #8
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}
 8007f88:	e000ed04 	.word	0xe000ed04

08007f8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007f90:	4b0b      	ldr	r3, [pc, #44]	; (8007fc0 <vPortSetupTimerInterrupt+0x34>)
 8007f92:	2200      	movs	r2, #0
 8007f94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007f96:	4b0b      	ldr	r3, [pc, #44]	; (8007fc4 <vPortSetupTimerInterrupt+0x38>)
 8007f98:	2200      	movs	r2, #0
 8007f9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007f9c:	4b0a      	ldr	r3, [pc, #40]	; (8007fc8 <vPortSetupTimerInterrupt+0x3c>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a0a      	ldr	r2, [pc, #40]	; (8007fcc <vPortSetupTimerInterrupt+0x40>)
 8007fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8007fa6:	099b      	lsrs	r3, r3, #6
 8007fa8:	4a09      	ldr	r2, [pc, #36]	; (8007fd0 <vPortSetupTimerInterrupt+0x44>)
 8007faa:	3b01      	subs	r3, #1
 8007fac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007fae:	4b04      	ldr	r3, [pc, #16]	; (8007fc0 <vPortSetupTimerInterrupt+0x34>)
 8007fb0:	2207      	movs	r2, #7
 8007fb2:	601a      	str	r2, [r3, #0]
}
 8007fb4:	bf00      	nop
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	e000e010 	.word	0xe000e010
 8007fc4:	e000e018 	.word	0xe000e018
 8007fc8:	20000000 	.word	0x20000000
 8007fcc:	10624dd3 	.word	0x10624dd3
 8007fd0:	e000e014 	.word	0xe000e014

08007fd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007fd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007fe4 <vPortEnableVFP+0x10>
 8007fd8:	6801      	ldr	r1, [r0, #0]
 8007fda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007fde:	6001      	str	r1, [r0, #0]
 8007fe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007fe2:	bf00      	nop
 8007fe4:	e000ed88 	.word	0xe000ed88

08007fe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007fe8:	b480      	push	{r7}
 8007fea:	b085      	sub	sp, #20
 8007fec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007fee:	f3ef 8305 	mrs	r3, IPSR
 8007ff2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2b0f      	cmp	r3, #15
 8007ff8:	d914      	bls.n	8008024 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007ffa:	4a17      	ldr	r2, [pc, #92]	; (8008058 <vPortValidateInterruptPriority+0x70>)
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	4413      	add	r3, r2
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008004:	4b15      	ldr	r3, [pc, #84]	; (800805c <vPortValidateInterruptPriority+0x74>)
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	7afa      	ldrb	r2, [r7, #11]
 800800a:	429a      	cmp	r2, r3
 800800c:	d20a      	bcs.n	8008024 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800800e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008012:	f383 8811 	msr	BASEPRI, r3
 8008016:	f3bf 8f6f 	isb	sy
 800801a:	f3bf 8f4f 	dsb	sy
 800801e:	607b      	str	r3, [r7, #4]
}
 8008020:	bf00      	nop
 8008022:	e7fe      	b.n	8008022 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008024:	4b0e      	ldr	r3, [pc, #56]	; (8008060 <vPortValidateInterruptPriority+0x78>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800802c:	4b0d      	ldr	r3, [pc, #52]	; (8008064 <vPortValidateInterruptPriority+0x7c>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	429a      	cmp	r2, r3
 8008032:	d90a      	bls.n	800804a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008038:	f383 8811 	msr	BASEPRI, r3
 800803c:	f3bf 8f6f 	isb	sy
 8008040:	f3bf 8f4f 	dsb	sy
 8008044:	603b      	str	r3, [r7, #0]
}
 8008046:	bf00      	nop
 8008048:	e7fe      	b.n	8008048 <vPortValidateInterruptPriority+0x60>
	}
 800804a:	bf00      	nop
 800804c:	3714      	adds	r7, #20
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr
 8008056:	bf00      	nop
 8008058:	e000e3f0 	.word	0xe000e3f0
 800805c:	20000d7c 	.word	0x20000d7c
 8008060:	e000ed0c 	.word	0xe000ed0c
 8008064:	20000d80 	.word	0x20000d80

08008068 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b08a      	sub	sp, #40	; 0x28
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008070:	2300      	movs	r3, #0
 8008072:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008074:	f7fe fd98 	bl	8006ba8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008078:	4b5b      	ldr	r3, [pc, #364]	; (80081e8 <pvPortMalloc+0x180>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d101      	bne.n	8008084 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008080:	f000 f920 	bl	80082c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008084:	4b59      	ldr	r3, [pc, #356]	; (80081ec <pvPortMalloc+0x184>)
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	4013      	ands	r3, r2
 800808c:	2b00      	cmp	r3, #0
 800808e:	f040 8093 	bne.w	80081b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d01d      	beq.n	80080d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008098:	2208      	movs	r2, #8
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	4413      	add	r3, r2
 800809e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f003 0307 	and.w	r3, r3, #7
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d014      	beq.n	80080d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f023 0307 	bic.w	r3, r3, #7
 80080b0:	3308      	adds	r3, #8
 80080b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f003 0307 	and.w	r3, r3, #7
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00a      	beq.n	80080d4 <pvPortMalloc+0x6c>
	__asm volatile
 80080be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c2:	f383 8811 	msr	BASEPRI, r3
 80080c6:	f3bf 8f6f 	isb	sy
 80080ca:	f3bf 8f4f 	dsb	sy
 80080ce:	617b      	str	r3, [r7, #20]
}
 80080d0:	bf00      	nop
 80080d2:	e7fe      	b.n	80080d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d06e      	beq.n	80081b8 <pvPortMalloc+0x150>
 80080da:	4b45      	ldr	r3, [pc, #276]	; (80081f0 <pvPortMalloc+0x188>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d869      	bhi.n	80081b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80080e4:	4b43      	ldr	r3, [pc, #268]	; (80081f4 <pvPortMalloc+0x18c>)
 80080e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80080e8:	4b42      	ldr	r3, [pc, #264]	; (80081f4 <pvPortMalloc+0x18c>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80080ee:	e004      	b.n	80080fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80080f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80080f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80080fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	429a      	cmp	r2, r3
 8008102:	d903      	bls.n	800810c <pvPortMalloc+0xa4>
 8008104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d1f1      	bne.n	80080f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800810c:	4b36      	ldr	r3, [pc, #216]	; (80081e8 <pvPortMalloc+0x180>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008112:	429a      	cmp	r2, r3
 8008114:	d050      	beq.n	80081b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008116:	6a3b      	ldr	r3, [r7, #32]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	2208      	movs	r2, #8
 800811c:	4413      	add	r3, r2
 800811e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	6a3b      	ldr	r3, [r7, #32]
 8008126:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812a:	685a      	ldr	r2, [r3, #4]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	1ad2      	subs	r2, r2, r3
 8008130:	2308      	movs	r3, #8
 8008132:	005b      	lsls	r3, r3, #1
 8008134:	429a      	cmp	r2, r3
 8008136:	d91f      	bls.n	8008178 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	4413      	add	r3, r2
 800813e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008140:	69bb      	ldr	r3, [r7, #24]
 8008142:	f003 0307 	and.w	r3, r3, #7
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00a      	beq.n	8008160 <pvPortMalloc+0xf8>
	__asm volatile
 800814a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800814e:	f383 8811 	msr	BASEPRI, r3
 8008152:	f3bf 8f6f 	isb	sy
 8008156:	f3bf 8f4f 	dsb	sy
 800815a:	613b      	str	r3, [r7, #16]
}
 800815c:	bf00      	nop
 800815e:	e7fe      	b.n	800815e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008162:	685a      	ldr	r2, [r3, #4]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	1ad2      	subs	r2, r2, r3
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800816c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008172:	69b8      	ldr	r0, [r7, #24]
 8008174:	f000 f908 	bl	8008388 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008178:	4b1d      	ldr	r3, [pc, #116]	; (80081f0 <pvPortMalloc+0x188>)
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	4a1b      	ldr	r2, [pc, #108]	; (80081f0 <pvPortMalloc+0x188>)
 8008184:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008186:	4b1a      	ldr	r3, [pc, #104]	; (80081f0 <pvPortMalloc+0x188>)
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	4b1b      	ldr	r3, [pc, #108]	; (80081f8 <pvPortMalloc+0x190>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	429a      	cmp	r2, r3
 8008190:	d203      	bcs.n	800819a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008192:	4b17      	ldr	r3, [pc, #92]	; (80081f0 <pvPortMalloc+0x188>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a18      	ldr	r2, [pc, #96]	; (80081f8 <pvPortMalloc+0x190>)
 8008198:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800819a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819c:	685a      	ldr	r2, [r3, #4]
 800819e:	4b13      	ldr	r3, [pc, #76]	; (80081ec <pvPortMalloc+0x184>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	431a      	orrs	r2, r3
 80081a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80081a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081aa:	2200      	movs	r2, #0
 80081ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80081ae:	4b13      	ldr	r3, [pc, #76]	; (80081fc <pvPortMalloc+0x194>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	3301      	adds	r3, #1
 80081b4:	4a11      	ldr	r2, [pc, #68]	; (80081fc <pvPortMalloc+0x194>)
 80081b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80081b8:	f7fe fd04 	bl	8006bc4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	f003 0307 	and.w	r3, r3, #7
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d00a      	beq.n	80081dc <pvPortMalloc+0x174>
	__asm volatile
 80081c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ca:	f383 8811 	msr	BASEPRI, r3
 80081ce:	f3bf 8f6f 	isb	sy
 80081d2:	f3bf 8f4f 	dsb	sy
 80081d6:	60fb      	str	r3, [r7, #12]
}
 80081d8:	bf00      	nop
 80081da:	e7fe      	b.n	80081da <pvPortMalloc+0x172>
	return pvReturn;
 80081dc:	69fb      	ldr	r3, [r7, #28]
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3728      	adds	r7, #40	; 0x28
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	20001944 	.word	0x20001944
 80081ec:	20001958 	.word	0x20001958
 80081f0:	20001948 	.word	0x20001948
 80081f4:	2000193c 	.word	0x2000193c
 80081f8:	2000194c 	.word	0x2000194c
 80081fc:	20001950 	.word	0x20001950

08008200 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b086      	sub	sp, #24
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d04d      	beq.n	80082ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008212:	2308      	movs	r3, #8
 8008214:	425b      	negs	r3, r3
 8008216:	697a      	ldr	r2, [r7, #20]
 8008218:	4413      	add	r3, r2
 800821a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	685a      	ldr	r2, [r3, #4]
 8008224:	4b24      	ldr	r3, [pc, #144]	; (80082b8 <vPortFree+0xb8>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4013      	ands	r3, r2
 800822a:	2b00      	cmp	r3, #0
 800822c:	d10a      	bne.n	8008244 <vPortFree+0x44>
	__asm volatile
 800822e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	60fb      	str	r3, [r7, #12]
}
 8008240:	bf00      	nop
 8008242:	e7fe      	b.n	8008242 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d00a      	beq.n	8008262 <vPortFree+0x62>
	__asm volatile
 800824c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008250:	f383 8811 	msr	BASEPRI, r3
 8008254:	f3bf 8f6f 	isb	sy
 8008258:	f3bf 8f4f 	dsb	sy
 800825c:	60bb      	str	r3, [r7, #8]
}
 800825e:	bf00      	nop
 8008260:	e7fe      	b.n	8008260 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	685a      	ldr	r2, [r3, #4]
 8008266:	4b14      	ldr	r3, [pc, #80]	; (80082b8 <vPortFree+0xb8>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4013      	ands	r3, r2
 800826c:	2b00      	cmp	r3, #0
 800826e:	d01e      	beq.n	80082ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d11a      	bne.n	80082ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	685a      	ldr	r2, [r3, #4]
 800827c:	4b0e      	ldr	r3, [pc, #56]	; (80082b8 <vPortFree+0xb8>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	43db      	mvns	r3, r3
 8008282:	401a      	ands	r2, r3
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008288:	f7fe fc8e 	bl	8006ba8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	685a      	ldr	r2, [r3, #4]
 8008290:	4b0a      	ldr	r3, [pc, #40]	; (80082bc <vPortFree+0xbc>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4413      	add	r3, r2
 8008296:	4a09      	ldr	r2, [pc, #36]	; (80082bc <vPortFree+0xbc>)
 8008298:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800829a:	6938      	ldr	r0, [r7, #16]
 800829c:	f000 f874 	bl	8008388 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80082a0:	4b07      	ldr	r3, [pc, #28]	; (80082c0 <vPortFree+0xc0>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	3301      	adds	r3, #1
 80082a6:	4a06      	ldr	r2, [pc, #24]	; (80082c0 <vPortFree+0xc0>)
 80082a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80082aa:	f7fe fc8b 	bl	8006bc4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80082ae:	bf00      	nop
 80082b0:	3718      	adds	r7, #24
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	20001958 	.word	0x20001958
 80082bc:	20001948 	.word	0x20001948
 80082c0:	20001954 	.word	0x20001954

080082c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80082c4:	b480      	push	{r7}
 80082c6:	b085      	sub	sp, #20
 80082c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80082ca:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80082ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80082d0:	4b27      	ldr	r3, [pc, #156]	; (8008370 <prvHeapInit+0xac>)
 80082d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	f003 0307 	and.w	r3, r3, #7
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d00c      	beq.n	80082f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	3307      	adds	r3, #7
 80082e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f023 0307 	bic.w	r3, r3, #7
 80082ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	4a1f      	ldr	r2, [pc, #124]	; (8008370 <prvHeapInit+0xac>)
 80082f4:	4413      	add	r3, r2
 80082f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80082fc:	4a1d      	ldr	r2, [pc, #116]	; (8008374 <prvHeapInit+0xb0>)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008302:	4b1c      	ldr	r3, [pc, #112]	; (8008374 <prvHeapInit+0xb0>)
 8008304:	2200      	movs	r2, #0
 8008306:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	68ba      	ldr	r2, [r7, #8]
 800830c:	4413      	add	r3, r2
 800830e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008310:	2208      	movs	r2, #8
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	1a9b      	subs	r3, r3, r2
 8008316:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f023 0307 	bic.w	r3, r3, #7
 800831e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	4a15      	ldr	r2, [pc, #84]	; (8008378 <prvHeapInit+0xb4>)
 8008324:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008326:	4b14      	ldr	r3, [pc, #80]	; (8008378 <prvHeapInit+0xb4>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	2200      	movs	r2, #0
 800832c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800832e:	4b12      	ldr	r3, [pc, #72]	; (8008378 <prvHeapInit+0xb4>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2200      	movs	r2, #0
 8008334:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	1ad2      	subs	r2, r2, r3
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008344:	4b0c      	ldr	r3, [pc, #48]	; (8008378 <prvHeapInit+0xb4>)
 8008346:	681a      	ldr	r2, [r3, #0]
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	4a0a      	ldr	r2, [pc, #40]	; (800837c <prvHeapInit+0xb8>)
 8008352:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	4a09      	ldr	r2, [pc, #36]	; (8008380 <prvHeapInit+0xbc>)
 800835a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800835c:	4b09      	ldr	r3, [pc, #36]	; (8008384 <prvHeapInit+0xc0>)
 800835e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008362:	601a      	str	r2, [r3, #0]
}
 8008364:	bf00      	nop
 8008366:	3714      	adds	r7, #20
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr
 8008370:	20000d84 	.word	0x20000d84
 8008374:	2000193c 	.word	0x2000193c
 8008378:	20001944 	.word	0x20001944
 800837c:	2000194c 	.word	0x2000194c
 8008380:	20001948 	.word	0x20001948
 8008384:	20001958 	.word	0x20001958

08008388 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008390:	4b28      	ldr	r3, [pc, #160]	; (8008434 <prvInsertBlockIntoFreeList+0xac>)
 8008392:	60fb      	str	r3, [r7, #12]
 8008394:	e002      	b.n	800839c <prvInsertBlockIntoFreeList+0x14>
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	60fb      	str	r3, [r7, #12]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	687a      	ldr	r2, [r7, #4]
 80083a2:	429a      	cmp	r2, r3
 80083a4:	d8f7      	bhi.n	8008396 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	4413      	add	r3, r2
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d108      	bne.n	80083ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	685a      	ldr	r2, [r3, #4]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	441a      	add	r2, r3
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	68ba      	ldr	r2, [r7, #8]
 80083d4:	441a      	add	r2, r3
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	429a      	cmp	r2, r3
 80083dc:	d118      	bne.n	8008410 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681a      	ldr	r2, [r3, #0]
 80083e2:	4b15      	ldr	r3, [pc, #84]	; (8008438 <prvInsertBlockIntoFreeList+0xb0>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	429a      	cmp	r2, r3
 80083e8:	d00d      	beq.n	8008406 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	685a      	ldr	r2, [r3, #4]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	441a      	add	r2, r3
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681a      	ldr	r2, [r3, #0]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	601a      	str	r2, [r3, #0]
 8008404:	e008      	b.n	8008418 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008406:	4b0c      	ldr	r3, [pc, #48]	; (8008438 <prvInsertBlockIntoFreeList+0xb0>)
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	601a      	str	r2, [r3, #0]
 800840e:	e003      	b.n	8008418 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681a      	ldr	r2, [r3, #0]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008418:	68fa      	ldr	r2, [r7, #12]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	429a      	cmp	r2, r3
 800841e:	d002      	beq.n	8008426 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	687a      	ldr	r2, [r7, #4]
 8008424:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008426:	bf00      	nop
 8008428:	3714      	adds	r7, #20
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	2000193c 	.word	0x2000193c
 8008438:	20001944 	.word	0x20001944

0800843c <__errno>:
 800843c:	4b01      	ldr	r3, [pc, #4]	; (8008444 <__errno+0x8>)
 800843e:	6818      	ldr	r0, [r3, #0]
 8008440:	4770      	bx	lr
 8008442:	bf00      	nop
 8008444:	20000010 	.word	0x20000010

08008448 <__libc_init_array>:
 8008448:	b570      	push	{r4, r5, r6, lr}
 800844a:	4d0d      	ldr	r5, [pc, #52]	; (8008480 <__libc_init_array+0x38>)
 800844c:	4c0d      	ldr	r4, [pc, #52]	; (8008484 <__libc_init_array+0x3c>)
 800844e:	1b64      	subs	r4, r4, r5
 8008450:	10a4      	asrs	r4, r4, #2
 8008452:	2600      	movs	r6, #0
 8008454:	42a6      	cmp	r6, r4
 8008456:	d109      	bne.n	800846c <__libc_init_array+0x24>
 8008458:	4d0b      	ldr	r5, [pc, #44]	; (8008488 <__libc_init_array+0x40>)
 800845a:	4c0c      	ldr	r4, [pc, #48]	; (800848c <__libc_init_array+0x44>)
 800845c:	f000 ff84 	bl	8009368 <_init>
 8008460:	1b64      	subs	r4, r4, r5
 8008462:	10a4      	asrs	r4, r4, #2
 8008464:	2600      	movs	r6, #0
 8008466:	42a6      	cmp	r6, r4
 8008468:	d105      	bne.n	8008476 <__libc_init_array+0x2e>
 800846a:	bd70      	pop	{r4, r5, r6, pc}
 800846c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008470:	4798      	blx	r3
 8008472:	3601      	adds	r6, #1
 8008474:	e7ee      	b.n	8008454 <__libc_init_array+0xc>
 8008476:	f855 3b04 	ldr.w	r3, [r5], #4
 800847a:	4798      	blx	r3
 800847c:	3601      	adds	r6, #1
 800847e:	e7f2      	b.n	8008466 <__libc_init_array+0x1e>
 8008480:	080094bc 	.word	0x080094bc
 8008484:	080094bc 	.word	0x080094bc
 8008488:	080094bc 	.word	0x080094bc
 800848c:	080094c0 	.word	0x080094c0

08008490 <memcpy>:
 8008490:	440a      	add	r2, r1
 8008492:	4291      	cmp	r1, r2
 8008494:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008498:	d100      	bne.n	800849c <memcpy+0xc>
 800849a:	4770      	bx	lr
 800849c:	b510      	push	{r4, lr}
 800849e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084a6:	4291      	cmp	r1, r2
 80084a8:	d1f9      	bne.n	800849e <memcpy+0xe>
 80084aa:	bd10      	pop	{r4, pc}

080084ac <memset>:
 80084ac:	4402      	add	r2, r0
 80084ae:	4603      	mov	r3, r0
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d100      	bne.n	80084b6 <memset+0xa>
 80084b4:	4770      	bx	lr
 80084b6:	f803 1b01 	strb.w	r1, [r3], #1
 80084ba:	e7f9      	b.n	80084b0 <memset+0x4>

080084bc <iprintf>:
 80084bc:	b40f      	push	{r0, r1, r2, r3}
 80084be:	4b0a      	ldr	r3, [pc, #40]	; (80084e8 <iprintf+0x2c>)
 80084c0:	b513      	push	{r0, r1, r4, lr}
 80084c2:	681c      	ldr	r4, [r3, #0]
 80084c4:	b124      	cbz	r4, 80084d0 <iprintf+0x14>
 80084c6:	69a3      	ldr	r3, [r4, #24]
 80084c8:	b913      	cbnz	r3, 80084d0 <iprintf+0x14>
 80084ca:	4620      	mov	r0, r4
 80084cc:	f000 f866 	bl	800859c <__sinit>
 80084d0:	ab05      	add	r3, sp, #20
 80084d2:	9a04      	ldr	r2, [sp, #16]
 80084d4:	68a1      	ldr	r1, [r4, #8]
 80084d6:	9301      	str	r3, [sp, #4]
 80084d8:	4620      	mov	r0, r4
 80084da:	f000 f983 	bl	80087e4 <_vfiprintf_r>
 80084de:	b002      	add	sp, #8
 80084e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084e4:	b004      	add	sp, #16
 80084e6:	4770      	bx	lr
 80084e8:	20000010 	.word	0x20000010

080084ec <std>:
 80084ec:	2300      	movs	r3, #0
 80084ee:	b510      	push	{r4, lr}
 80084f0:	4604      	mov	r4, r0
 80084f2:	e9c0 3300 	strd	r3, r3, [r0]
 80084f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084fa:	6083      	str	r3, [r0, #8]
 80084fc:	8181      	strh	r1, [r0, #12]
 80084fe:	6643      	str	r3, [r0, #100]	; 0x64
 8008500:	81c2      	strh	r2, [r0, #14]
 8008502:	6183      	str	r3, [r0, #24]
 8008504:	4619      	mov	r1, r3
 8008506:	2208      	movs	r2, #8
 8008508:	305c      	adds	r0, #92	; 0x5c
 800850a:	f7ff ffcf 	bl	80084ac <memset>
 800850e:	4b05      	ldr	r3, [pc, #20]	; (8008524 <std+0x38>)
 8008510:	6263      	str	r3, [r4, #36]	; 0x24
 8008512:	4b05      	ldr	r3, [pc, #20]	; (8008528 <std+0x3c>)
 8008514:	62a3      	str	r3, [r4, #40]	; 0x28
 8008516:	4b05      	ldr	r3, [pc, #20]	; (800852c <std+0x40>)
 8008518:	62e3      	str	r3, [r4, #44]	; 0x2c
 800851a:	4b05      	ldr	r3, [pc, #20]	; (8008530 <std+0x44>)
 800851c:	6224      	str	r4, [r4, #32]
 800851e:	6323      	str	r3, [r4, #48]	; 0x30
 8008520:	bd10      	pop	{r4, pc}
 8008522:	bf00      	nop
 8008524:	08008d8d 	.word	0x08008d8d
 8008528:	08008daf 	.word	0x08008daf
 800852c:	08008de7 	.word	0x08008de7
 8008530:	08008e0b 	.word	0x08008e0b

08008534 <_cleanup_r>:
 8008534:	4901      	ldr	r1, [pc, #4]	; (800853c <_cleanup_r+0x8>)
 8008536:	f000 b8af 	b.w	8008698 <_fwalk_reent>
 800853a:	bf00      	nop
 800853c:	080090e5 	.word	0x080090e5

08008540 <__sfmoreglue>:
 8008540:	b570      	push	{r4, r5, r6, lr}
 8008542:	1e4a      	subs	r2, r1, #1
 8008544:	2568      	movs	r5, #104	; 0x68
 8008546:	4355      	muls	r5, r2
 8008548:	460e      	mov	r6, r1
 800854a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800854e:	f000 f8c5 	bl	80086dc <_malloc_r>
 8008552:	4604      	mov	r4, r0
 8008554:	b140      	cbz	r0, 8008568 <__sfmoreglue+0x28>
 8008556:	2100      	movs	r1, #0
 8008558:	e9c0 1600 	strd	r1, r6, [r0]
 800855c:	300c      	adds	r0, #12
 800855e:	60a0      	str	r0, [r4, #8]
 8008560:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008564:	f7ff ffa2 	bl	80084ac <memset>
 8008568:	4620      	mov	r0, r4
 800856a:	bd70      	pop	{r4, r5, r6, pc}

0800856c <__sfp_lock_acquire>:
 800856c:	4801      	ldr	r0, [pc, #4]	; (8008574 <__sfp_lock_acquire+0x8>)
 800856e:	f000 b8b3 	b.w	80086d8 <__retarget_lock_acquire_recursive>
 8008572:	bf00      	nop
 8008574:	20002338 	.word	0x20002338

08008578 <__sfp_lock_release>:
 8008578:	4801      	ldr	r0, [pc, #4]	; (8008580 <__sfp_lock_release+0x8>)
 800857a:	f000 b8ae 	b.w	80086da <__retarget_lock_release_recursive>
 800857e:	bf00      	nop
 8008580:	20002338 	.word	0x20002338

08008584 <__sinit_lock_acquire>:
 8008584:	4801      	ldr	r0, [pc, #4]	; (800858c <__sinit_lock_acquire+0x8>)
 8008586:	f000 b8a7 	b.w	80086d8 <__retarget_lock_acquire_recursive>
 800858a:	bf00      	nop
 800858c:	20002333 	.word	0x20002333

08008590 <__sinit_lock_release>:
 8008590:	4801      	ldr	r0, [pc, #4]	; (8008598 <__sinit_lock_release+0x8>)
 8008592:	f000 b8a2 	b.w	80086da <__retarget_lock_release_recursive>
 8008596:	bf00      	nop
 8008598:	20002333 	.word	0x20002333

0800859c <__sinit>:
 800859c:	b510      	push	{r4, lr}
 800859e:	4604      	mov	r4, r0
 80085a0:	f7ff fff0 	bl	8008584 <__sinit_lock_acquire>
 80085a4:	69a3      	ldr	r3, [r4, #24]
 80085a6:	b11b      	cbz	r3, 80085b0 <__sinit+0x14>
 80085a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085ac:	f7ff bff0 	b.w	8008590 <__sinit_lock_release>
 80085b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80085b4:	6523      	str	r3, [r4, #80]	; 0x50
 80085b6:	4b13      	ldr	r3, [pc, #76]	; (8008604 <__sinit+0x68>)
 80085b8:	4a13      	ldr	r2, [pc, #76]	; (8008608 <__sinit+0x6c>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80085be:	42a3      	cmp	r3, r4
 80085c0:	bf04      	itt	eq
 80085c2:	2301      	moveq	r3, #1
 80085c4:	61a3      	streq	r3, [r4, #24]
 80085c6:	4620      	mov	r0, r4
 80085c8:	f000 f820 	bl	800860c <__sfp>
 80085cc:	6060      	str	r0, [r4, #4]
 80085ce:	4620      	mov	r0, r4
 80085d0:	f000 f81c 	bl	800860c <__sfp>
 80085d4:	60a0      	str	r0, [r4, #8]
 80085d6:	4620      	mov	r0, r4
 80085d8:	f000 f818 	bl	800860c <__sfp>
 80085dc:	2200      	movs	r2, #0
 80085de:	60e0      	str	r0, [r4, #12]
 80085e0:	2104      	movs	r1, #4
 80085e2:	6860      	ldr	r0, [r4, #4]
 80085e4:	f7ff ff82 	bl	80084ec <std>
 80085e8:	68a0      	ldr	r0, [r4, #8]
 80085ea:	2201      	movs	r2, #1
 80085ec:	2109      	movs	r1, #9
 80085ee:	f7ff ff7d 	bl	80084ec <std>
 80085f2:	68e0      	ldr	r0, [r4, #12]
 80085f4:	2202      	movs	r2, #2
 80085f6:	2112      	movs	r1, #18
 80085f8:	f7ff ff78 	bl	80084ec <std>
 80085fc:	2301      	movs	r3, #1
 80085fe:	61a3      	str	r3, [r4, #24]
 8008600:	e7d2      	b.n	80085a8 <__sinit+0xc>
 8008602:	bf00      	nop
 8008604:	0800941c 	.word	0x0800941c
 8008608:	08008535 	.word	0x08008535

0800860c <__sfp>:
 800860c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800860e:	4607      	mov	r7, r0
 8008610:	f7ff ffac 	bl	800856c <__sfp_lock_acquire>
 8008614:	4b1e      	ldr	r3, [pc, #120]	; (8008690 <__sfp+0x84>)
 8008616:	681e      	ldr	r6, [r3, #0]
 8008618:	69b3      	ldr	r3, [r6, #24]
 800861a:	b913      	cbnz	r3, 8008622 <__sfp+0x16>
 800861c:	4630      	mov	r0, r6
 800861e:	f7ff ffbd 	bl	800859c <__sinit>
 8008622:	3648      	adds	r6, #72	; 0x48
 8008624:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008628:	3b01      	subs	r3, #1
 800862a:	d503      	bpl.n	8008634 <__sfp+0x28>
 800862c:	6833      	ldr	r3, [r6, #0]
 800862e:	b30b      	cbz	r3, 8008674 <__sfp+0x68>
 8008630:	6836      	ldr	r6, [r6, #0]
 8008632:	e7f7      	b.n	8008624 <__sfp+0x18>
 8008634:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008638:	b9d5      	cbnz	r5, 8008670 <__sfp+0x64>
 800863a:	4b16      	ldr	r3, [pc, #88]	; (8008694 <__sfp+0x88>)
 800863c:	60e3      	str	r3, [r4, #12]
 800863e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008642:	6665      	str	r5, [r4, #100]	; 0x64
 8008644:	f000 f847 	bl	80086d6 <__retarget_lock_init_recursive>
 8008648:	f7ff ff96 	bl	8008578 <__sfp_lock_release>
 800864c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008650:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008654:	6025      	str	r5, [r4, #0]
 8008656:	61a5      	str	r5, [r4, #24]
 8008658:	2208      	movs	r2, #8
 800865a:	4629      	mov	r1, r5
 800865c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008660:	f7ff ff24 	bl	80084ac <memset>
 8008664:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008668:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800866c:	4620      	mov	r0, r4
 800866e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008670:	3468      	adds	r4, #104	; 0x68
 8008672:	e7d9      	b.n	8008628 <__sfp+0x1c>
 8008674:	2104      	movs	r1, #4
 8008676:	4638      	mov	r0, r7
 8008678:	f7ff ff62 	bl	8008540 <__sfmoreglue>
 800867c:	4604      	mov	r4, r0
 800867e:	6030      	str	r0, [r6, #0]
 8008680:	2800      	cmp	r0, #0
 8008682:	d1d5      	bne.n	8008630 <__sfp+0x24>
 8008684:	f7ff ff78 	bl	8008578 <__sfp_lock_release>
 8008688:	230c      	movs	r3, #12
 800868a:	603b      	str	r3, [r7, #0]
 800868c:	e7ee      	b.n	800866c <__sfp+0x60>
 800868e:	bf00      	nop
 8008690:	0800941c 	.word	0x0800941c
 8008694:	ffff0001 	.word	0xffff0001

08008698 <_fwalk_reent>:
 8008698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800869c:	4606      	mov	r6, r0
 800869e:	4688      	mov	r8, r1
 80086a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80086a4:	2700      	movs	r7, #0
 80086a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086aa:	f1b9 0901 	subs.w	r9, r9, #1
 80086ae:	d505      	bpl.n	80086bc <_fwalk_reent+0x24>
 80086b0:	6824      	ldr	r4, [r4, #0]
 80086b2:	2c00      	cmp	r4, #0
 80086b4:	d1f7      	bne.n	80086a6 <_fwalk_reent+0xe>
 80086b6:	4638      	mov	r0, r7
 80086b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086bc:	89ab      	ldrh	r3, [r5, #12]
 80086be:	2b01      	cmp	r3, #1
 80086c0:	d907      	bls.n	80086d2 <_fwalk_reent+0x3a>
 80086c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086c6:	3301      	adds	r3, #1
 80086c8:	d003      	beq.n	80086d2 <_fwalk_reent+0x3a>
 80086ca:	4629      	mov	r1, r5
 80086cc:	4630      	mov	r0, r6
 80086ce:	47c0      	blx	r8
 80086d0:	4307      	orrs	r7, r0
 80086d2:	3568      	adds	r5, #104	; 0x68
 80086d4:	e7e9      	b.n	80086aa <_fwalk_reent+0x12>

080086d6 <__retarget_lock_init_recursive>:
 80086d6:	4770      	bx	lr

080086d8 <__retarget_lock_acquire_recursive>:
 80086d8:	4770      	bx	lr

080086da <__retarget_lock_release_recursive>:
 80086da:	4770      	bx	lr

080086dc <_malloc_r>:
 80086dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086de:	1ccd      	adds	r5, r1, #3
 80086e0:	f025 0503 	bic.w	r5, r5, #3
 80086e4:	3508      	adds	r5, #8
 80086e6:	2d0c      	cmp	r5, #12
 80086e8:	bf38      	it	cc
 80086ea:	250c      	movcc	r5, #12
 80086ec:	2d00      	cmp	r5, #0
 80086ee:	4606      	mov	r6, r0
 80086f0:	db01      	blt.n	80086f6 <_malloc_r+0x1a>
 80086f2:	42a9      	cmp	r1, r5
 80086f4:	d903      	bls.n	80086fe <_malloc_r+0x22>
 80086f6:	230c      	movs	r3, #12
 80086f8:	6033      	str	r3, [r6, #0]
 80086fa:	2000      	movs	r0, #0
 80086fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086fe:	f000 fda3 	bl	8009248 <__malloc_lock>
 8008702:	4921      	ldr	r1, [pc, #132]	; (8008788 <_malloc_r+0xac>)
 8008704:	680a      	ldr	r2, [r1, #0]
 8008706:	4614      	mov	r4, r2
 8008708:	b99c      	cbnz	r4, 8008732 <_malloc_r+0x56>
 800870a:	4f20      	ldr	r7, [pc, #128]	; (800878c <_malloc_r+0xb0>)
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	b923      	cbnz	r3, 800871a <_malloc_r+0x3e>
 8008710:	4621      	mov	r1, r4
 8008712:	4630      	mov	r0, r6
 8008714:	f000 fb2a 	bl	8008d6c <_sbrk_r>
 8008718:	6038      	str	r0, [r7, #0]
 800871a:	4629      	mov	r1, r5
 800871c:	4630      	mov	r0, r6
 800871e:	f000 fb25 	bl	8008d6c <_sbrk_r>
 8008722:	1c43      	adds	r3, r0, #1
 8008724:	d123      	bne.n	800876e <_malloc_r+0x92>
 8008726:	230c      	movs	r3, #12
 8008728:	6033      	str	r3, [r6, #0]
 800872a:	4630      	mov	r0, r6
 800872c:	f000 fd92 	bl	8009254 <__malloc_unlock>
 8008730:	e7e3      	b.n	80086fa <_malloc_r+0x1e>
 8008732:	6823      	ldr	r3, [r4, #0]
 8008734:	1b5b      	subs	r3, r3, r5
 8008736:	d417      	bmi.n	8008768 <_malloc_r+0x8c>
 8008738:	2b0b      	cmp	r3, #11
 800873a:	d903      	bls.n	8008744 <_malloc_r+0x68>
 800873c:	6023      	str	r3, [r4, #0]
 800873e:	441c      	add	r4, r3
 8008740:	6025      	str	r5, [r4, #0]
 8008742:	e004      	b.n	800874e <_malloc_r+0x72>
 8008744:	6863      	ldr	r3, [r4, #4]
 8008746:	42a2      	cmp	r2, r4
 8008748:	bf0c      	ite	eq
 800874a:	600b      	streq	r3, [r1, #0]
 800874c:	6053      	strne	r3, [r2, #4]
 800874e:	4630      	mov	r0, r6
 8008750:	f000 fd80 	bl	8009254 <__malloc_unlock>
 8008754:	f104 000b 	add.w	r0, r4, #11
 8008758:	1d23      	adds	r3, r4, #4
 800875a:	f020 0007 	bic.w	r0, r0, #7
 800875e:	1ac2      	subs	r2, r0, r3
 8008760:	d0cc      	beq.n	80086fc <_malloc_r+0x20>
 8008762:	1a1b      	subs	r3, r3, r0
 8008764:	50a3      	str	r3, [r4, r2]
 8008766:	e7c9      	b.n	80086fc <_malloc_r+0x20>
 8008768:	4622      	mov	r2, r4
 800876a:	6864      	ldr	r4, [r4, #4]
 800876c:	e7cc      	b.n	8008708 <_malloc_r+0x2c>
 800876e:	1cc4      	adds	r4, r0, #3
 8008770:	f024 0403 	bic.w	r4, r4, #3
 8008774:	42a0      	cmp	r0, r4
 8008776:	d0e3      	beq.n	8008740 <_malloc_r+0x64>
 8008778:	1a21      	subs	r1, r4, r0
 800877a:	4630      	mov	r0, r6
 800877c:	f000 faf6 	bl	8008d6c <_sbrk_r>
 8008780:	3001      	adds	r0, #1
 8008782:	d1dd      	bne.n	8008740 <_malloc_r+0x64>
 8008784:	e7cf      	b.n	8008726 <_malloc_r+0x4a>
 8008786:	bf00      	nop
 8008788:	2000195c 	.word	0x2000195c
 800878c:	20001960 	.word	0x20001960

08008790 <__sfputc_r>:
 8008790:	6893      	ldr	r3, [r2, #8]
 8008792:	3b01      	subs	r3, #1
 8008794:	2b00      	cmp	r3, #0
 8008796:	b410      	push	{r4}
 8008798:	6093      	str	r3, [r2, #8]
 800879a:	da08      	bge.n	80087ae <__sfputc_r+0x1e>
 800879c:	6994      	ldr	r4, [r2, #24]
 800879e:	42a3      	cmp	r3, r4
 80087a0:	db01      	blt.n	80087a6 <__sfputc_r+0x16>
 80087a2:	290a      	cmp	r1, #10
 80087a4:	d103      	bne.n	80087ae <__sfputc_r+0x1e>
 80087a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087aa:	f000 bb33 	b.w	8008e14 <__swbuf_r>
 80087ae:	6813      	ldr	r3, [r2, #0]
 80087b0:	1c58      	adds	r0, r3, #1
 80087b2:	6010      	str	r0, [r2, #0]
 80087b4:	7019      	strb	r1, [r3, #0]
 80087b6:	4608      	mov	r0, r1
 80087b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087bc:	4770      	bx	lr

080087be <__sfputs_r>:
 80087be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087c0:	4606      	mov	r6, r0
 80087c2:	460f      	mov	r7, r1
 80087c4:	4614      	mov	r4, r2
 80087c6:	18d5      	adds	r5, r2, r3
 80087c8:	42ac      	cmp	r4, r5
 80087ca:	d101      	bne.n	80087d0 <__sfputs_r+0x12>
 80087cc:	2000      	movs	r0, #0
 80087ce:	e007      	b.n	80087e0 <__sfputs_r+0x22>
 80087d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087d4:	463a      	mov	r2, r7
 80087d6:	4630      	mov	r0, r6
 80087d8:	f7ff ffda 	bl	8008790 <__sfputc_r>
 80087dc:	1c43      	adds	r3, r0, #1
 80087de:	d1f3      	bne.n	80087c8 <__sfputs_r+0xa>
 80087e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080087e4 <_vfiprintf_r>:
 80087e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e8:	460d      	mov	r5, r1
 80087ea:	b09d      	sub	sp, #116	; 0x74
 80087ec:	4614      	mov	r4, r2
 80087ee:	4698      	mov	r8, r3
 80087f0:	4606      	mov	r6, r0
 80087f2:	b118      	cbz	r0, 80087fc <_vfiprintf_r+0x18>
 80087f4:	6983      	ldr	r3, [r0, #24]
 80087f6:	b90b      	cbnz	r3, 80087fc <_vfiprintf_r+0x18>
 80087f8:	f7ff fed0 	bl	800859c <__sinit>
 80087fc:	4b89      	ldr	r3, [pc, #548]	; (8008a24 <_vfiprintf_r+0x240>)
 80087fe:	429d      	cmp	r5, r3
 8008800:	d11b      	bne.n	800883a <_vfiprintf_r+0x56>
 8008802:	6875      	ldr	r5, [r6, #4]
 8008804:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008806:	07d9      	lsls	r1, r3, #31
 8008808:	d405      	bmi.n	8008816 <_vfiprintf_r+0x32>
 800880a:	89ab      	ldrh	r3, [r5, #12]
 800880c:	059a      	lsls	r2, r3, #22
 800880e:	d402      	bmi.n	8008816 <_vfiprintf_r+0x32>
 8008810:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008812:	f7ff ff61 	bl	80086d8 <__retarget_lock_acquire_recursive>
 8008816:	89ab      	ldrh	r3, [r5, #12]
 8008818:	071b      	lsls	r3, r3, #28
 800881a:	d501      	bpl.n	8008820 <_vfiprintf_r+0x3c>
 800881c:	692b      	ldr	r3, [r5, #16]
 800881e:	b9eb      	cbnz	r3, 800885c <_vfiprintf_r+0x78>
 8008820:	4629      	mov	r1, r5
 8008822:	4630      	mov	r0, r6
 8008824:	f000 fb5a 	bl	8008edc <__swsetup_r>
 8008828:	b1c0      	cbz	r0, 800885c <_vfiprintf_r+0x78>
 800882a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800882c:	07dc      	lsls	r4, r3, #31
 800882e:	d50e      	bpl.n	800884e <_vfiprintf_r+0x6a>
 8008830:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008834:	b01d      	add	sp, #116	; 0x74
 8008836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800883a:	4b7b      	ldr	r3, [pc, #492]	; (8008a28 <_vfiprintf_r+0x244>)
 800883c:	429d      	cmp	r5, r3
 800883e:	d101      	bne.n	8008844 <_vfiprintf_r+0x60>
 8008840:	68b5      	ldr	r5, [r6, #8]
 8008842:	e7df      	b.n	8008804 <_vfiprintf_r+0x20>
 8008844:	4b79      	ldr	r3, [pc, #484]	; (8008a2c <_vfiprintf_r+0x248>)
 8008846:	429d      	cmp	r5, r3
 8008848:	bf08      	it	eq
 800884a:	68f5      	ldreq	r5, [r6, #12]
 800884c:	e7da      	b.n	8008804 <_vfiprintf_r+0x20>
 800884e:	89ab      	ldrh	r3, [r5, #12]
 8008850:	0598      	lsls	r0, r3, #22
 8008852:	d4ed      	bmi.n	8008830 <_vfiprintf_r+0x4c>
 8008854:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008856:	f7ff ff40 	bl	80086da <__retarget_lock_release_recursive>
 800885a:	e7e9      	b.n	8008830 <_vfiprintf_r+0x4c>
 800885c:	2300      	movs	r3, #0
 800885e:	9309      	str	r3, [sp, #36]	; 0x24
 8008860:	2320      	movs	r3, #32
 8008862:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008866:	f8cd 800c 	str.w	r8, [sp, #12]
 800886a:	2330      	movs	r3, #48	; 0x30
 800886c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008a30 <_vfiprintf_r+0x24c>
 8008870:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008874:	f04f 0901 	mov.w	r9, #1
 8008878:	4623      	mov	r3, r4
 800887a:	469a      	mov	sl, r3
 800887c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008880:	b10a      	cbz	r2, 8008886 <_vfiprintf_r+0xa2>
 8008882:	2a25      	cmp	r2, #37	; 0x25
 8008884:	d1f9      	bne.n	800887a <_vfiprintf_r+0x96>
 8008886:	ebba 0b04 	subs.w	fp, sl, r4
 800888a:	d00b      	beq.n	80088a4 <_vfiprintf_r+0xc0>
 800888c:	465b      	mov	r3, fp
 800888e:	4622      	mov	r2, r4
 8008890:	4629      	mov	r1, r5
 8008892:	4630      	mov	r0, r6
 8008894:	f7ff ff93 	bl	80087be <__sfputs_r>
 8008898:	3001      	adds	r0, #1
 800889a:	f000 80aa 	beq.w	80089f2 <_vfiprintf_r+0x20e>
 800889e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088a0:	445a      	add	r2, fp
 80088a2:	9209      	str	r2, [sp, #36]	; 0x24
 80088a4:	f89a 3000 	ldrb.w	r3, [sl]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f000 80a2 	beq.w	80089f2 <_vfiprintf_r+0x20e>
 80088ae:	2300      	movs	r3, #0
 80088b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80088b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088b8:	f10a 0a01 	add.w	sl, sl, #1
 80088bc:	9304      	str	r3, [sp, #16]
 80088be:	9307      	str	r3, [sp, #28]
 80088c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088c4:	931a      	str	r3, [sp, #104]	; 0x68
 80088c6:	4654      	mov	r4, sl
 80088c8:	2205      	movs	r2, #5
 80088ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ce:	4858      	ldr	r0, [pc, #352]	; (8008a30 <_vfiprintf_r+0x24c>)
 80088d0:	f7f7 fc7e 	bl	80001d0 <memchr>
 80088d4:	9a04      	ldr	r2, [sp, #16]
 80088d6:	b9d8      	cbnz	r0, 8008910 <_vfiprintf_r+0x12c>
 80088d8:	06d1      	lsls	r1, r2, #27
 80088da:	bf44      	itt	mi
 80088dc:	2320      	movmi	r3, #32
 80088de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088e2:	0713      	lsls	r3, r2, #28
 80088e4:	bf44      	itt	mi
 80088e6:	232b      	movmi	r3, #43	; 0x2b
 80088e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088ec:	f89a 3000 	ldrb.w	r3, [sl]
 80088f0:	2b2a      	cmp	r3, #42	; 0x2a
 80088f2:	d015      	beq.n	8008920 <_vfiprintf_r+0x13c>
 80088f4:	9a07      	ldr	r2, [sp, #28]
 80088f6:	4654      	mov	r4, sl
 80088f8:	2000      	movs	r0, #0
 80088fa:	f04f 0c0a 	mov.w	ip, #10
 80088fe:	4621      	mov	r1, r4
 8008900:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008904:	3b30      	subs	r3, #48	; 0x30
 8008906:	2b09      	cmp	r3, #9
 8008908:	d94e      	bls.n	80089a8 <_vfiprintf_r+0x1c4>
 800890a:	b1b0      	cbz	r0, 800893a <_vfiprintf_r+0x156>
 800890c:	9207      	str	r2, [sp, #28]
 800890e:	e014      	b.n	800893a <_vfiprintf_r+0x156>
 8008910:	eba0 0308 	sub.w	r3, r0, r8
 8008914:	fa09 f303 	lsl.w	r3, r9, r3
 8008918:	4313      	orrs	r3, r2
 800891a:	9304      	str	r3, [sp, #16]
 800891c:	46a2      	mov	sl, r4
 800891e:	e7d2      	b.n	80088c6 <_vfiprintf_r+0xe2>
 8008920:	9b03      	ldr	r3, [sp, #12]
 8008922:	1d19      	adds	r1, r3, #4
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	9103      	str	r1, [sp, #12]
 8008928:	2b00      	cmp	r3, #0
 800892a:	bfbb      	ittet	lt
 800892c:	425b      	neglt	r3, r3
 800892e:	f042 0202 	orrlt.w	r2, r2, #2
 8008932:	9307      	strge	r3, [sp, #28]
 8008934:	9307      	strlt	r3, [sp, #28]
 8008936:	bfb8      	it	lt
 8008938:	9204      	strlt	r2, [sp, #16]
 800893a:	7823      	ldrb	r3, [r4, #0]
 800893c:	2b2e      	cmp	r3, #46	; 0x2e
 800893e:	d10c      	bne.n	800895a <_vfiprintf_r+0x176>
 8008940:	7863      	ldrb	r3, [r4, #1]
 8008942:	2b2a      	cmp	r3, #42	; 0x2a
 8008944:	d135      	bne.n	80089b2 <_vfiprintf_r+0x1ce>
 8008946:	9b03      	ldr	r3, [sp, #12]
 8008948:	1d1a      	adds	r2, r3, #4
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	9203      	str	r2, [sp, #12]
 800894e:	2b00      	cmp	r3, #0
 8008950:	bfb8      	it	lt
 8008952:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008956:	3402      	adds	r4, #2
 8008958:	9305      	str	r3, [sp, #20]
 800895a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008a40 <_vfiprintf_r+0x25c>
 800895e:	7821      	ldrb	r1, [r4, #0]
 8008960:	2203      	movs	r2, #3
 8008962:	4650      	mov	r0, sl
 8008964:	f7f7 fc34 	bl	80001d0 <memchr>
 8008968:	b140      	cbz	r0, 800897c <_vfiprintf_r+0x198>
 800896a:	2340      	movs	r3, #64	; 0x40
 800896c:	eba0 000a 	sub.w	r0, r0, sl
 8008970:	fa03 f000 	lsl.w	r0, r3, r0
 8008974:	9b04      	ldr	r3, [sp, #16]
 8008976:	4303      	orrs	r3, r0
 8008978:	3401      	adds	r4, #1
 800897a:	9304      	str	r3, [sp, #16]
 800897c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008980:	482c      	ldr	r0, [pc, #176]	; (8008a34 <_vfiprintf_r+0x250>)
 8008982:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008986:	2206      	movs	r2, #6
 8008988:	f7f7 fc22 	bl	80001d0 <memchr>
 800898c:	2800      	cmp	r0, #0
 800898e:	d03f      	beq.n	8008a10 <_vfiprintf_r+0x22c>
 8008990:	4b29      	ldr	r3, [pc, #164]	; (8008a38 <_vfiprintf_r+0x254>)
 8008992:	bb1b      	cbnz	r3, 80089dc <_vfiprintf_r+0x1f8>
 8008994:	9b03      	ldr	r3, [sp, #12]
 8008996:	3307      	adds	r3, #7
 8008998:	f023 0307 	bic.w	r3, r3, #7
 800899c:	3308      	adds	r3, #8
 800899e:	9303      	str	r3, [sp, #12]
 80089a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089a2:	443b      	add	r3, r7
 80089a4:	9309      	str	r3, [sp, #36]	; 0x24
 80089a6:	e767      	b.n	8008878 <_vfiprintf_r+0x94>
 80089a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80089ac:	460c      	mov	r4, r1
 80089ae:	2001      	movs	r0, #1
 80089b0:	e7a5      	b.n	80088fe <_vfiprintf_r+0x11a>
 80089b2:	2300      	movs	r3, #0
 80089b4:	3401      	adds	r4, #1
 80089b6:	9305      	str	r3, [sp, #20]
 80089b8:	4619      	mov	r1, r3
 80089ba:	f04f 0c0a 	mov.w	ip, #10
 80089be:	4620      	mov	r0, r4
 80089c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089c4:	3a30      	subs	r2, #48	; 0x30
 80089c6:	2a09      	cmp	r2, #9
 80089c8:	d903      	bls.n	80089d2 <_vfiprintf_r+0x1ee>
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d0c5      	beq.n	800895a <_vfiprintf_r+0x176>
 80089ce:	9105      	str	r1, [sp, #20]
 80089d0:	e7c3      	b.n	800895a <_vfiprintf_r+0x176>
 80089d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80089d6:	4604      	mov	r4, r0
 80089d8:	2301      	movs	r3, #1
 80089da:	e7f0      	b.n	80089be <_vfiprintf_r+0x1da>
 80089dc:	ab03      	add	r3, sp, #12
 80089de:	9300      	str	r3, [sp, #0]
 80089e0:	462a      	mov	r2, r5
 80089e2:	4b16      	ldr	r3, [pc, #88]	; (8008a3c <_vfiprintf_r+0x258>)
 80089e4:	a904      	add	r1, sp, #16
 80089e6:	4630      	mov	r0, r6
 80089e8:	f3af 8000 	nop.w
 80089ec:	4607      	mov	r7, r0
 80089ee:	1c78      	adds	r0, r7, #1
 80089f0:	d1d6      	bne.n	80089a0 <_vfiprintf_r+0x1bc>
 80089f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089f4:	07d9      	lsls	r1, r3, #31
 80089f6:	d405      	bmi.n	8008a04 <_vfiprintf_r+0x220>
 80089f8:	89ab      	ldrh	r3, [r5, #12]
 80089fa:	059a      	lsls	r2, r3, #22
 80089fc:	d402      	bmi.n	8008a04 <_vfiprintf_r+0x220>
 80089fe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a00:	f7ff fe6b 	bl	80086da <__retarget_lock_release_recursive>
 8008a04:	89ab      	ldrh	r3, [r5, #12]
 8008a06:	065b      	lsls	r3, r3, #25
 8008a08:	f53f af12 	bmi.w	8008830 <_vfiprintf_r+0x4c>
 8008a0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a0e:	e711      	b.n	8008834 <_vfiprintf_r+0x50>
 8008a10:	ab03      	add	r3, sp, #12
 8008a12:	9300      	str	r3, [sp, #0]
 8008a14:	462a      	mov	r2, r5
 8008a16:	4b09      	ldr	r3, [pc, #36]	; (8008a3c <_vfiprintf_r+0x258>)
 8008a18:	a904      	add	r1, sp, #16
 8008a1a:	4630      	mov	r0, r6
 8008a1c:	f000 f880 	bl	8008b20 <_printf_i>
 8008a20:	e7e4      	b.n	80089ec <_vfiprintf_r+0x208>
 8008a22:	bf00      	nop
 8008a24:	08009440 	.word	0x08009440
 8008a28:	08009460 	.word	0x08009460
 8008a2c:	08009420 	.word	0x08009420
 8008a30:	08009480 	.word	0x08009480
 8008a34:	0800948a 	.word	0x0800948a
 8008a38:	00000000 	.word	0x00000000
 8008a3c:	080087bf 	.word	0x080087bf
 8008a40:	08009486 	.word	0x08009486

08008a44 <_printf_common>:
 8008a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a48:	4616      	mov	r6, r2
 8008a4a:	4699      	mov	r9, r3
 8008a4c:	688a      	ldr	r2, [r1, #8]
 8008a4e:	690b      	ldr	r3, [r1, #16]
 8008a50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a54:	4293      	cmp	r3, r2
 8008a56:	bfb8      	it	lt
 8008a58:	4613      	movlt	r3, r2
 8008a5a:	6033      	str	r3, [r6, #0]
 8008a5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a60:	4607      	mov	r7, r0
 8008a62:	460c      	mov	r4, r1
 8008a64:	b10a      	cbz	r2, 8008a6a <_printf_common+0x26>
 8008a66:	3301      	adds	r3, #1
 8008a68:	6033      	str	r3, [r6, #0]
 8008a6a:	6823      	ldr	r3, [r4, #0]
 8008a6c:	0699      	lsls	r1, r3, #26
 8008a6e:	bf42      	ittt	mi
 8008a70:	6833      	ldrmi	r3, [r6, #0]
 8008a72:	3302      	addmi	r3, #2
 8008a74:	6033      	strmi	r3, [r6, #0]
 8008a76:	6825      	ldr	r5, [r4, #0]
 8008a78:	f015 0506 	ands.w	r5, r5, #6
 8008a7c:	d106      	bne.n	8008a8c <_printf_common+0x48>
 8008a7e:	f104 0a19 	add.w	sl, r4, #25
 8008a82:	68e3      	ldr	r3, [r4, #12]
 8008a84:	6832      	ldr	r2, [r6, #0]
 8008a86:	1a9b      	subs	r3, r3, r2
 8008a88:	42ab      	cmp	r3, r5
 8008a8a:	dc26      	bgt.n	8008ada <_printf_common+0x96>
 8008a8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a90:	1e13      	subs	r3, r2, #0
 8008a92:	6822      	ldr	r2, [r4, #0]
 8008a94:	bf18      	it	ne
 8008a96:	2301      	movne	r3, #1
 8008a98:	0692      	lsls	r2, r2, #26
 8008a9a:	d42b      	bmi.n	8008af4 <_printf_common+0xb0>
 8008a9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008aa0:	4649      	mov	r1, r9
 8008aa2:	4638      	mov	r0, r7
 8008aa4:	47c0      	blx	r8
 8008aa6:	3001      	adds	r0, #1
 8008aa8:	d01e      	beq.n	8008ae8 <_printf_common+0xa4>
 8008aaa:	6823      	ldr	r3, [r4, #0]
 8008aac:	68e5      	ldr	r5, [r4, #12]
 8008aae:	6832      	ldr	r2, [r6, #0]
 8008ab0:	f003 0306 	and.w	r3, r3, #6
 8008ab4:	2b04      	cmp	r3, #4
 8008ab6:	bf08      	it	eq
 8008ab8:	1aad      	subeq	r5, r5, r2
 8008aba:	68a3      	ldr	r3, [r4, #8]
 8008abc:	6922      	ldr	r2, [r4, #16]
 8008abe:	bf0c      	ite	eq
 8008ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ac4:	2500      	movne	r5, #0
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	bfc4      	itt	gt
 8008aca:	1a9b      	subgt	r3, r3, r2
 8008acc:	18ed      	addgt	r5, r5, r3
 8008ace:	2600      	movs	r6, #0
 8008ad0:	341a      	adds	r4, #26
 8008ad2:	42b5      	cmp	r5, r6
 8008ad4:	d11a      	bne.n	8008b0c <_printf_common+0xc8>
 8008ad6:	2000      	movs	r0, #0
 8008ad8:	e008      	b.n	8008aec <_printf_common+0xa8>
 8008ada:	2301      	movs	r3, #1
 8008adc:	4652      	mov	r2, sl
 8008ade:	4649      	mov	r1, r9
 8008ae0:	4638      	mov	r0, r7
 8008ae2:	47c0      	blx	r8
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	d103      	bne.n	8008af0 <_printf_common+0xac>
 8008ae8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008af0:	3501      	adds	r5, #1
 8008af2:	e7c6      	b.n	8008a82 <_printf_common+0x3e>
 8008af4:	18e1      	adds	r1, r4, r3
 8008af6:	1c5a      	adds	r2, r3, #1
 8008af8:	2030      	movs	r0, #48	; 0x30
 8008afa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008afe:	4422      	add	r2, r4
 8008b00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b08:	3302      	adds	r3, #2
 8008b0a:	e7c7      	b.n	8008a9c <_printf_common+0x58>
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	4622      	mov	r2, r4
 8008b10:	4649      	mov	r1, r9
 8008b12:	4638      	mov	r0, r7
 8008b14:	47c0      	blx	r8
 8008b16:	3001      	adds	r0, #1
 8008b18:	d0e6      	beq.n	8008ae8 <_printf_common+0xa4>
 8008b1a:	3601      	adds	r6, #1
 8008b1c:	e7d9      	b.n	8008ad2 <_printf_common+0x8e>
	...

08008b20 <_printf_i>:
 8008b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b24:	460c      	mov	r4, r1
 8008b26:	4691      	mov	r9, r2
 8008b28:	7e27      	ldrb	r7, [r4, #24]
 8008b2a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008b2c:	2f78      	cmp	r7, #120	; 0x78
 8008b2e:	4680      	mov	r8, r0
 8008b30:	469a      	mov	sl, r3
 8008b32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b36:	d807      	bhi.n	8008b48 <_printf_i+0x28>
 8008b38:	2f62      	cmp	r7, #98	; 0x62
 8008b3a:	d80a      	bhi.n	8008b52 <_printf_i+0x32>
 8008b3c:	2f00      	cmp	r7, #0
 8008b3e:	f000 80d8 	beq.w	8008cf2 <_printf_i+0x1d2>
 8008b42:	2f58      	cmp	r7, #88	; 0x58
 8008b44:	f000 80a3 	beq.w	8008c8e <_printf_i+0x16e>
 8008b48:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008b4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b50:	e03a      	b.n	8008bc8 <_printf_i+0xa8>
 8008b52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b56:	2b15      	cmp	r3, #21
 8008b58:	d8f6      	bhi.n	8008b48 <_printf_i+0x28>
 8008b5a:	a001      	add	r0, pc, #4	; (adr r0, 8008b60 <_printf_i+0x40>)
 8008b5c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008b60:	08008bb9 	.word	0x08008bb9
 8008b64:	08008bcd 	.word	0x08008bcd
 8008b68:	08008b49 	.word	0x08008b49
 8008b6c:	08008b49 	.word	0x08008b49
 8008b70:	08008b49 	.word	0x08008b49
 8008b74:	08008b49 	.word	0x08008b49
 8008b78:	08008bcd 	.word	0x08008bcd
 8008b7c:	08008b49 	.word	0x08008b49
 8008b80:	08008b49 	.word	0x08008b49
 8008b84:	08008b49 	.word	0x08008b49
 8008b88:	08008b49 	.word	0x08008b49
 8008b8c:	08008cd9 	.word	0x08008cd9
 8008b90:	08008bfd 	.word	0x08008bfd
 8008b94:	08008cbb 	.word	0x08008cbb
 8008b98:	08008b49 	.word	0x08008b49
 8008b9c:	08008b49 	.word	0x08008b49
 8008ba0:	08008cfb 	.word	0x08008cfb
 8008ba4:	08008b49 	.word	0x08008b49
 8008ba8:	08008bfd 	.word	0x08008bfd
 8008bac:	08008b49 	.word	0x08008b49
 8008bb0:	08008b49 	.word	0x08008b49
 8008bb4:	08008cc3 	.word	0x08008cc3
 8008bb8:	680b      	ldr	r3, [r1, #0]
 8008bba:	1d1a      	adds	r2, r3, #4
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	600a      	str	r2, [r1, #0]
 8008bc0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008bc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e0a3      	b.n	8008d14 <_printf_i+0x1f4>
 8008bcc:	6825      	ldr	r5, [r4, #0]
 8008bce:	6808      	ldr	r0, [r1, #0]
 8008bd0:	062e      	lsls	r6, r5, #24
 8008bd2:	f100 0304 	add.w	r3, r0, #4
 8008bd6:	d50a      	bpl.n	8008bee <_printf_i+0xce>
 8008bd8:	6805      	ldr	r5, [r0, #0]
 8008bda:	600b      	str	r3, [r1, #0]
 8008bdc:	2d00      	cmp	r5, #0
 8008bde:	da03      	bge.n	8008be8 <_printf_i+0xc8>
 8008be0:	232d      	movs	r3, #45	; 0x2d
 8008be2:	426d      	negs	r5, r5
 8008be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008be8:	485e      	ldr	r0, [pc, #376]	; (8008d64 <_printf_i+0x244>)
 8008bea:	230a      	movs	r3, #10
 8008bec:	e019      	b.n	8008c22 <_printf_i+0x102>
 8008bee:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008bf2:	6805      	ldr	r5, [r0, #0]
 8008bf4:	600b      	str	r3, [r1, #0]
 8008bf6:	bf18      	it	ne
 8008bf8:	b22d      	sxthne	r5, r5
 8008bfa:	e7ef      	b.n	8008bdc <_printf_i+0xbc>
 8008bfc:	680b      	ldr	r3, [r1, #0]
 8008bfe:	6825      	ldr	r5, [r4, #0]
 8008c00:	1d18      	adds	r0, r3, #4
 8008c02:	6008      	str	r0, [r1, #0]
 8008c04:	0628      	lsls	r0, r5, #24
 8008c06:	d501      	bpl.n	8008c0c <_printf_i+0xec>
 8008c08:	681d      	ldr	r5, [r3, #0]
 8008c0a:	e002      	b.n	8008c12 <_printf_i+0xf2>
 8008c0c:	0669      	lsls	r1, r5, #25
 8008c0e:	d5fb      	bpl.n	8008c08 <_printf_i+0xe8>
 8008c10:	881d      	ldrh	r5, [r3, #0]
 8008c12:	4854      	ldr	r0, [pc, #336]	; (8008d64 <_printf_i+0x244>)
 8008c14:	2f6f      	cmp	r7, #111	; 0x6f
 8008c16:	bf0c      	ite	eq
 8008c18:	2308      	moveq	r3, #8
 8008c1a:	230a      	movne	r3, #10
 8008c1c:	2100      	movs	r1, #0
 8008c1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c22:	6866      	ldr	r6, [r4, #4]
 8008c24:	60a6      	str	r6, [r4, #8]
 8008c26:	2e00      	cmp	r6, #0
 8008c28:	bfa2      	ittt	ge
 8008c2a:	6821      	ldrge	r1, [r4, #0]
 8008c2c:	f021 0104 	bicge.w	r1, r1, #4
 8008c30:	6021      	strge	r1, [r4, #0]
 8008c32:	b90d      	cbnz	r5, 8008c38 <_printf_i+0x118>
 8008c34:	2e00      	cmp	r6, #0
 8008c36:	d04d      	beq.n	8008cd4 <_printf_i+0x1b4>
 8008c38:	4616      	mov	r6, r2
 8008c3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c3e:	fb03 5711 	mls	r7, r3, r1, r5
 8008c42:	5dc7      	ldrb	r7, [r0, r7]
 8008c44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c48:	462f      	mov	r7, r5
 8008c4a:	42bb      	cmp	r3, r7
 8008c4c:	460d      	mov	r5, r1
 8008c4e:	d9f4      	bls.n	8008c3a <_printf_i+0x11a>
 8008c50:	2b08      	cmp	r3, #8
 8008c52:	d10b      	bne.n	8008c6c <_printf_i+0x14c>
 8008c54:	6823      	ldr	r3, [r4, #0]
 8008c56:	07df      	lsls	r7, r3, #31
 8008c58:	d508      	bpl.n	8008c6c <_printf_i+0x14c>
 8008c5a:	6923      	ldr	r3, [r4, #16]
 8008c5c:	6861      	ldr	r1, [r4, #4]
 8008c5e:	4299      	cmp	r1, r3
 8008c60:	bfde      	ittt	le
 8008c62:	2330      	movle	r3, #48	; 0x30
 8008c64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c68:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008c6c:	1b92      	subs	r2, r2, r6
 8008c6e:	6122      	str	r2, [r4, #16]
 8008c70:	f8cd a000 	str.w	sl, [sp]
 8008c74:	464b      	mov	r3, r9
 8008c76:	aa03      	add	r2, sp, #12
 8008c78:	4621      	mov	r1, r4
 8008c7a:	4640      	mov	r0, r8
 8008c7c:	f7ff fee2 	bl	8008a44 <_printf_common>
 8008c80:	3001      	adds	r0, #1
 8008c82:	d14c      	bne.n	8008d1e <_printf_i+0x1fe>
 8008c84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c88:	b004      	add	sp, #16
 8008c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c8e:	4835      	ldr	r0, [pc, #212]	; (8008d64 <_printf_i+0x244>)
 8008c90:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c94:	6823      	ldr	r3, [r4, #0]
 8008c96:	680e      	ldr	r6, [r1, #0]
 8008c98:	061f      	lsls	r7, r3, #24
 8008c9a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008c9e:	600e      	str	r6, [r1, #0]
 8008ca0:	d514      	bpl.n	8008ccc <_printf_i+0x1ac>
 8008ca2:	07d9      	lsls	r1, r3, #31
 8008ca4:	bf44      	itt	mi
 8008ca6:	f043 0320 	orrmi.w	r3, r3, #32
 8008caa:	6023      	strmi	r3, [r4, #0]
 8008cac:	b91d      	cbnz	r5, 8008cb6 <_printf_i+0x196>
 8008cae:	6823      	ldr	r3, [r4, #0]
 8008cb0:	f023 0320 	bic.w	r3, r3, #32
 8008cb4:	6023      	str	r3, [r4, #0]
 8008cb6:	2310      	movs	r3, #16
 8008cb8:	e7b0      	b.n	8008c1c <_printf_i+0xfc>
 8008cba:	6823      	ldr	r3, [r4, #0]
 8008cbc:	f043 0320 	orr.w	r3, r3, #32
 8008cc0:	6023      	str	r3, [r4, #0]
 8008cc2:	2378      	movs	r3, #120	; 0x78
 8008cc4:	4828      	ldr	r0, [pc, #160]	; (8008d68 <_printf_i+0x248>)
 8008cc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008cca:	e7e3      	b.n	8008c94 <_printf_i+0x174>
 8008ccc:	065e      	lsls	r6, r3, #25
 8008cce:	bf48      	it	mi
 8008cd0:	b2ad      	uxthmi	r5, r5
 8008cd2:	e7e6      	b.n	8008ca2 <_printf_i+0x182>
 8008cd4:	4616      	mov	r6, r2
 8008cd6:	e7bb      	b.n	8008c50 <_printf_i+0x130>
 8008cd8:	680b      	ldr	r3, [r1, #0]
 8008cda:	6826      	ldr	r6, [r4, #0]
 8008cdc:	6960      	ldr	r0, [r4, #20]
 8008cde:	1d1d      	adds	r5, r3, #4
 8008ce0:	600d      	str	r5, [r1, #0]
 8008ce2:	0635      	lsls	r5, r6, #24
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	d501      	bpl.n	8008cec <_printf_i+0x1cc>
 8008ce8:	6018      	str	r0, [r3, #0]
 8008cea:	e002      	b.n	8008cf2 <_printf_i+0x1d2>
 8008cec:	0671      	lsls	r1, r6, #25
 8008cee:	d5fb      	bpl.n	8008ce8 <_printf_i+0x1c8>
 8008cf0:	8018      	strh	r0, [r3, #0]
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	6123      	str	r3, [r4, #16]
 8008cf6:	4616      	mov	r6, r2
 8008cf8:	e7ba      	b.n	8008c70 <_printf_i+0x150>
 8008cfa:	680b      	ldr	r3, [r1, #0]
 8008cfc:	1d1a      	adds	r2, r3, #4
 8008cfe:	600a      	str	r2, [r1, #0]
 8008d00:	681e      	ldr	r6, [r3, #0]
 8008d02:	6862      	ldr	r2, [r4, #4]
 8008d04:	2100      	movs	r1, #0
 8008d06:	4630      	mov	r0, r6
 8008d08:	f7f7 fa62 	bl	80001d0 <memchr>
 8008d0c:	b108      	cbz	r0, 8008d12 <_printf_i+0x1f2>
 8008d0e:	1b80      	subs	r0, r0, r6
 8008d10:	6060      	str	r0, [r4, #4]
 8008d12:	6863      	ldr	r3, [r4, #4]
 8008d14:	6123      	str	r3, [r4, #16]
 8008d16:	2300      	movs	r3, #0
 8008d18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d1c:	e7a8      	b.n	8008c70 <_printf_i+0x150>
 8008d1e:	6923      	ldr	r3, [r4, #16]
 8008d20:	4632      	mov	r2, r6
 8008d22:	4649      	mov	r1, r9
 8008d24:	4640      	mov	r0, r8
 8008d26:	47d0      	blx	sl
 8008d28:	3001      	adds	r0, #1
 8008d2a:	d0ab      	beq.n	8008c84 <_printf_i+0x164>
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	079b      	lsls	r3, r3, #30
 8008d30:	d413      	bmi.n	8008d5a <_printf_i+0x23a>
 8008d32:	68e0      	ldr	r0, [r4, #12]
 8008d34:	9b03      	ldr	r3, [sp, #12]
 8008d36:	4298      	cmp	r0, r3
 8008d38:	bfb8      	it	lt
 8008d3a:	4618      	movlt	r0, r3
 8008d3c:	e7a4      	b.n	8008c88 <_printf_i+0x168>
 8008d3e:	2301      	movs	r3, #1
 8008d40:	4632      	mov	r2, r6
 8008d42:	4649      	mov	r1, r9
 8008d44:	4640      	mov	r0, r8
 8008d46:	47d0      	blx	sl
 8008d48:	3001      	adds	r0, #1
 8008d4a:	d09b      	beq.n	8008c84 <_printf_i+0x164>
 8008d4c:	3501      	adds	r5, #1
 8008d4e:	68e3      	ldr	r3, [r4, #12]
 8008d50:	9903      	ldr	r1, [sp, #12]
 8008d52:	1a5b      	subs	r3, r3, r1
 8008d54:	42ab      	cmp	r3, r5
 8008d56:	dcf2      	bgt.n	8008d3e <_printf_i+0x21e>
 8008d58:	e7eb      	b.n	8008d32 <_printf_i+0x212>
 8008d5a:	2500      	movs	r5, #0
 8008d5c:	f104 0619 	add.w	r6, r4, #25
 8008d60:	e7f5      	b.n	8008d4e <_printf_i+0x22e>
 8008d62:	bf00      	nop
 8008d64:	08009491 	.word	0x08009491
 8008d68:	080094a2 	.word	0x080094a2

08008d6c <_sbrk_r>:
 8008d6c:	b538      	push	{r3, r4, r5, lr}
 8008d6e:	4d06      	ldr	r5, [pc, #24]	; (8008d88 <_sbrk_r+0x1c>)
 8008d70:	2300      	movs	r3, #0
 8008d72:	4604      	mov	r4, r0
 8008d74:	4608      	mov	r0, r1
 8008d76:	602b      	str	r3, [r5, #0]
 8008d78:	f7f8 f844 	bl	8000e04 <_sbrk>
 8008d7c:	1c43      	adds	r3, r0, #1
 8008d7e:	d102      	bne.n	8008d86 <_sbrk_r+0x1a>
 8008d80:	682b      	ldr	r3, [r5, #0]
 8008d82:	b103      	cbz	r3, 8008d86 <_sbrk_r+0x1a>
 8008d84:	6023      	str	r3, [r4, #0]
 8008d86:	bd38      	pop	{r3, r4, r5, pc}
 8008d88:	2000233c 	.word	0x2000233c

08008d8c <__sread>:
 8008d8c:	b510      	push	{r4, lr}
 8008d8e:	460c      	mov	r4, r1
 8008d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d94:	f000 fab4 	bl	8009300 <_read_r>
 8008d98:	2800      	cmp	r0, #0
 8008d9a:	bfab      	itete	ge
 8008d9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d9e:	89a3      	ldrhlt	r3, [r4, #12]
 8008da0:	181b      	addge	r3, r3, r0
 8008da2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008da6:	bfac      	ite	ge
 8008da8:	6563      	strge	r3, [r4, #84]	; 0x54
 8008daa:	81a3      	strhlt	r3, [r4, #12]
 8008dac:	bd10      	pop	{r4, pc}

08008dae <__swrite>:
 8008dae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008db2:	461f      	mov	r7, r3
 8008db4:	898b      	ldrh	r3, [r1, #12]
 8008db6:	05db      	lsls	r3, r3, #23
 8008db8:	4605      	mov	r5, r0
 8008dba:	460c      	mov	r4, r1
 8008dbc:	4616      	mov	r6, r2
 8008dbe:	d505      	bpl.n	8008dcc <__swrite+0x1e>
 8008dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dc4:	2302      	movs	r3, #2
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	f000 f9c8 	bl	800915c <_lseek_r>
 8008dcc:	89a3      	ldrh	r3, [r4, #12]
 8008dce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008dd6:	81a3      	strh	r3, [r4, #12]
 8008dd8:	4632      	mov	r2, r6
 8008dda:	463b      	mov	r3, r7
 8008ddc:	4628      	mov	r0, r5
 8008dde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008de2:	f000 b869 	b.w	8008eb8 <_write_r>

08008de6 <__sseek>:
 8008de6:	b510      	push	{r4, lr}
 8008de8:	460c      	mov	r4, r1
 8008dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dee:	f000 f9b5 	bl	800915c <_lseek_r>
 8008df2:	1c43      	adds	r3, r0, #1
 8008df4:	89a3      	ldrh	r3, [r4, #12]
 8008df6:	bf15      	itete	ne
 8008df8:	6560      	strne	r0, [r4, #84]	; 0x54
 8008dfa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008dfe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008e02:	81a3      	strheq	r3, [r4, #12]
 8008e04:	bf18      	it	ne
 8008e06:	81a3      	strhne	r3, [r4, #12]
 8008e08:	bd10      	pop	{r4, pc}

08008e0a <__sclose>:
 8008e0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e0e:	f000 b8d3 	b.w	8008fb8 <_close_r>
	...

08008e14 <__swbuf_r>:
 8008e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e16:	460e      	mov	r6, r1
 8008e18:	4614      	mov	r4, r2
 8008e1a:	4605      	mov	r5, r0
 8008e1c:	b118      	cbz	r0, 8008e26 <__swbuf_r+0x12>
 8008e1e:	6983      	ldr	r3, [r0, #24]
 8008e20:	b90b      	cbnz	r3, 8008e26 <__swbuf_r+0x12>
 8008e22:	f7ff fbbb 	bl	800859c <__sinit>
 8008e26:	4b21      	ldr	r3, [pc, #132]	; (8008eac <__swbuf_r+0x98>)
 8008e28:	429c      	cmp	r4, r3
 8008e2a:	d12b      	bne.n	8008e84 <__swbuf_r+0x70>
 8008e2c:	686c      	ldr	r4, [r5, #4]
 8008e2e:	69a3      	ldr	r3, [r4, #24]
 8008e30:	60a3      	str	r3, [r4, #8]
 8008e32:	89a3      	ldrh	r3, [r4, #12]
 8008e34:	071a      	lsls	r2, r3, #28
 8008e36:	d52f      	bpl.n	8008e98 <__swbuf_r+0x84>
 8008e38:	6923      	ldr	r3, [r4, #16]
 8008e3a:	b36b      	cbz	r3, 8008e98 <__swbuf_r+0x84>
 8008e3c:	6923      	ldr	r3, [r4, #16]
 8008e3e:	6820      	ldr	r0, [r4, #0]
 8008e40:	1ac0      	subs	r0, r0, r3
 8008e42:	6963      	ldr	r3, [r4, #20]
 8008e44:	b2f6      	uxtb	r6, r6
 8008e46:	4283      	cmp	r3, r0
 8008e48:	4637      	mov	r7, r6
 8008e4a:	dc04      	bgt.n	8008e56 <__swbuf_r+0x42>
 8008e4c:	4621      	mov	r1, r4
 8008e4e:	4628      	mov	r0, r5
 8008e50:	f000 f948 	bl	80090e4 <_fflush_r>
 8008e54:	bb30      	cbnz	r0, 8008ea4 <__swbuf_r+0x90>
 8008e56:	68a3      	ldr	r3, [r4, #8]
 8008e58:	3b01      	subs	r3, #1
 8008e5a:	60a3      	str	r3, [r4, #8]
 8008e5c:	6823      	ldr	r3, [r4, #0]
 8008e5e:	1c5a      	adds	r2, r3, #1
 8008e60:	6022      	str	r2, [r4, #0]
 8008e62:	701e      	strb	r6, [r3, #0]
 8008e64:	6963      	ldr	r3, [r4, #20]
 8008e66:	3001      	adds	r0, #1
 8008e68:	4283      	cmp	r3, r0
 8008e6a:	d004      	beq.n	8008e76 <__swbuf_r+0x62>
 8008e6c:	89a3      	ldrh	r3, [r4, #12]
 8008e6e:	07db      	lsls	r3, r3, #31
 8008e70:	d506      	bpl.n	8008e80 <__swbuf_r+0x6c>
 8008e72:	2e0a      	cmp	r6, #10
 8008e74:	d104      	bne.n	8008e80 <__swbuf_r+0x6c>
 8008e76:	4621      	mov	r1, r4
 8008e78:	4628      	mov	r0, r5
 8008e7a:	f000 f933 	bl	80090e4 <_fflush_r>
 8008e7e:	b988      	cbnz	r0, 8008ea4 <__swbuf_r+0x90>
 8008e80:	4638      	mov	r0, r7
 8008e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e84:	4b0a      	ldr	r3, [pc, #40]	; (8008eb0 <__swbuf_r+0x9c>)
 8008e86:	429c      	cmp	r4, r3
 8008e88:	d101      	bne.n	8008e8e <__swbuf_r+0x7a>
 8008e8a:	68ac      	ldr	r4, [r5, #8]
 8008e8c:	e7cf      	b.n	8008e2e <__swbuf_r+0x1a>
 8008e8e:	4b09      	ldr	r3, [pc, #36]	; (8008eb4 <__swbuf_r+0xa0>)
 8008e90:	429c      	cmp	r4, r3
 8008e92:	bf08      	it	eq
 8008e94:	68ec      	ldreq	r4, [r5, #12]
 8008e96:	e7ca      	b.n	8008e2e <__swbuf_r+0x1a>
 8008e98:	4621      	mov	r1, r4
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	f000 f81e 	bl	8008edc <__swsetup_r>
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	d0cb      	beq.n	8008e3c <__swbuf_r+0x28>
 8008ea4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008ea8:	e7ea      	b.n	8008e80 <__swbuf_r+0x6c>
 8008eaa:	bf00      	nop
 8008eac:	08009440 	.word	0x08009440
 8008eb0:	08009460 	.word	0x08009460
 8008eb4:	08009420 	.word	0x08009420

08008eb8 <_write_r>:
 8008eb8:	b538      	push	{r3, r4, r5, lr}
 8008eba:	4d07      	ldr	r5, [pc, #28]	; (8008ed8 <_write_r+0x20>)
 8008ebc:	4604      	mov	r4, r0
 8008ebe:	4608      	mov	r0, r1
 8008ec0:	4611      	mov	r1, r2
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	602a      	str	r2, [r5, #0]
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	f7f7 ff4b 	bl	8000d62 <_write>
 8008ecc:	1c43      	adds	r3, r0, #1
 8008ece:	d102      	bne.n	8008ed6 <_write_r+0x1e>
 8008ed0:	682b      	ldr	r3, [r5, #0]
 8008ed2:	b103      	cbz	r3, 8008ed6 <_write_r+0x1e>
 8008ed4:	6023      	str	r3, [r4, #0]
 8008ed6:	bd38      	pop	{r3, r4, r5, pc}
 8008ed8:	2000233c 	.word	0x2000233c

08008edc <__swsetup_r>:
 8008edc:	4b32      	ldr	r3, [pc, #200]	; (8008fa8 <__swsetup_r+0xcc>)
 8008ede:	b570      	push	{r4, r5, r6, lr}
 8008ee0:	681d      	ldr	r5, [r3, #0]
 8008ee2:	4606      	mov	r6, r0
 8008ee4:	460c      	mov	r4, r1
 8008ee6:	b125      	cbz	r5, 8008ef2 <__swsetup_r+0x16>
 8008ee8:	69ab      	ldr	r3, [r5, #24]
 8008eea:	b913      	cbnz	r3, 8008ef2 <__swsetup_r+0x16>
 8008eec:	4628      	mov	r0, r5
 8008eee:	f7ff fb55 	bl	800859c <__sinit>
 8008ef2:	4b2e      	ldr	r3, [pc, #184]	; (8008fac <__swsetup_r+0xd0>)
 8008ef4:	429c      	cmp	r4, r3
 8008ef6:	d10f      	bne.n	8008f18 <__swsetup_r+0x3c>
 8008ef8:	686c      	ldr	r4, [r5, #4]
 8008efa:	89a3      	ldrh	r3, [r4, #12]
 8008efc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f00:	0719      	lsls	r1, r3, #28
 8008f02:	d42c      	bmi.n	8008f5e <__swsetup_r+0x82>
 8008f04:	06dd      	lsls	r5, r3, #27
 8008f06:	d411      	bmi.n	8008f2c <__swsetup_r+0x50>
 8008f08:	2309      	movs	r3, #9
 8008f0a:	6033      	str	r3, [r6, #0]
 8008f0c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f10:	81a3      	strh	r3, [r4, #12]
 8008f12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f16:	e03e      	b.n	8008f96 <__swsetup_r+0xba>
 8008f18:	4b25      	ldr	r3, [pc, #148]	; (8008fb0 <__swsetup_r+0xd4>)
 8008f1a:	429c      	cmp	r4, r3
 8008f1c:	d101      	bne.n	8008f22 <__swsetup_r+0x46>
 8008f1e:	68ac      	ldr	r4, [r5, #8]
 8008f20:	e7eb      	b.n	8008efa <__swsetup_r+0x1e>
 8008f22:	4b24      	ldr	r3, [pc, #144]	; (8008fb4 <__swsetup_r+0xd8>)
 8008f24:	429c      	cmp	r4, r3
 8008f26:	bf08      	it	eq
 8008f28:	68ec      	ldreq	r4, [r5, #12]
 8008f2a:	e7e6      	b.n	8008efa <__swsetup_r+0x1e>
 8008f2c:	0758      	lsls	r0, r3, #29
 8008f2e:	d512      	bpl.n	8008f56 <__swsetup_r+0x7a>
 8008f30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f32:	b141      	cbz	r1, 8008f46 <__swsetup_r+0x6a>
 8008f34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f38:	4299      	cmp	r1, r3
 8008f3a:	d002      	beq.n	8008f42 <__swsetup_r+0x66>
 8008f3c:	4630      	mov	r0, r6
 8008f3e:	f000 f98f 	bl	8009260 <_free_r>
 8008f42:	2300      	movs	r3, #0
 8008f44:	6363      	str	r3, [r4, #52]	; 0x34
 8008f46:	89a3      	ldrh	r3, [r4, #12]
 8008f48:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008f4c:	81a3      	strh	r3, [r4, #12]
 8008f4e:	2300      	movs	r3, #0
 8008f50:	6063      	str	r3, [r4, #4]
 8008f52:	6923      	ldr	r3, [r4, #16]
 8008f54:	6023      	str	r3, [r4, #0]
 8008f56:	89a3      	ldrh	r3, [r4, #12]
 8008f58:	f043 0308 	orr.w	r3, r3, #8
 8008f5c:	81a3      	strh	r3, [r4, #12]
 8008f5e:	6923      	ldr	r3, [r4, #16]
 8008f60:	b94b      	cbnz	r3, 8008f76 <__swsetup_r+0x9a>
 8008f62:	89a3      	ldrh	r3, [r4, #12]
 8008f64:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008f68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f6c:	d003      	beq.n	8008f76 <__swsetup_r+0x9a>
 8008f6e:	4621      	mov	r1, r4
 8008f70:	4630      	mov	r0, r6
 8008f72:	f000 f929 	bl	80091c8 <__smakebuf_r>
 8008f76:	89a0      	ldrh	r0, [r4, #12]
 8008f78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f7c:	f010 0301 	ands.w	r3, r0, #1
 8008f80:	d00a      	beq.n	8008f98 <__swsetup_r+0xbc>
 8008f82:	2300      	movs	r3, #0
 8008f84:	60a3      	str	r3, [r4, #8]
 8008f86:	6963      	ldr	r3, [r4, #20]
 8008f88:	425b      	negs	r3, r3
 8008f8a:	61a3      	str	r3, [r4, #24]
 8008f8c:	6923      	ldr	r3, [r4, #16]
 8008f8e:	b943      	cbnz	r3, 8008fa2 <__swsetup_r+0xc6>
 8008f90:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008f94:	d1ba      	bne.n	8008f0c <__swsetup_r+0x30>
 8008f96:	bd70      	pop	{r4, r5, r6, pc}
 8008f98:	0781      	lsls	r1, r0, #30
 8008f9a:	bf58      	it	pl
 8008f9c:	6963      	ldrpl	r3, [r4, #20]
 8008f9e:	60a3      	str	r3, [r4, #8]
 8008fa0:	e7f4      	b.n	8008f8c <__swsetup_r+0xb0>
 8008fa2:	2000      	movs	r0, #0
 8008fa4:	e7f7      	b.n	8008f96 <__swsetup_r+0xba>
 8008fa6:	bf00      	nop
 8008fa8:	20000010 	.word	0x20000010
 8008fac:	08009440 	.word	0x08009440
 8008fb0:	08009460 	.word	0x08009460
 8008fb4:	08009420 	.word	0x08009420

08008fb8 <_close_r>:
 8008fb8:	b538      	push	{r3, r4, r5, lr}
 8008fba:	4d06      	ldr	r5, [pc, #24]	; (8008fd4 <_close_r+0x1c>)
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	4608      	mov	r0, r1
 8008fc2:	602b      	str	r3, [r5, #0]
 8008fc4:	f7f7 fee9 	bl	8000d9a <_close>
 8008fc8:	1c43      	adds	r3, r0, #1
 8008fca:	d102      	bne.n	8008fd2 <_close_r+0x1a>
 8008fcc:	682b      	ldr	r3, [r5, #0]
 8008fce:	b103      	cbz	r3, 8008fd2 <_close_r+0x1a>
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	bd38      	pop	{r3, r4, r5, pc}
 8008fd4:	2000233c 	.word	0x2000233c

08008fd8 <__sflush_r>:
 8008fd8:	898a      	ldrh	r2, [r1, #12]
 8008fda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fde:	4605      	mov	r5, r0
 8008fe0:	0710      	lsls	r0, r2, #28
 8008fe2:	460c      	mov	r4, r1
 8008fe4:	d458      	bmi.n	8009098 <__sflush_r+0xc0>
 8008fe6:	684b      	ldr	r3, [r1, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	dc05      	bgt.n	8008ff8 <__sflush_r+0x20>
 8008fec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	dc02      	bgt.n	8008ff8 <__sflush_r+0x20>
 8008ff2:	2000      	movs	r0, #0
 8008ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ff8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ffa:	2e00      	cmp	r6, #0
 8008ffc:	d0f9      	beq.n	8008ff2 <__sflush_r+0x1a>
 8008ffe:	2300      	movs	r3, #0
 8009000:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009004:	682f      	ldr	r7, [r5, #0]
 8009006:	602b      	str	r3, [r5, #0]
 8009008:	d032      	beq.n	8009070 <__sflush_r+0x98>
 800900a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800900c:	89a3      	ldrh	r3, [r4, #12]
 800900e:	075a      	lsls	r2, r3, #29
 8009010:	d505      	bpl.n	800901e <__sflush_r+0x46>
 8009012:	6863      	ldr	r3, [r4, #4]
 8009014:	1ac0      	subs	r0, r0, r3
 8009016:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009018:	b10b      	cbz	r3, 800901e <__sflush_r+0x46>
 800901a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800901c:	1ac0      	subs	r0, r0, r3
 800901e:	2300      	movs	r3, #0
 8009020:	4602      	mov	r2, r0
 8009022:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009024:	6a21      	ldr	r1, [r4, #32]
 8009026:	4628      	mov	r0, r5
 8009028:	47b0      	blx	r6
 800902a:	1c43      	adds	r3, r0, #1
 800902c:	89a3      	ldrh	r3, [r4, #12]
 800902e:	d106      	bne.n	800903e <__sflush_r+0x66>
 8009030:	6829      	ldr	r1, [r5, #0]
 8009032:	291d      	cmp	r1, #29
 8009034:	d82c      	bhi.n	8009090 <__sflush_r+0xb8>
 8009036:	4a2a      	ldr	r2, [pc, #168]	; (80090e0 <__sflush_r+0x108>)
 8009038:	40ca      	lsrs	r2, r1
 800903a:	07d6      	lsls	r6, r2, #31
 800903c:	d528      	bpl.n	8009090 <__sflush_r+0xb8>
 800903e:	2200      	movs	r2, #0
 8009040:	6062      	str	r2, [r4, #4]
 8009042:	04d9      	lsls	r1, r3, #19
 8009044:	6922      	ldr	r2, [r4, #16]
 8009046:	6022      	str	r2, [r4, #0]
 8009048:	d504      	bpl.n	8009054 <__sflush_r+0x7c>
 800904a:	1c42      	adds	r2, r0, #1
 800904c:	d101      	bne.n	8009052 <__sflush_r+0x7a>
 800904e:	682b      	ldr	r3, [r5, #0]
 8009050:	b903      	cbnz	r3, 8009054 <__sflush_r+0x7c>
 8009052:	6560      	str	r0, [r4, #84]	; 0x54
 8009054:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009056:	602f      	str	r7, [r5, #0]
 8009058:	2900      	cmp	r1, #0
 800905a:	d0ca      	beq.n	8008ff2 <__sflush_r+0x1a>
 800905c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009060:	4299      	cmp	r1, r3
 8009062:	d002      	beq.n	800906a <__sflush_r+0x92>
 8009064:	4628      	mov	r0, r5
 8009066:	f000 f8fb 	bl	8009260 <_free_r>
 800906a:	2000      	movs	r0, #0
 800906c:	6360      	str	r0, [r4, #52]	; 0x34
 800906e:	e7c1      	b.n	8008ff4 <__sflush_r+0x1c>
 8009070:	6a21      	ldr	r1, [r4, #32]
 8009072:	2301      	movs	r3, #1
 8009074:	4628      	mov	r0, r5
 8009076:	47b0      	blx	r6
 8009078:	1c41      	adds	r1, r0, #1
 800907a:	d1c7      	bne.n	800900c <__sflush_r+0x34>
 800907c:	682b      	ldr	r3, [r5, #0]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d0c4      	beq.n	800900c <__sflush_r+0x34>
 8009082:	2b1d      	cmp	r3, #29
 8009084:	d001      	beq.n	800908a <__sflush_r+0xb2>
 8009086:	2b16      	cmp	r3, #22
 8009088:	d101      	bne.n	800908e <__sflush_r+0xb6>
 800908a:	602f      	str	r7, [r5, #0]
 800908c:	e7b1      	b.n	8008ff2 <__sflush_r+0x1a>
 800908e:	89a3      	ldrh	r3, [r4, #12]
 8009090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009094:	81a3      	strh	r3, [r4, #12]
 8009096:	e7ad      	b.n	8008ff4 <__sflush_r+0x1c>
 8009098:	690f      	ldr	r7, [r1, #16]
 800909a:	2f00      	cmp	r7, #0
 800909c:	d0a9      	beq.n	8008ff2 <__sflush_r+0x1a>
 800909e:	0793      	lsls	r3, r2, #30
 80090a0:	680e      	ldr	r6, [r1, #0]
 80090a2:	bf08      	it	eq
 80090a4:	694b      	ldreq	r3, [r1, #20]
 80090a6:	600f      	str	r7, [r1, #0]
 80090a8:	bf18      	it	ne
 80090aa:	2300      	movne	r3, #0
 80090ac:	eba6 0807 	sub.w	r8, r6, r7
 80090b0:	608b      	str	r3, [r1, #8]
 80090b2:	f1b8 0f00 	cmp.w	r8, #0
 80090b6:	dd9c      	ble.n	8008ff2 <__sflush_r+0x1a>
 80090b8:	6a21      	ldr	r1, [r4, #32]
 80090ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80090bc:	4643      	mov	r3, r8
 80090be:	463a      	mov	r2, r7
 80090c0:	4628      	mov	r0, r5
 80090c2:	47b0      	blx	r6
 80090c4:	2800      	cmp	r0, #0
 80090c6:	dc06      	bgt.n	80090d6 <__sflush_r+0xfe>
 80090c8:	89a3      	ldrh	r3, [r4, #12]
 80090ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090ce:	81a3      	strh	r3, [r4, #12]
 80090d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090d4:	e78e      	b.n	8008ff4 <__sflush_r+0x1c>
 80090d6:	4407      	add	r7, r0
 80090d8:	eba8 0800 	sub.w	r8, r8, r0
 80090dc:	e7e9      	b.n	80090b2 <__sflush_r+0xda>
 80090de:	bf00      	nop
 80090e0:	20400001 	.word	0x20400001

080090e4 <_fflush_r>:
 80090e4:	b538      	push	{r3, r4, r5, lr}
 80090e6:	690b      	ldr	r3, [r1, #16]
 80090e8:	4605      	mov	r5, r0
 80090ea:	460c      	mov	r4, r1
 80090ec:	b913      	cbnz	r3, 80090f4 <_fflush_r+0x10>
 80090ee:	2500      	movs	r5, #0
 80090f0:	4628      	mov	r0, r5
 80090f2:	bd38      	pop	{r3, r4, r5, pc}
 80090f4:	b118      	cbz	r0, 80090fe <_fflush_r+0x1a>
 80090f6:	6983      	ldr	r3, [r0, #24]
 80090f8:	b90b      	cbnz	r3, 80090fe <_fflush_r+0x1a>
 80090fa:	f7ff fa4f 	bl	800859c <__sinit>
 80090fe:	4b14      	ldr	r3, [pc, #80]	; (8009150 <_fflush_r+0x6c>)
 8009100:	429c      	cmp	r4, r3
 8009102:	d11b      	bne.n	800913c <_fflush_r+0x58>
 8009104:	686c      	ldr	r4, [r5, #4]
 8009106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d0ef      	beq.n	80090ee <_fflush_r+0xa>
 800910e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009110:	07d0      	lsls	r0, r2, #31
 8009112:	d404      	bmi.n	800911e <_fflush_r+0x3a>
 8009114:	0599      	lsls	r1, r3, #22
 8009116:	d402      	bmi.n	800911e <_fflush_r+0x3a>
 8009118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800911a:	f7ff fadd 	bl	80086d8 <__retarget_lock_acquire_recursive>
 800911e:	4628      	mov	r0, r5
 8009120:	4621      	mov	r1, r4
 8009122:	f7ff ff59 	bl	8008fd8 <__sflush_r>
 8009126:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009128:	07da      	lsls	r2, r3, #31
 800912a:	4605      	mov	r5, r0
 800912c:	d4e0      	bmi.n	80090f0 <_fflush_r+0xc>
 800912e:	89a3      	ldrh	r3, [r4, #12]
 8009130:	059b      	lsls	r3, r3, #22
 8009132:	d4dd      	bmi.n	80090f0 <_fflush_r+0xc>
 8009134:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009136:	f7ff fad0 	bl	80086da <__retarget_lock_release_recursive>
 800913a:	e7d9      	b.n	80090f0 <_fflush_r+0xc>
 800913c:	4b05      	ldr	r3, [pc, #20]	; (8009154 <_fflush_r+0x70>)
 800913e:	429c      	cmp	r4, r3
 8009140:	d101      	bne.n	8009146 <_fflush_r+0x62>
 8009142:	68ac      	ldr	r4, [r5, #8]
 8009144:	e7df      	b.n	8009106 <_fflush_r+0x22>
 8009146:	4b04      	ldr	r3, [pc, #16]	; (8009158 <_fflush_r+0x74>)
 8009148:	429c      	cmp	r4, r3
 800914a:	bf08      	it	eq
 800914c:	68ec      	ldreq	r4, [r5, #12]
 800914e:	e7da      	b.n	8009106 <_fflush_r+0x22>
 8009150:	08009440 	.word	0x08009440
 8009154:	08009460 	.word	0x08009460
 8009158:	08009420 	.word	0x08009420

0800915c <_lseek_r>:
 800915c:	b538      	push	{r3, r4, r5, lr}
 800915e:	4d07      	ldr	r5, [pc, #28]	; (800917c <_lseek_r+0x20>)
 8009160:	4604      	mov	r4, r0
 8009162:	4608      	mov	r0, r1
 8009164:	4611      	mov	r1, r2
 8009166:	2200      	movs	r2, #0
 8009168:	602a      	str	r2, [r5, #0]
 800916a:	461a      	mov	r2, r3
 800916c:	f7f7 fe3c 	bl	8000de8 <_lseek>
 8009170:	1c43      	adds	r3, r0, #1
 8009172:	d102      	bne.n	800917a <_lseek_r+0x1e>
 8009174:	682b      	ldr	r3, [r5, #0]
 8009176:	b103      	cbz	r3, 800917a <_lseek_r+0x1e>
 8009178:	6023      	str	r3, [r4, #0]
 800917a:	bd38      	pop	{r3, r4, r5, pc}
 800917c:	2000233c 	.word	0x2000233c

08009180 <__swhatbuf_r>:
 8009180:	b570      	push	{r4, r5, r6, lr}
 8009182:	460e      	mov	r6, r1
 8009184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009188:	2900      	cmp	r1, #0
 800918a:	b096      	sub	sp, #88	; 0x58
 800918c:	4614      	mov	r4, r2
 800918e:	461d      	mov	r5, r3
 8009190:	da07      	bge.n	80091a2 <__swhatbuf_r+0x22>
 8009192:	2300      	movs	r3, #0
 8009194:	602b      	str	r3, [r5, #0]
 8009196:	89b3      	ldrh	r3, [r6, #12]
 8009198:	061a      	lsls	r2, r3, #24
 800919a:	d410      	bmi.n	80091be <__swhatbuf_r+0x3e>
 800919c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091a0:	e00e      	b.n	80091c0 <__swhatbuf_r+0x40>
 80091a2:	466a      	mov	r2, sp
 80091a4:	f000 f8be 	bl	8009324 <_fstat_r>
 80091a8:	2800      	cmp	r0, #0
 80091aa:	dbf2      	blt.n	8009192 <__swhatbuf_r+0x12>
 80091ac:	9a01      	ldr	r2, [sp, #4]
 80091ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80091b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80091b6:	425a      	negs	r2, r3
 80091b8:	415a      	adcs	r2, r3
 80091ba:	602a      	str	r2, [r5, #0]
 80091bc:	e7ee      	b.n	800919c <__swhatbuf_r+0x1c>
 80091be:	2340      	movs	r3, #64	; 0x40
 80091c0:	2000      	movs	r0, #0
 80091c2:	6023      	str	r3, [r4, #0]
 80091c4:	b016      	add	sp, #88	; 0x58
 80091c6:	bd70      	pop	{r4, r5, r6, pc}

080091c8 <__smakebuf_r>:
 80091c8:	898b      	ldrh	r3, [r1, #12]
 80091ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80091cc:	079d      	lsls	r5, r3, #30
 80091ce:	4606      	mov	r6, r0
 80091d0:	460c      	mov	r4, r1
 80091d2:	d507      	bpl.n	80091e4 <__smakebuf_r+0x1c>
 80091d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80091d8:	6023      	str	r3, [r4, #0]
 80091da:	6123      	str	r3, [r4, #16]
 80091dc:	2301      	movs	r3, #1
 80091de:	6163      	str	r3, [r4, #20]
 80091e0:	b002      	add	sp, #8
 80091e2:	bd70      	pop	{r4, r5, r6, pc}
 80091e4:	ab01      	add	r3, sp, #4
 80091e6:	466a      	mov	r2, sp
 80091e8:	f7ff ffca 	bl	8009180 <__swhatbuf_r>
 80091ec:	9900      	ldr	r1, [sp, #0]
 80091ee:	4605      	mov	r5, r0
 80091f0:	4630      	mov	r0, r6
 80091f2:	f7ff fa73 	bl	80086dc <_malloc_r>
 80091f6:	b948      	cbnz	r0, 800920c <__smakebuf_r+0x44>
 80091f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091fc:	059a      	lsls	r2, r3, #22
 80091fe:	d4ef      	bmi.n	80091e0 <__smakebuf_r+0x18>
 8009200:	f023 0303 	bic.w	r3, r3, #3
 8009204:	f043 0302 	orr.w	r3, r3, #2
 8009208:	81a3      	strh	r3, [r4, #12]
 800920a:	e7e3      	b.n	80091d4 <__smakebuf_r+0xc>
 800920c:	4b0d      	ldr	r3, [pc, #52]	; (8009244 <__smakebuf_r+0x7c>)
 800920e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009210:	89a3      	ldrh	r3, [r4, #12]
 8009212:	6020      	str	r0, [r4, #0]
 8009214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009218:	81a3      	strh	r3, [r4, #12]
 800921a:	9b00      	ldr	r3, [sp, #0]
 800921c:	6163      	str	r3, [r4, #20]
 800921e:	9b01      	ldr	r3, [sp, #4]
 8009220:	6120      	str	r0, [r4, #16]
 8009222:	b15b      	cbz	r3, 800923c <__smakebuf_r+0x74>
 8009224:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009228:	4630      	mov	r0, r6
 800922a:	f000 f88d 	bl	8009348 <_isatty_r>
 800922e:	b128      	cbz	r0, 800923c <__smakebuf_r+0x74>
 8009230:	89a3      	ldrh	r3, [r4, #12]
 8009232:	f023 0303 	bic.w	r3, r3, #3
 8009236:	f043 0301 	orr.w	r3, r3, #1
 800923a:	81a3      	strh	r3, [r4, #12]
 800923c:	89a0      	ldrh	r0, [r4, #12]
 800923e:	4305      	orrs	r5, r0
 8009240:	81a5      	strh	r5, [r4, #12]
 8009242:	e7cd      	b.n	80091e0 <__smakebuf_r+0x18>
 8009244:	08008535 	.word	0x08008535

08009248 <__malloc_lock>:
 8009248:	4801      	ldr	r0, [pc, #4]	; (8009250 <__malloc_lock+0x8>)
 800924a:	f7ff ba45 	b.w	80086d8 <__retarget_lock_acquire_recursive>
 800924e:	bf00      	nop
 8009250:	20002334 	.word	0x20002334

08009254 <__malloc_unlock>:
 8009254:	4801      	ldr	r0, [pc, #4]	; (800925c <__malloc_unlock+0x8>)
 8009256:	f7ff ba40 	b.w	80086da <__retarget_lock_release_recursive>
 800925a:	bf00      	nop
 800925c:	20002334 	.word	0x20002334

08009260 <_free_r>:
 8009260:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009262:	2900      	cmp	r1, #0
 8009264:	d048      	beq.n	80092f8 <_free_r+0x98>
 8009266:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800926a:	9001      	str	r0, [sp, #4]
 800926c:	2b00      	cmp	r3, #0
 800926e:	f1a1 0404 	sub.w	r4, r1, #4
 8009272:	bfb8      	it	lt
 8009274:	18e4      	addlt	r4, r4, r3
 8009276:	f7ff ffe7 	bl	8009248 <__malloc_lock>
 800927a:	4a20      	ldr	r2, [pc, #128]	; (80092fc <_free_r+0x9c>)
 800927c:	9801      	ldr	r0, [sp, #4]
 800927e:	6813      	ldr	r3, [r2, #0]
 8009280:	4615      	mov	r5, r2
 8009282:	b933      	cbnz	r3, 8009292 <_free_r+0x32>
 8009284:	6063      	str	r3, [r4, #4]
 8009286:	6014      	str	r4, [r2, #0]
 8009288:	b003      	add	sp, #12
 800928a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800928e:	f7ff bfe1 	b.w	8009254 <__malloc_unlock>
 8009292:	42a3      	cmp	r3, r4
 8009294:	d90b      	bls.n	80092ae <_free_r+0x4e>
 8009296:	6821      	ldr	r1, [r4, #0]
 8009298:	1862      	adds	r2, r4, r1
 800929a:	4293      	cmp	r3, r2
 800929c:	bf04      	itt	eq
 800929e:	681a      	ldreq	r2, [r3, #0]
 80092a0:	685b      	ldreq	r3, [r3, #4]
 80092a2:	6063      	str	r3, [r4, #4]
 80092a4:	bf04      	itt	eq
 80092a6:	1852      	addeq	r2, r2, r1
 80092a8:	6022      	streq	r2, [r4, #0]
 80092aa:	602c      	str	r4, [r5, #0]
 80092ac:	e7ec      	b.n	8009288 <_free_r+0x28>
 80092ae:	461a      	mov	r2, r3
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	b10b      	cbz	r3, 80092b8 <_free_r+0x58>
 80092b4:	42a3      	cmp	r3, r4
 80092b6:	d9fa      	bls.n	80092ae <_free_r+0x4e>
 80092b8:	6811      	ldr	r1, [r2, #0]
 80092ba:	1855      	adds	r5, r2, r1
 80092bc:	42a5      	cmp	r5, r4
 80092be:	d10b      	bne.n	80092d8 <_free_r+0x78>
 80092c0:	6824      	ldr	r4, [r4, #0]
 80092c2:	4421      	add	r1, r4
 80092c4:	1854      	adds	r4, r2, r1
 80092c6:	42a3      	cmp	r3, r4
 80092c8:	6011      	str	r1, [r2, #0]
 80092ca:	d1dd      	bne.n	8009288 <_free_r+0x28>
 80092cc:	681c      	ldr	r4, [r3, #0]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	6053      	str	r3, [r2, #4]
 80092d2:	4421      	add	r1, r4
 80092d4:	6011      	str	r1, [r2, #0]
 80092d6:	e7d7      	b.n	8009288 <_free_r+0x28>
 80092d8:	d902      	bls.n	80092e0 <_free_r+0x80>
 80092da:	230c      	movs	r3, #12
 80092dc:	6003      	str	r3, [r0, #0]
 80092de:	e7d3      	b.n	8009288 <_free_r+0x28>
 80092e0:	6825      	ldr	r5, [r4, #0]
 80092e2:	1961      	adds	r1, r4, r5
 80092e4:	428b      	cmp	r3, r1
 80092e6:	bf04      	itt	eq
 80092e8:	6819      	ldreq	r1, [r3, #0]
 80092ea:	685b      	ldreq	r3, [r3, #4]
 80092ec:	6063      	str	r3, [r4, #4]
 80092ee:	bf04      	itt	eq
 80092f0:	1949      	addeq	r1, r1, r5
 80092f2:	6021      	streq	r1, [r4, #0]
 80092f4:	6054      	str	r4, [r2, #4]
 80092f6:	e7c7      	b.n	8009288 <_free_r+0x28>
 80092f8:	b003      	add	sp, #12
 80092fa:	bd30      	pop	{r4, r5, pc}
 80092fc:	2000195c 	.word	0x2000195c

08009300 <_read_r>:
 8009300:	b538      	push	{r3, r4, r5, lr}
 8009302:	4d07      	ldr	r5, [pc, #28]	; (8009320 <_read_r+0x20>)
 8009304:	4604      	mov	r4, r0
 8009306:	4608      	mov	r0, r1
 8009308:	4611      	mov	r1, r2
 800930a:	2200      	movs	r2, #0
 800930c:	602a      	str	r2, [r5, #0]
 800930e:	461a      	mov	r2, r3
 8009310:	f7f7 fd0a 	bl	8000d28 <_read>
 8009314:	1c43      	adds	r3, r0, #1
 8009316:	d102      	bne.n	800931e <_read_r+0x1e>
 8009318:	682b      	ldr	r3, [r5, #0]
 800931a:	b103      	cbz	r3, 800931e <_read_r+0x1e>
 800931c:	6023      	str	r3, [r4, #0]
 800931e:	bd38      	pop	{r3, r4, r5, pc}
 8009320:	2000233c 	.word	0x2000233c

08009324 <_fstat_r>:
 8009324:	b538      	push	{r3, r4, r5, lr}
 8009326:	4d07      	ldr	r5, [pc, #28]	; (8009344 <_fstat_r+0x20>)
 8009328:	2300      	movs	r3, #0
 800932a:	4604      	mov	r4, r0
 800932c:	4608      	mov	r0, r1
 800932e:	4611      	mov	r1, r2
 8009330:	602b      	str	r3, [r5, #0]
 8009332:	f7f7 fd3e 	bl	8000db2 <_fstat>
 8009336:	1c43      	adds	r3, r0, #1
 8009338:	d102      	bne.n	8009340 <_fstat_r+0x1c>
 800933a:	682b      	ldr	r3, [r5, #0]
 800933c:	b103      	cbz	r3, 8009340 <_fstat_r+0x1c>
 800933e:	6023      	str	r3, [r4, #0]
 8009340:	bd38      	pop	{r3, r4, r5, pc}
 8009342:	bf00      	nop
 8009344:	2000233c 	.word	0x2000233c

08009348 <_isatty_r>:
 8009348:	b538      	push	{r3, r4, r5, lr}
 800934a:	4d06      	ldr	r5, [pc, #24]	; (8009364 <_isatty_r+0x1c>)
 800934c:	2300      	movs	r3, #0
 800934e:	4604      	mov	r4, r0
 8009350:	4608      	mov	r0, r1
 8009352:	602b      	str	r3, [r5, #0]
 8009354:	f7f7 fd3d 	bl	8000dd2 <_isatty>
 8009358:	1c43      	adds	r3, r0, #1
 800935a:	d102      	bne.n	8009362 <_isatty_r+0x1a>
 800935c:	682b      	ldr	r3, [r5, #0]
 800935e:	b103      	cbz	r3, 8009362 <_isatty_r+0x1a>
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	bd38      	pop	{r3, r4, r5, pc}
 8009364:	2000233c 	.word	0x2000233c

08009368 <_init>:
 8009368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800936a:	bf00      	nop
 800936c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800936e:	bc08      	pop	{r3}
 8009370:	469e      	mov	lr, r3
 8009372:	4770      	bx	lr

08009374 <_fini>:
 8009374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009376:	bf00      	nop
 8009378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800937a:	bc08      	pop	{r3}
 800937c:	469e      	mov	lr, r3
 800937e:	4770      	bx	lr
