<!DOCTYPE html>
<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<title>CH32M030</title>

<style type="text/css">
#col-1 {
  position: relative;
  width: 50%;
  float: left;
  height: 90%;
}

#col-2 {
  position:fixed;
  right:0;
  top:0;
  width:50%;
  height:100%;
  overflow:auto;
}
</style>

<script>

var found=[];
var lelems=[], relems=[];

function lelems_init(){
  let ld = document.getElementById("col-1");
  lelems = ld.getElementsByClassName("content");
  relems.namedItem = (name)=>{return null;}
}

function search(){
  resetContent();
  let searchText=document.getElementById("search-field").value;
  for(let i=0; i<lelems.length; i++){
    if(lelems[i].textContent.indexOf(searchText)!==-1){
      expandDetails(lelems[i]);
      if(lelems[i].innerText.indexOf(searchText)!==-1){
        lelems[i].style.background='yellow';
      }
      found.push(lelems[i]);
    }
  }
}

function resetContent(){
  for(let i=0;i<found.length;i++){
    found[i].style.background='transparent';
  }
  let details=document.getElementsByTagName("DETAILS");
  for(let i=0;i<details.length;i++){
    details[i].removeAttribute("open");
  }
  found=[];
}

function expandDetails(element){
  let tagName=element.tagName;
  if(tagName==='BODY'){
    return;
  }
  if(tagName==='DETAILS'){
    element.setAttribute("open","");
  }
  expandDetails(element.parentElement);
}

function ElemHide(){
  for(let i=0; i<relems.length; i++){
    if(relems[i].children[0].children.length == 0)continue;
    if(relems[i].parentNode.parentNode.hasAttribute("open")){
      relems[i].hidden = false;
      continue;
    }
    if(relems[i].children[0].hasAttribute("open")){
      relems[i].hidden = false;
    }else{
      relems[i].hidden = true;
    }
  }
}

function ElemCh(name){
  let el = document.getElementsByName(name);
  if(event.newState == "open"){
    for(let i=0; i<el.length; i++){
      el[i].children[0].setAttribute("open","");
    }
  }else{
    for(let i=0; i<el.length; i++){
      el[i].children[0].removeAttribute("open");
    }
  }
  ElemHide();
}

function ElemOpen(){
  let lp = document.getElementById("col-1");
  let els = lp.getElementsByTagName("details");
  for(let i=0; i<els.length; i++){
    let name = els[i].parentNode.attributes.name;
    if(els[i].hasAttribute("open")){
      let rel = relems.namedItem(name.value);
      if(rel == null)continue;
      rel.hidden = false;
      rel.children[0].setAttribute("open", "");
    }
  }
}

var elem_prevaddr;
function ElemClick(reg_addr){
  let ncol = "#80FF80"
  if(reg_addr == elem_prevaddr)ncol = "transparent";
  
  let el = lelems.namedItem(elem_prevaddr);
  if(el != null)el.style.backgroundColor = "transparent";
  el = lelems.namedItem(reg_addr);
  if(el != null)el.style.backgroundColor = ncol;
  
  el = relems.namedItem(elem_prevaddr);
  if(el != null)el.style.backgroundColor = "transparent";
  el = relems.namedItem(reg_addr);
  if(el != null)el.style.backgroundColor = ncol;
  
  elem_prevaddr = reg_addr;
}

function rdfile(data){
  let rp = document.getElementById("col-2");
  let rd = rp.children[2];
  rd.innerHTML = data;
  rp.children[1].textContent = rd.getElementsByTagName("H1")[0].textContent;
  relems = rd.getElementsByClassName("content");
  rd.innerHTML = relems[0].parentElement.innerHTML;
  ElemHide();
  ElemOpen();
}

function LoadFromFile(){
  let ui = document.getElementById("LoadFile");
  let file = ui.files[0];
  if(!file){return;}
  const reader = new FileReader();
  function LoadFromFile_done(){
    rdfile(reader.result);
  }
  reader.onload = LoadFromFile_done;
  reader.readAsText(file);
}

function LoadHtml(){
  let addr = document.getElementById("url_open").value;
  fetch(addr).then(
    function (response){
      if (response.ok){
        return response.text();
      }
      throw response;
    }
  ).then(
    function (text){
      rdfile(text);
    }
  );
}

function OnLoad(){
  lelems_init();
}

</script>

</head>
<body onload="OnLoad();">
<div id="col-1">
    <H1>CH32M030</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content" name="per_40007000"><details ontoggle="ElemCh('per_40007000');"><summary>0x40007000<b style="margin: 20px;">PWR</b>// Power control</summary>
<ul>
<li class="content" name="reg_40007000"><details ontoggle="ElemCh('reg_40007000');"><summary>0x40007000<b style="margin: 20px;">CTLR</b>//   Power control register (PWR_CTRL)</summary>
<ul>
<li class="content" name="fld_40007000.1" onclick="ElemClick('fld_40007000.1');">
[1]<b style="margin: 20px;">PDDS</b> (def=0x0)    //    Power Down Deep Sleep
</li>
<li class="content" name="fld_40007000.10" onclick="ElemClick('fld_40007000.10');">
[10]<b style="margin: 20px;">ISINKEN</b> (def=0x0)    //    ISINK Enable
</li>
<li class="content" name="fld_40007000.12" onclick="ElemClick('fld_40007000.12');">
[12:13]<b style="margin: 20px;">SEL_IO_VHV</b> (def=0x0)    //    PB4 function Selection
</li>
<li class="content" name="fld_40007000.14" onclick="ElemClick('fld_40007000.14');">
[14]<b style="margin: 20px;">PMUPROEN</b> (def=0x1)    //    PMU over-temperature protection Enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40007008"><details ontoggle="ElemCh('reg_40007008');"><summary>0x40007008<b style="margin: 20px;">AWUCSR</b>//   Automatic wake-up control state register (PWR_AWUCSR)</summary>
<ul>
<li class="content" name="fld_40007008.1" onclick="ElemClick('fld_40007008.1');">
[1]<b style="margin: 20px;">AWUEN</b> (def=0x0)    //    Automatic wake-up enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4000700C"><details ontoggle="ElemCh('reg_4000700C');"><summary>0x4000700C<b style="margin: 20px;">AWUWR</b>//   Automatic wake window comparison value register (PWR_AWUWR)</summary>
<ul>
<li class="content" name="fld_4000700C.0" onclick="ElemClick('fld_4000700C.0');">
[0:3]<b style="margin: 20px;">AWUWR</b> (def=0x0)    //    AWU window value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40007000.21" onclick="ElemClick('isr_40007000.21');">[21]  <b>AWU</b>    //    AWU global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40021000"><details ontoggle="ElemCh('per_40021000');"><summary>0x40021000<b style="margin: 20px;">RCC</b>// Reset and clock control</summary>
<ul>
<li class="content" name="reg_40021000"><details ontoggle="ElemCh('reg_40021000');"><summary>0x40021000<b style="margin: 20px;">CTLR</b>//   Clock control register</summary>
<ul>
<li class="content" name="fld_40021000.0" onclick="ElemClick('fld_40021000.0');">
[0]<b style="margin: 20px;">HSION</b> (def=0x1)    //    Internal High Speed clock enable
</li>
<li class="content" name="fld_40021000.1" onclick="ElemClick('fld_40021000.1');">
[1]<b style="margin: 20px;">HSIRDY</b> (def=0x1)    //    Internal High Speed clock ready flag
</li>
<li class="content" name="fld_40021000.3" onclick="ElemClick('fld_40021000.3');">
[3:7]<b style="margin: 20px;">HSITRIM</b> (def=0x10)    //    Internal High Speed clock trimming
</li>
<li class="content" name="fld_40021000.8" onclick="ElemClick('fld_40021000.8');">
[8:15]<b style="margin: 20px;">HSICAL</b> (def=0x0)    //    Internal High Speed clock Calibration
</li>
<li class="content" name="fld_40021000.16" onclick="ElemClick('fld_40021000.16');">
[16]<b style="margin: 20px;">HSEON</b> (def=0x0)    //    External High Speed clock enable
</li>
<li class="content" name="fld_40021000.17" onclick="ElemClick('fld_40021000.17');">
[17]<b style="margin: 20px;">HSERDY</b> (def=0x0)    //    External High Speed clock ready flag
</li>
<li class="content" name="fld_40021000.18" onclick="ElemClick('fld_40021000.18');">
[18]<b style="margin: 20px;">HSEBYP</b> (def=0x0)    //    External High Speed clock Bypass
</li>
<li class="content" name="fld_40021000.24" onclick="ElemClick('fld_40021000.24');">
[24]<b style="margin: 20px;">PLLON</b> (def=0x0)    //    PLL enable
</li>
<li class="content" name="fld_40021000.25" onclick="ElemClick('fld_40021000.25');">
[25]<b style="margin: 20px;">PLLRDY</b> (def=0x0)    //    PLL clock ready flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40021004"><details ontoggle="ElemCh('reg_40021004');"><summary>0x40021004<b style="margin: 20px;">CFGR0</b>//   Clock configuration register (RCC_CFGR0)</summary>
<ul>
<li class="content" name="fld_40021004.0" onclick="ElemClick('fld_40021004.0');">
[0:1]<b style="margin: 20px;">SW</b> (def=0x0)    //    System clock Switch
</li>
<li class="content" name="fld_40021004.2" onclick="ElemClick('fld_40021004.2');">
[2:3]<b style="margin: 20px;">SWS</b> (def=0x0)    //    System Clock Switch Status
</li>
<li class="content" name="fld_40021004.4" onclick="ElemClick('fld_40021004.4');">
[4:10]<b style="margin: 20px;">HPRE</b> (def=0x2)    //    HB prescaler
</li>
<li class="content" name="fld_40021004.11" onclick="ElemClick('fld_40021004.11');">
[11:15]<b style="margin: 20px;">ADCPRE</b> (def=0x0)    //    ADC prescaler
</li>
<li class="content" name="fld_40021004.16" onclick="ElemClick('fld_40021004.16');">
[16]<b style="margin: 20px;">PLLSRC</b> (def=0x0)    //    PLL entry clock source
</li>
<li class="content" name="fld_40021004.24" onclick="ElemClick('fld_40021004.24');">
[24:26]<b style="margin: 20px;">MCO</b> (def=0x0)    //    Microcontroller clock output
</li>
<li class="content" name="fld_40021004.28" onclick="ElemClick('fld_40021004.28');">
[28:30]<b style="margin: 20px;">ADC_DUTY_SEL</b> (def=0x0)    //    ADC clock duty cycle Selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40021008"><details ontoggle="ElemCh('reg_40021008');"><summary>0x40021008<b style="margin: 20px;">INTR</b>//   Clock interrupt register (RCC_INTR)</summary>
<ul>
<li class="content" name="fld_40021008.0" onclick="ElemClick('fld_40021008.0');">
[0]<b style="margin: 20px;">LSIRDYF</b> (def=0x0)    //    LSI Ready Interrupt flag
</li>
<li class="content" name="fld_40021008.1" onclick="ElemClick('fld_40021008.1');">
[1]<b style="margin: 20px;">LSERDYF</b> (def=0x0)    //    LSE Ready Interrupt flag
</li>
<li class="content" name="fld_40021008.2" onclick="ElemClick('fld_40021008.2');">
[2]<b style="margin: 20px;">HSIRDYF</b> (def=0x0)    //    HSI Ready Interrupt flag
</li>
<li class="content" name="fld_40021008.3" onclick="ElemClick('fld_40021008.3');">
[3]<b style="margin: 20px;">HSERDYF</b> (def=0x0)    //    HSE Ready Interrupt flag
</li>
<li class="content" name="fld_40021008.4" onclick="ElemClick('fld_40021008.4');">
[4]<b style="margin: 20px;">PLLRDYF</b> (def=0x0)    //    PLL Ready Interrupt flag
</li>
<li class="content" name="fld_40021008.8" onclick="ElemClick('fld_40021008.8');">
[8]<b style="margin: 20px;">LSIRDYIE</b> (def=0x0)    //    LSI Ready Interrupt Enable
</li>
<li class="content" name="fld_40021008.10" onclick="ElemClick('fld_40021008.10');">
[10]<b style="margin: 20px;">HSIRDYIE</b> (def=0x0)    //    HSI Ready Interrupt Enable
</li>
<li class="content" name="fld_40021008.11" onclick="ElemClick('fld_40021008.11');">
[11]<b style="margin: 20px;">HSERDYIE</b> (def=0x0)    //    HSE Ready Interrupt Enable
</li>
<li class="content" name="fld_40021008.12" onclick="ElemClick('fld_40021008.12');">
[12]<b style="margin: 20px;">PLLRDYIE</b> (def=0x0)    //    PLL Ready Interrupt Enable
</li>
<li class="content" name="fld_40021008.16" onclick="ElemClick('fld_40021008.16');">
[16]<b style="margin: 20px;">LSIRDYC</b> (def=0x0)    //    LSI Ready Interrupt Clear
</li>
<li class="content" name="fld_40021008.18" onclick="ElemClick('fld_40021008.18');">
[18]<b style="margin: 20px;">HSIRDYC</b> (def=0x0)    //    HSI Ready Interrupt Clear
</li>
<li class="content" name="fld_40021008.19" onclick="ElemClick('fld_40021008.19');">
[19]<b style="margin: 20px;">HSERDYC</b> (def=0x0)    //    HSE Ready Interrupt Clear
</li>
<li class="content" name="fld_40021008.20" onclick="ElemClick('fld_40021008.20');">
[20]<b style="margin: 20px;">PLLRDYC</b> (def=0x0)    //    PLL Ready Interrupt Clear
</li>
</ul>
</details></li>
<li class="content" name="reg_4002100C"><details ontoggle="ElemCh('reg_4002100C');"><summary>0x4002100C<b style="margin: 20px;">PB2PRSTR</b>//   PB2 peripheral reset register (RCC_PB2PRSTR)</summary>
<ul>
<li class="content" name="fld_4002100C.0" onclick="ElemClick('fld_4002100C.0');">
[0]<b style="margin: 20px;">AFIORST</b> (def=0x0)    //    Alternate function I/O reset
</li>
<li class="content" name="fld_4002100C.2" onclick="ElemClick('fld_4002100C.2');">
[2]<b style="margin: 20px;">IOPARST</b> (def=0x0)    //    IO port A reset
</li>
<li class="content" name="fld_4002100C.3" onclick="ElemClick('fld_4002100C.3');">
[3]<b style="margin: 20px;">IOPBRST</b> (def=0x0)    //    IO port B reset
</li>
<li class="content" name="fld_4002100C.4" onclick="ElemClick('fld_4002100C.4');">
[4]<b style="margin: 20px;">IOPCRST</b> (def=0x0)    //    IO port C reset
</li>
<li class="content" name="fld_4002100C.9" onclick="ElemClick('fld_4002100C.9');">
[9]<b style="margin: 20px;">ADC1RST</b> (def=0x0)    //    ADC 1 interface reset
</li>
<li class="content" name="fld_4002100C.11" onclick="ElemClick('fld_4002100C.11');">
[11]<b style="margin: 20px;">TIM1RST</b> (def=0x0)    //    TIM1 timer reset
</li>
<li class="content" name="fld_4002100C.12" onclick="ElemClick('fld_4002100C.12');">
[12]<b style="margin: 20px;">SPI1RST</b> (def=0x0)    //    SPI1 reset
</li>
<li class="content" name="fld_4002100C.14" onclick="ElemClick('fld_4002100C.14');">
[14]<b style="margin: 20px;">UART1RST</b> (def=0x0)    //    UART1 reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40021010"><details ontoggle="ElemCh('reg_40021010');"><summary>0x40021010<b style="margin: 20px;">PB1PRSTR</b>//   PB1 peripheral reset register (RCC_PB1PRSTR)</summary>
<ul>
<li class="content" name="fld_40021010.0" onclick="ElemClick('fld_40021010.0');">
[0]<b style="margin: 20px;">TIM2RST</b> (def=0x0)    //    TIM2 reset
</li>
<li class="content" name="fld_40021010.1" onclick="ElemClick('fld_40021010.1');">
[1]<b style="margin: 20px;">TIM3RST</b> (def=0x0)    //    TIM3 reset
</li>
<li class="content" name="fld_40021010.11" onclick="ElemClick('fld_40021010.11');">
[11]<b style="margin: 20px;">WWDGRST</b> (def=0x0)    //    Window watchdog reset
</li>
<li class="content" name="fld_40021010.21" onclick="ElemClick('fld_40021010.21');">
[21]<b style="margin: 20px;">I2C1RST</b> (def=0x0)    //    I2C1 reset
</li>
<li class="content" name="fld_40021010.28" onclick="ElemClick('fld_40021010.28');">
[28]<b style="margin: 20px;">PWRRST</b> (def=0x0)    //    Power interface reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40021014"><details ontoggle="ElemCh('reg_40021014');"><summary>0x40021014<b style="margin: 20px;">HBPCENR</b>//   HB Peripheral Clock enable register (RCC_HBPCENR)</summary>
<ul>
<li class="content" name="fld_40021014.0" onclick="ElemClick('fld_40021014.0');">
[0]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA clock enable
</li>
<li class="content" name="fld_40021014.2" onclick="ElemClick('fld_40021014.2');">
[2]<b style="margin: 20px;">SRAMEN</b> (def=0x1)    //    SRAM interface clock enable
</li>
<li class="content" name="fld_40021014.3" onclick="ElemClick('fld_40021014.3');">
[3]<b style="margin: 20px;">USBFSEN</b> (def=0x0)    //    USBFS interface clock enable
</li>
<li class="content" name="fld_40021014.4" onclick="ElemClick('fld_40021014.4');">
[4]<b style="margin: 20px;">USBPD0EN</b> (def=0x0)    //    USBPD0 interface clock enable
</li>
<li class="content" name="fld_40021014.5" onclick="ElemClick('fld_40021014.5');">
[5]<b style="margin: 20px;">USBPD1EN</b> (def=0x0)    //    USBPD1 interface clock enable
</li>
<li class="content" name="fld_40021014.7" onclick="ElemClick('fld_40021014.7');">
[7]<b style="margin: 20px;">OPAEN</b> (def=0x0)    //    OPA_CMP interface clock enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40021018"><details ontoggle="ElemCh('reg_40021018');"><summary>0x40021018<b style="margin: 20px;">PB2PCENR</b>//   PB2 peripheral clock enable register (RCC_PB2PCENR)</summary>
<ul>
<li class="content" name="fld_40021018.0" onclick="ElemClick('fld_40021018.0');">
[0]<b style="margin: 20px;">AFIOEN</b> (def=0x0)    //    Alternate function I/O clock enable
</li>
<li class="content" name="fld_40021018.2" onclick="ElemClick('fld_40021018.2');">
[2]<b style="margin: 20px;">IOPAEN</b> (def=0x0)    //    I/O port A clock enable
</li>
<li class="content" name="fld_40021018.3" onclick="ElemClick('fld_40021018.3');">
[3]<b style="margin: 20px;">IOPBEN</b> (def=0x0)    //    I/O port B clock enable
</li>
<li class="content" name="fld_40021018.4" onclick="ElemClick('fld_40021018.4');">
[4]<b style="margin: 20px;">IOPCEN</b> (def=0x0)    //    I/O port C clock enable
</li>
<li class="content" name="fld_40021018.9" onclick="ElemClick('fld_40021018.9');">
[9]<b style="margin: 20px;">ADCEN</b> (def=0x0)    //    ADC interface clock enable
</li>
<li class="content" name="fld_40021018.11" onclick="ElemClick('fld_40021018.11');">
[11]<b style="margin: 20px;">TIM1EN</b> (def=0x0)    //    TIM1 Timer clock enable
</li>
<li class="content" name="fld_40021018.12" onclick="ElemClick('fld_40021018.12');">
[12]<b style="margin: 20px;">SPI1EN</b> (def=0x0)    //    SPI1 clock enable
</li>
<li class="content" name="fld_40021018.14" onclick="ElemClick('fld_40021018.14');">
[14]<b style="margin: 20px;">UART1EN</b> (def=0x0)    //    UART1 clock enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002101C"><details ontoggle="ElemCh('reg_4002101C');"><summary>0x4002101C<b style="margin: 20px;">PB1PCENR</b>//   PB1 peripheral clock enable register (RCC_PB1PCENR)</summary>
<ul>
<li class="content" name="fld_4002101C.0" onclick="ElemClick('fld_4002101C.0');">
[0]<b style="margin: 20px;">TIM2EN</b> (def=0x0)    //    Timer 2 clock enable
</li>
<li class="content" name="fld_4002101C.1" onclick="ElemClick('fld_4002101C.1');">
[1]<b style="margin: 20px;">TIM3EN</b> (def=0x0)    //    Timer 3 clock enable
</li>
<li class="content" name="fld_4002101C.11" onclick="ElemClick('fld_4002101C.11');">
[11]<b style="margin: 20px;">WWDGEN</b> (def=0x0)    //    Window watchdog clock enable
</li>
<li class="content" name="fld_4002101C.21" onclick="ElemClick('fld_4002101C.21');">
[21]<b style="margin: 20px;">I2C1EN</b> (def=0x0)    //    I2C 1 clock enable
</li>
<li class="content" name="fld_4002101C.28" onclick="ElemClick('fld_4002101C.28');">
[28]<b style="margin: 20px;">PWREN</b> (def=0x0)    //    Power interface clock enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40021024"><details ontoggle="ElemCh('reg_40021024');"><summary>0x40021024<b style="margin: 20px;">RSTSCKR</b>//   Control/status register (RCC_RSTSCKR)</summary>
<ul>
<li class="content" name="fld_40021024.0" onclick="ElemClick('fld_40021024.0');">
[0]<b style="margin: 20px;">LSION</b> (def=0x0)    //    Internal low speed oscillator enable
</li>
<li class="content" name="fld_40021024.1" onclick="ElemClick('fld_40021024.1');">
[1]<b style="margin: 20px;">LSIRDY</b> (def=0x0)    //    Internal low speed oscillator ready
</li>
<li class="content" name="fld_40021024.22" onclick="ElemClick('fld_40021024.22');">
[22]<b style="margin: 20px;">USBPD0RSTF</b> (def=0x0)    //    USBPD0 reset flag
</li>
<li class="content" name="fld_40021024.23" onclick="ElemClick('fld_40021024.23');">
[23]<b style="margin: 20px;">USBPD1RSTF</b> (def=0x0)    //    USBPD1 reset flag
</li>
<li class="content" name="fld_40021024.24" onclick="ElemClick('fld_40021024.24');">
[24]<b style="margin: 20px;">RMVF</b> (def=0x0)    //    Remove reset flag
</li>
<li class="content" name="fld_40021024.25" onclick="ElemClick('fld_40021024.25');">
[25]<b style="margin: 20px;">ADC_AWDRSTF</b> (def=0x0)    //    ADC analog watchdog reset flag
</li>
<li class="content" name="fld_40021024.26" onclick="ElemClick('fld_40021024.26');">
[26]<b style="margin: 20px;">PINRSTF</b> (def=0x1)    //    PIN reset flag
</li>
<li class="content" name="fld_40021024.27" onclick="ElemClick('fld_40021024.27');">
[27]<b style="margin: 20px;">PORRSTF</b> (def=0x1)    //    POR/PDR reset flag
</li>
<li class="content" name="fld_40021024.28" onclick="ElemClick('fld_40021024.28');">
[28]<b style="margin: 20px;">SFTRSTF</b> (def=0x0)    //    Software reset flag
</li>
<li class="content" name="fld_40021024.30" onclick="ElemClick('fld_40021024.30');">
[30]<b style="margin: 20px;">WWDGRSTF</b> (def=0x0)    //    Window watchdog reset flag
</li>
<li class="content" name="fld_40021024.31" onclick="ElemClick('fld_40021024.31');">
[31]<b style="margin: 20px;">LPWRRSTF</b> (def=0x0)    //    Low-power reset flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40021028"><details ontoggle="ElemCh('reg_40021028');"><summary>0x40021028<b style="margin: 20px;">HBRSTR</b>//   HB reset register(RCC_APHBRSTR)</summary>
<ul>
<li class="content" name="fld_40021028.3" onclick="ElemClick('fld_40021028.3');">
[3]<b style="margin: 20px;">USBFSRST</b> (def=0x0)    //    USBFS reset
</li>
<li class="content" name="fld_40021028.4" onclick="ElemClick('fld_40021028.4');">
[4]<b style="margin: 20px;">USBPD0RST</b> (def=0x0)    //    USBPD0 reset
</li>
<li class="content" name="fld_40021028.5" onclick="ElemClick('fld_40021028.5');">
[5]<b style="margin: 20px;">USBPD1RST</b> (def=0x0)    //    USBPD1 reset
</li>
<li class="content" name="fld_40021028.7" onclick="ElemClick('fld_40021028.7');">
[7]<b style="margin: 20px;">OPARST</b> (def=0x0)    //    OPA reset
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40021000.19" onclick="ElemClick('isr_40021000.19');">[19]  <b>RCC</b>    //    Reset and clock control interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40023800"><details ontoggle="ElemCh('per_40023800');"><summary>0x40023800<b style="margin: 20px;">EXTEN</b>//  Extend configuration</summary>
<ul>
<li class="content" name="reg_40023800"><details ontoggle="ElemCh('reg_40023800');"><summary>0x40023800<b style="margin: 20px;">EXTEN_CTLR0</b>//   Configure the extended control register 0</summary>
<ul>
<li class="content" name="fld_40023800.6" onclick="ElemClick('fld_40023800.6');">
[6]<b style="margin: 20px;">LKUPEN</b> (def=0x1)    //    LOCKUP_Enable
</li>
<li class="content" name="fld_40023800.7" onclick="ElemClick('fld_40023800.7');">
[7]<b style="margin: 20px;">LKUPRST</b> (def=0x0)    //    LOCKUP RESET
</li>
<li class="content" name="fld_40023800.15" onclick="ElemClick('fld_40023800.15');">
[15]<b style="margin: 20px;">WR_LOCK</b> (def=0x1)    //    Control register 0 and register 1 for configuration locking
</li>
<li class="content" name="fld_40023800.16" onclick="ElemClick('fld_40023800.16');">
[16]<b style="margin: 20px;">USBPD0_CC_REF</b> (def=0x1)    //    USBPD0 CC pin analog reference enable
</li>
<li class="content" name="fld_40023800.17" onclick="ElemClick('fld_40023800.17');">
[17]<b style="margin: 20px;">USBPD1_CC_REF</b> (def=0x1)    //    USBPD1 CC pin analog reference enable
</li>
<li class="content" name="fld_40023800.18" onclick="ElemClick('fld_40023800.18');">
[18]<b style="margin: 20px;">USBPD0_CC_HVT</b> (def=0x0)    //    USBPD0 CC pin high threshold input mode enabled
</li>
<li class="content" name="fld_40023800.19" onclick="ElemClick('fld_40023800.19');">
[19]<b style="margin: 20px;">USBPD1_CC_HVT</b> (def=0x0)    //    USBPD1 CC pin high threshold input mode enabled
</li>
<li class="content" name="fld_40023800.20" onclick="ElemClick('fld_40023800.20');">
[20:21]<b style="margin: 20px;">USBPD0_LVE_T</b> (def=0x2)    //    CC pin of USBPD0 1.12V output Tr,Tf difference adjustment
</li>
<li class="content" name="fld_40023800.22" onclick="ElemClick('fld_40023800.22');">
[22:23]<b style="margin: 20px;">USBPD1_LVE_T</b> (def=0x2)    //    CC pin of USBPD1 1.12V output Tr,Tf difference adjustment
</li>
<li class="content" name="fld_40023800.24" onclick="ElemClick('fld_40023800.24');">
[24]<b style="margin: 20px;">ISRC1_EN</b> (def=0x0)    //    Source current 1 enable
</li>
<li class="content" name="fld_40023800.25" onclick="ElemClick('fld_40023800.25');">
[25]<b style="margin: 20px;">ISRC1_SEL</b> (def=0x0)    //    Source current 1 selection
</li>
<li class="content" name="fld_40023800.26" onclick="ElemClick('fld_40023800.26');">
[26]<b style="margin: 20px;">ISRC2_EN</b> (def=0x0)    //    Source current 2 enable
</li>
<li class="content" name="fld_40023800.27" onclick="ElemClick('fld_40023800.27');">
[27]<b style="margin: 20px;">ISRC2_SEL</b> (def=0x0)    //    Source current 2 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40023804"><details ontoggle="ElemCh('reg_40023804');"><summary>0x40023804<b style="margin: 20px;">EXTEN_KEYR</b>//   Configure unlock register </summary>
<ul>
<li class="content" name="fld_40023804.0" onclick="ElemClick('fld_40023804.0');">
[0]<b style="margin: 20px;">KEYR</b> (def=0x0)    //    Control register 0 and register 1 for configuration unlocking
</li>
</ul>
</details></li>
<li class="content" name="reg_40023808"><details ontoggle="ElemCh('reg_40023808');"><summary>0x40023808<b style="margin: 20px;">EXTEN_CTLR1</b>//   Configure the extended control register 1</summary>
<ul>
<li class="content" name="fld_40023808.0" onclick="ElemClick('fld_40023808.0');">
[0]<b style="margin: 20px;">UDP_BUFOE</b> (def=0x0)    //    UDP pin DAC_BUF output enable
</li>
<li class="content" name="fld_40023808.1" onclick="ElemClick('fld_40023808.1');">
[1:2]<b style="margin: 20px;">UDP_PCS</b> (def=0x0)    //    Select pull-up current or pull-down current built into the UDP pin
</li>
<li class="content" name="fld_40023808.3" onclick="ElemClick('fld_40023808.3');">
[3]<b style="margin: 20px;">UDP_PUE</b> (def=0x0)    //    UPD port DAC and programmable pull-down and pull-up mode selection
</li>
<li class="content" name="fld_40023808.4" onclick="ElemClick('fld_40023808.4');">
[4]<b style="margin: 20px;">UDP_PDE</b> (def=0x0)    //    UPD port DAC and programmable pull-down and pull-up mode selection
</li>
<li class="content" name="fld_40023808.5" onclick="ElemClick('fld_40023808.5');">
[5:10]<b style="margin: 20px;">UDP_DAC</b> (def=0x0)    //    UPD port DAC data/programmable pull-down resistor and pull-up resistor data
</li>
<li class="content" name="fld_40023808.11" onclick="ElemClick('fld_40023808.11');">
[11]<b style="margin: 20px;">UDP_AE</b> (def=0x0)    //    Enable of the UDP pin buffer/comparator DAC_BUF
</li>
<li class="content" name="fld_40023808.12" onclick="ElemClick('fld_40023808.12');">
[12]<b style="margin: 20px;">UDP_AI</b> (def=0x0)    //    Output of the UDP pin comparator DAC_BUF
</li>
<li class="content" name="fld_40023808.13" onclick="ElemClick('fld_40023808.13');">
[13]<b style="margin: 20px;">UDP_RAT</b> (def=0x0)    //    UDP pin speed selection
</li>
<li class="content" name="fld_40023808.14" onclick="ElemClick('fld_40023808.14');">
[14]<b style="margin: 20px;">UDP_IE</b> (def=0x0)    //    UDP pin is input enabled when acting as a GPIO
</li>
<li class="content" name="fld_40023808.16" onclick="ElemClick('fld_40023808.16');">
[16]<b style="margin: 20px;">UDM_BUFOE</b> (def=0x0)    //    UDM pin DAC_BUF output enable
</li>
<li class="content" name="fld_40023808.17" onclick="ElemClick('fld_40023808.17');">
[17:18]<b style="margin: 20px;">UDM_PCS</b> (def=0x0)    //    Select pull-up current or pull-down current built into the UDM pin
</li>
<li class="content" name="fld_40023808.19" onclick="ElemClick('fld_40023808.19');">
[19]<b style="margin: 20px;">UDM_PUE</b> (def=0x0)    //    UPM port DAC and programmable pull-down and pull-up mode selection
</li>
<li class="content" name="fld_40023808.20" onclick="ElemClick('fld_40023808.20');">
[20]<b style="margin: 20px;">UDM_PDE</b> (def=0x0)    //    UPM port DAC and programmable pull-down and pull-up mode selection
</li>
<li class="content" name="fld_40023808.21" onclick="ElemClick('fld_40023808.21');">
[21:26]<b style="margin: 20px;">UDM_DAC</b> (def=0x0)    //    UPM port DAC data/programmable pull-down resistor and pull-up resistor data
</li>
<li class="content" name="fld_40023808.27" onclick="ElemClick('fld_40023808.27');">
[27]<b style="margin: 20px;">UDM_AE</b> (def=0x0)    //    Enable of the UDM pin buffer/comparator DAC_BUF
</li>
<li class="content" name="fld_40023808.28" onclick="ElemClick('fld_40023808.28');">
[28]<b style="margin: 20px;">UDM_AI</b> (def=0x0)    //    Output of the UDM pin comparator DAC_BUF
</li>
<li class="content" name="fld_40023808.29" onclick="ElemClick('fld_40023808.29');">
[29]<b style="margin: 20px;">UDM_RAT</b> (def=0x0)    //    UDM pin speed selection
</li>
<li class="content" name="fld_40023808.30" onclick="ElemClick('fld_40023808.30');">
[30]<b style="margin: 20px;">UDM_IE</b> (def=0x0)    //    UDM pin is input enabled when acting as a GPIO
</li>
<li class="content" name="fld_40023808.31" onclick="ElemClick('fld_40023808.31');">
[31]<b style="margin: 20px;">UDU_SHRT</b> (def=0x0)    //    UDP pin and UDM pin are shorted to enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002380C"><details ontoggle="ElemCh('reg_4002380C');"><summary>0x4002380C<b style="margin: 20px;">ISINK1_CFGR</b>//   ISINK1 configuration register</summary>
<ul>
<li class="content" name="fld_4002380C.0" onclick="ElemClick('fld_4002380C.0');">
[0:5]<b style="margin: 20px;">ISINK1_ADJ</b> (def=0x0)    //    Sink current 1 calibration value
</li>
<li class="content" name="fld_4002380C.6" onclick="ElemClick('fld_4002380C.6');">
[6:15]<b style="margin: 20px;">ISINK1_DAT</b> (def=0x0)    //    Sink current 1 programmable data bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4002380E"><details ontoggle="ElemCh('reg_4002380E');"><summary>0x4002380E<b style="margin: 20px;">ISINK2_CFGR</b>//   ISINK2 configuration register</summary>
<ul>
<li class="content" name="fld_4002380E.0" onclick="ElemClick('fld_4002380E.0');">
[0:5]<b style="margin: 20px;">ISINK2_ADJ</b> (def=0x0)    //    Sink current 2 calibration value
</li>
<li class="content" name="fld_4002380E.6" onclick="ElemClick('fld_4002380E.6');">
[6:15]<b style="margin: 20px;">ISINK2_DAT</b> (def=0x0)    //    Sink current 2 programmable data bit
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40010800"><details ontoggle="ElemCh('per_40010800');"><summary>0x40010800<b style="margin: 20px;">GPIOA</b>// General purpose I/O</summary>
<ul>
<li class="content" name="reg_40010800"><details ontoggle="ElemCh('reg_40010800');"><summary>0x40010800<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content" name="fld_40010800.0" onclick="ElemClick('fld_40010800.0');">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content" name="fld_40010800.2" onclick="ElemClick('fld_40010800.2');">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content" name="fld_40010800.4" onclick="ElemClick('fld_40010800.4');">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content" name="fld_40010800.6" onclick="ElemClick('fld_40010800.6');">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content" name="fld_40010800.8" onclick="ElemClick('fld_40010800.8');">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content" name="fld_40010800.10" onclick="ElemClick('fld_40010800.10');">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content" name="fld_40010800.12" onclick="ElemClick('fld_40010800.12');">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content" name="fld_40010800.14" onclick="ElemClick('fld_40010800.14');">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content" name="fld_40010800.16" onclick="ElemClick('fld_40010800.16');">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content" name="fld_40010800.18" onclick="ElemClick('fld_40010800.18');">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content" name="fld_40010800.20" onclick="ElemClick('fld_40010800.20');">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content" name="fld_40010800.22" onclick="ElemClick('fld_40010800.22');">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content" name="fld_40010800.24" onclick="ElemClick('fld_40010800.24');">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content" name="fld_40010800.26" onclick="ElemClick('fld_40010800.26');">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content" name="fld_40010800.28" onclick="ElemClick('fld_40010800.28');">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content" name="fld_40010800.30" onclick="ElemClick('fld_40010800.30');">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40010804"><details ontoggle="ElemCh('reg_40010804');"><summary>0x40010804<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content" name="fld_40010804.0" onclick="ElemClick('fld_40010804.0');">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content" name="fld_40010804.2" onclick="ElemClick('fld_40010804.2');">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content" name="fld_40010804.4" onclick="ElemClick('fld_40010804.4');">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content" name="fld_40010804.6" onclick="ElemClick('fld_40010804.6');">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9configuration bits
</li>
<li class="content" name="fld_40010804.8" onclick="ElemClick('fld_40010804.8');">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content" name="fld_40010804.10" onclick="ElemClick('fld_40010804.10');">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content" name="fld_40010804.12" onclick="ElemClick('fld_40010804.12');">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content" name="fld_40010804.14" onclick="ElemClick('fld_40010804.14');">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content" name="fld_40010804.16" onclick="ElemClick('fld_40010804.16');">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content" name="fld_40010804.18" onclick="ElemClick('fld_40010804.18');">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content" name="fld_40010804.20" onclick="ElemClick('fld_40010804.20');">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content" name="fld_40010804.22" onclick="ElemClick('fld_40010804.22');">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content" name="fld_40010804.24" onclick="ElemClick('fld_40010804.24');">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content" name="fld_40010804.26" onclick="ElemClick('fld_40010804.26');">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content" name="fld_40010804.28" onclick="ElemClick('fld_40010804.28');">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content" name="fld_40010804.30" onclick="ElemClick('fld_40010804.30');">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40010808"><details ontoggle="ElemCh('reg_40010808');"><summary>0x40010808<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content" name="fld_40010808.0" onclick="ElemClick('fld_40010808.0');">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.1" onclick="ElemClick('fld_40010808.1');">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.2" onclick="ElemClick('fld_40010808.2');">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.3" onclick="ElemClick('fld_40010808.3');">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.4" onclick="ElemClick('fld_40010808.4');">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.5" onclick="ElemClick('fld_40010808.5');">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.6" onclick="ElemClick('fld_40010808.6');">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.7" onclick="ElemClick('fld_40010808.7');">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.8" onclick="ElemClick('fld_40010808.8');">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.9" onclick="ElemClick('fld_40010808.9');">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.10" onclick="ElemClick('fld_40010808.10');">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.11" onclick="ElemClick('fld_40010808.11');">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.12" onclick="ElemClick('fld_40010808.12');">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.13" onclick="ElemClick('fld_40010808.13');">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.14" onclick="ElemClick('fld_40010808.14');">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.15" onclick="ElemClick('fld_40010808.15');">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001080C"><details ontoggle="ElemCh('reg_4001080C');"><summary>0x4001080C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content" name="fld_4001080C.0" onclick="ElemClick('fld_4001080C.0');">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.1" onclick="ElemClick('fld_4001080C.1');">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.2" onclick="ElemClick('fld_4001080C.2');">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.3" onclick="ElemClick('fld_4001080C.3');">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.4" onclick="ElemClick('fld_4001080C.4');">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.5" onclick="ElemClick('fld_4001080C.5');">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.6" onclick="ElemClick('fld_4001080C.6');">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.7" onclick="ElemClick('fld_4001080C.7');">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.8" onclick="ElemClick('fld_4001080C.8');">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.9" onclick="ElemClick('fld_4001080C.9');">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.10" onclick="ElemClick('fld_4001080C.10');">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.11" onclick="ElemClick('fld_4001080C.11');">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.12" onclick="ElemClick('fld_4001080C.12');">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.13" onclick="ElemClick('fld_4001080C.13');">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.14" onclick="ElemClick('fld_4001080C.14');">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.15" onclick="ElemClick('fld_4001080C.15');">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content" name="reg_40010810"><details ontoggle="ElemCh('reg_40010810');"><summary>0x40010810<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content" name="fld_40010810.0" onclick="ElemClick('fld_40010810.0');">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content" name="fld_40010810.1" onclick="ElemClick('fld_40010810.1');">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40010810.2" onclick="ElemClick('fld_40010810.2');">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40010810.3" onclick="ElemClick('fld_40010810.3');">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content" name="fld_40010810.4" onclick="ElemClick('fld_40010810.4');">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content" name="fld_40010810.5" onclick="ElemClick('fld_40010810.5');">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content" name="fld_40010810.6" onclick="ElemClick('fld_40010810.6');">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content" name="fld_40010810.7" onclick="ElemClick('fld_40010810.7');">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content" name="fld_40010810.8" onclick="ElemClick('fld_40010810.8');">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content" name="fld_40010810.9" onclick="ElemClick('fld_40010810.9');">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content" name="fld_40010810.10" onclick="ElemClick('fld_40010810.10');">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content" name="fld_40010810.11" onclick="ElemClick('fld_40010810.11');">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content" name="fld_40010810.12" onclick="ElemClick('fld_40010810.12');">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content" name="fld_40010810.13" onclick="ElemClick('fld_40010810.13');">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content" name="fld_40010810.14" onclick="ElemClick('fld_40010810.14');">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content" name="fld_40010810.15" onclick="ElemClick('fld_40010810.15');">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content" name="fld_40010810.16" onclick="ElemClick('fld_40010810.16');">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40010810.17" onclick="ElemClick('fld_40010810.17');">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010810.18" onclick="ElemClick('fld_40010810.18');">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content" name="fld_40010810.19" onclick="ElemClick('fld_40010810.19');">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40010810.20" onclick="ElemClick('fld_40010810.20');">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40010810.21" onclick="ElemClick('fld_40010810.21');">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40010810.22" onclick="ElemClick('fld_40010810.22');">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40010810.23" onclick="ElemClick('fld_40010810.23');">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40010810.24" onclick="ElemClick('fld_40010810.24');">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40010810.25" onclick="ElemClick('fld_40010810.25');">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40010810.26" onclick="ElemClick('fld_40010810.26');">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40010810.27" onclick="ElemClick('fld_40010810.27');">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40010810.28" onclick="ElemClick('fld_40010810.28');">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40010810.29" onclick="ElemClick('fld_40010810.29');">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40010810.30" onclick="ElemClick('fld_40010810.30');">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40010810.31" onclick="ElemClick('fld_40010810.31');">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40010814"><details ontoggle="ElemCh('reg_40010814');"><summary>0x40010814<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content" name="fld_40010814.0" onclick="ElemClick('fld_40010814.0');">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40010814.1" onclick="ElemClick('fld_40010814.1');">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010814.2" onclick="ElemClick('fld_40010814.2');">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010814.3" onclick="ElemClick('fld_40010814.3');">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40010814.4" onclick="ElemClick('fld_40010814.4');">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40010814.5" onclick="ElemClick('fld_40010814.5');">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40010814.6" onclick="ElemClick('fld_40010814.6');">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40010814.7" onclick="ElemClick('fld_40010814.7');">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40010814.8" onclick="ElemClick('fld_40010814.8');">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40010814.9" onclick="ElemClick('fld_40010814.9');">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40010814.10" onclick="ElemClick('fld_40010814.10');">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40010814.11" onclick="ElemClick('fld_40010814.11');">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40010814.12" onclick="ElemClick('fld_40010814.12');">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40010814.13" onclick="ElemClick('fld_40010814.13');">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40010814.14" onclick="ElemClick('fld_40010814.14');">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40010814.15" onclick="ElemClick('fld_40010814.15');">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40010818"><details ontoggle="ElemCh('reg_40010818');"><summary>0x40010818<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content" name="fld_40010818.0" onclick="ElemClick('fld_40010818.0');">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content" name="fld_40010818.1" onclick="ElemClick('fld_40010818.1');">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content" name="fld_40010818.2" onclick="ElemClick('fld_40010818.2');">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content" name="fld_40010818.3" onclick="ElemClick('fld_40010818.3');">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content" name="fld_40010818.4" onclick="ElemClick('fld_40010818.4');">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content" name="fld_40010818.5" onclick="ElemClick('fld_40010818.5');">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content" name="fld_40010818.6" onclick="ElemClick('fld_40010818.6');">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content" name="fld_40010818.7" onclick="ElemClick('fld_40010818.7');">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content" name="fld_40010818.8" onclick="ElemClick('fld_40010818.8');">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content" name="fld_40010818.9" onclick="ElemClick('fld_40010818.9');">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content" name="fld_40010818.10" onclick="ElemClick('fld_40010818.10');">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content" name="fld_40010818.11" onclick="ElemClick('fld_40010818.11');">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content" name="fld_40010818.12" onclick="ElemClick('fld_40010818.12');">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content" name="fld_40010818.13" onclick="ElemClick('fld_40010818.13');">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content" name="fld_40010818.14" onclick="ElemClick('fld_40010818.14');">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content" name="fld_40010818.15" onclick="ElemClick('fld_40010818.15');">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content" name="fld_40010818.16" onclick="ElemClick('fld_40010818.16');">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40010C00"><details ontoggle="ElemCh('per_40010C00');"><summary>0x40010C00<b style="margin: 20px;">GPIOB</b>// </summary>
<ul>
<li class="content" name="reg_40010C00"><details ontoggle="ElemCh('reg_40010C00');"><summary>0x40010C00<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content" name="fld_40010C00.0" onclick="ElemClick('fld_40010C00.0');">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content" name="fld_40010C00.2" onclick="ElemClick('fld_40010C00.2');">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content" name="fld_40010C00.4" onclick="ElemClick('fld_40010C00.4');">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content" name="fld_40010C00.6" onclick="ElemClick('fld_40010C00.6');">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content" name="fld_40010C00.8" onclick="ElemClick('fld_40010C00.8');">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content" name="fld_40010C00.10" onclick="ElemClick('fld_40010C00.10');">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content" name="fld_40010C00.12" onclick="ElemClick('fld_40010C00.12');">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content" name="fld_40010C00.14" onclick="ElemClick('fld_40010C00.14');">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content" name="fld_40010C00.16" onclick="ElemClick('fld_40010C00.16');">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content" name="fld_40010C00.18" onclick="ElemClick('fld_40010C00.18');">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content" name="fld_40010C00.20" onclick="ElemClick('fld_40010C00.20');">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content" name="fld_40010C00.22" onclick="ElemClick('fld_40010C00.22');">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content" name="fld_40010C00.24" onclick="ElemClick('fld_40010C00.24');">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content" name="fld_40010C00.26" onclick="ElemClick('fld_40010C00.26');">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content" name="fld_40010C00.28" onclick="ElemClick('fld_40010C00.28');">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content" name="fld_40010C00.30" onclick="ElemClick('fld_40010C00.30');">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C04"><details ontoggle="ElemCh('reg_40010C04');"><summary>0x40010C04<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content" name="fld_40010C04.0" onclick="ElemClick('fld_40010C04.0');">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content" name="fld_40010C04.2" onclick="ElemClick('fld_40010C04.2');">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content" name="fld_40010C04.4" onclick="ElemClick('fld_40010C04.4');">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content" name="fld_40010C04.6" onclick="ElemClick('fld_40010C04.6');">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9configuration bits
</li>
<li class="content" name="fld_40010C04.8" onclick="ElemClick('fld_40010C04.8');">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content" name="fld_40010C04.10" onclick="ElemClick('fld_40010C04.10');">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content" name="fld_40010C04.12" onclick="ElemClick('fld_40010C04.12');">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content" name="fld_40010C04.14" onclick="ElemClick('fld_40010C04.14');">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content" name="fld_40010C04.16" onclick="ElemClick('fld_40010C04.16');">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content" name="fld_40010C04.18" onclick="ElemClick('fld_40010C04.18');">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content" name="fld_40010C04.20" onclick="ElemClick('fld_40010C04.20');">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content" name="fld_40010C04.22" onclick="ElemClick('fld_40010C04.22');">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content" name="fld_40010C04.24" onclick="ElemClick('fld_40010C04.24');">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content" name="fld_40010C04.26" onclick="ElemClick('fld_40010C04.26');">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content" name="fld_40010C04.28" onclick="ElemClick('fld_40010C04.28');">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content" name="fld_40010C04.30" onclick="ElemClick('fld_40010C04.30');">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C08"><details ontoggle="ElemCh('reg_40010C08');"><summary>0x40010C08<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content" name="fld_40010C08.0" onclick="ElemClick('fld_40010C08.0');">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.1" onclick="ElemClick('fld_40010C08.1');">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.2" onclick="ElemClick('fld_40010C08.2');">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.3" onclick="ElemClick('fld_40010C08.3');">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.4" onclick="ElemClick('fld_40010C08.4');">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.5" onclick="ElemClick('fld_40010C08.5');">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.6" onclick="ElemClick('fld_40010C08.6');">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.7" onclick="ElemClick('fld_40010C08.7');">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.8" onclick="ElemClick('fld_40010C08.8');">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.9" onclick="ElemClick('fld_40010C08.9');">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.10" onclick="ElemClick('fld_40010C08.10');">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.11" onclick="ElemClick('fld_40010C08.11');">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.12" onclick="ElemClick('fld_40010C08.12');">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.13" onclick="ElemClick('fld_40010C08.13');">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.14" onclick="ElemClick('fld_40010C08.14');">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.15" onclick="ElemClick('fld_40010C08.15');">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C0C"><details ontoggle="ElemCh('reg_40010C0C');"><summary>0x40010C0C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content" name="fld_40010C0C.0" onclick="ElemClick('fld_40010C0C.0');">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.1" onclick="ElemClick('fld_40010C0C.1');">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.2" onclick="ElemClick('fld_40010C0C.2');">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.3" onclick="ElemClick('fld_40010C0C.3');">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.4" onclick="ElemClick('fld_40010C0C.4');">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.5" onclick="ElemClick('fld_40010C0C.5');">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.6" onclick="ElemClick('fld_40010C0C.6');">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.7" onclick="ElemClick('fld_40010C0C.7');">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.8" onclick="ElemClick('fld_40010C0C.8');">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.9" onclick="ElemClick('fld_40010C0C.9');">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.10" onclick="ElemClick('fld_40010C0C.10');">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.11" onclick="ElemClick('fld_40010C0C.11');">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.12" onclick="ElemClick('fld_40010C0C.12');">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.13" onclick="ElemClick('fld_40010C0C.13');">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.14" onclick="ElemClick('fld_40010C0C.14');">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.15" onclick="ElemClick('fld_40010C0C.15');">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C10"><details ontoggle="ElemCh('reg_40010C10');"><summary>0x40010C10<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content" name="fld_40010C10.0" onclick="ElemClick('fld_40010C10.0');">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content" name="fld_40010C10.1" onclick="ElemClick('fld_40010C10.1');">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40010C10.2" onclick="ElemClick('fld_40010C10.2');">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40010C10.3" onclick="ElemClick('fld_40010C10.3');">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content" name="fld_40010C10.4" onclick="ElemClick('fld_40010C10.4');">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content" name="fld_40010C10.5" onclick="ElemClick('fld_40010C10.5');">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content" name="fld_40010C10.6" onclick="ElemClick('fld_40010C10.6');">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content" name="fld_40010C10.7" onclick="ElemClick('fld_40010C10.7');">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content" name="fld_40010C10.8" onclick="ElemClick('fld_40010C10.8');">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content" name="fld_40010C10.9" onclick="ElemClick('fld_40010C10.9');">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content" name="fld_40010C10.10" onclick="ElemClick('fld_40010C10.10');">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content" name="fld_40010C10.11" onclick="ElemClick('fld_40010C10.11');">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content" name="fld_40010C10.12" onclick="ElemClick('fld_40010C10.12');">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content" name="fld_40010C10.13" onclick="ElemClick('fld_40010C10.13');">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content" name="fld_40010C10.14" onclick="ElemClick('fld_40010C10.14');">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content" name="fld_40010C10.15" onclick="ElemClick('fld_40010C10.15');">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content" name="fld_40010C10.16" onclick="ElemClick('fld_40010C10.16');">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40010C10.17" onclick="ElemClick('fld_40010C10.17');">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010C10.18" onclick="ElemClick('fld_40010C10.18');">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content" name="fld_40010C10.19" onclick="ElemClick('fld_40010C10.19');">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40010C10.20" onclick="ElemClick('fld_40010C10.20');">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40010C10.21" onclick="ElemClick('fld_40010C10.21');">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40010C10.22" onclick="ElemClick('fld_40010C10.22');">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40010C10.23" onclick="ElemClick('fld_40010C10.23');">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40010C10.24" onclick="ElemClick('fld_40010C10.24');">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40010C10.25" onclick="ElemClick('fld_40010C10.25');">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40010C10.26" onclick="ElemClick('fld_40010C10.26');">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40010C10.27" onclick="ElemClick('fld_40010C10.27');">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40010C10.28" onclick="ElemClick('fld_40010C10.28');">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40010C10.29" onclick="ElemClick('fld_40010C10.29');">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40010C10.30" onclick="ElemClick('fld_40010C10.30');">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40010C10.31" onclick="ElemClick('fld_40010C10.31');">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C14"><details ontoggle="ElemCh('reg_40010C14');"><summary>0x40010C14<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content" name="fld_40010C14.0" onclick="ElemClick('fld_40010C14.0');">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40010C14.1" onclick="ElemClick('fld_40010C14.1');">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010C14.2" onclick="ElemClick('fld_40010C14.2');">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010C14.3" onclick="ElemClick('fld_40010C14.3');">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40010C14.4" onclick="ElemClick('fld_40010C14.4');">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40010C14.5" onclick="ElemClick('fld_40010C14.5');">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40010C14.6" onclick="ElemClick('fld_40010C14.6');">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40010C14.7" onclick="ElemClick('fld_40010C14.7');">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40010C14.8" onclick="ElemClick('fld_40010C14.8');">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40010C14.9" onclick="ElemClick('fld_40010C14.9');">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40010C14.10" onclick="ElemClick('fld_40010C14.10');">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40010C14.11" onclick="ElemClick('fld_40010C14.11');">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40010C14.12" onclick="ElemClick('fld_40010C14.12');">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40010C14.13" onclick="ElemClick('fld_40010C14.13');">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40010C14.14" onclick="ElemClick('fld_40010C14.14');">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40010C14.15" onclick="ElemClick('fld_40010C14.15');">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C18"><details ontoggle="ElemCh('reg_40010C18');"><summary>0x40010C18<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content" name="fld_40010C18.0" onclick="ElemClick('fld_40010C18.0');">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content" name="fld_40010C18.1" onclick="ElemClick('fld_40010C18.1');">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content" name="fld_40010C18.2" onclick="ElemClick('fld_40010C18.2');">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content" name="fld_40010C18.3" onclick="ElemClick('fld_40010C18.3');">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content" name="fld_40010C18.4" onclick="ElemClick('fld_40010C18.4');">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content" name="fld_40010C18.5" onclick="ElemClick('fld_40010C18.5');">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content" name="fld_40010C18.6" onclick="ElemClick('fld_40010C18.6');">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content" name="fld_40010C18.7" onclick="ElemClick('fld_40010C18.7');">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content" name="fld_40010C18.8" onclick="ElemClick('fld_40010C18.8');">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content" name="fld_40010C18.9" onclick="ElemClick('fld_40010C18.9');">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content" name="fld_40010C18.10" onclick="ElemClick('fld_40010C18.10');">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content" name="fld_40010C18.11" onclick="ElemClick('fld_40010C18.11');">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content" name="fld_40010C18.12" onclick="ElemClick('fld_40010C18.12');">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content" name="fld_40010C18.13" onclick="ElemClick('fld_40010C18.13');">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content" name="fld_40010C18.14" onclick="ElemClick('fld_40010C18.14');">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content" name="fld_40010C18.15" onclick="ElemClick('fld_40010C18.15');">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content" name="fld_40010C18.16" onclick="ElemClick('fld_40010C18.16');">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40011000"><details ontoggle="ElemCh('per_40011000');"><summary>0x40011000<b style="margin: 20px;">GPIOC</b>// </summary>
<ul>
<li class="content" name="reg_40011000"><details ontoggle="ElemCh('reg_40011000');"><summary>0x40011000<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content" name="fld_40011000.0" onclick="ElemClick('fld_40011000.0');">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content" name="fld_40011000.2" onclick="ElemClick('fld_40011000.2');">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content" name="fld_40011000.4" onclick="ElemClick('fld_40011000.4');">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content" name="fld_40011000.6" onclick="ElemClick('fld_40011000.6');">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content" name="fld_40011000.8" onclick="ElemClick('fld_40011000.8');">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content" name="fld_40011000.10" onclick="ElemClick('fld_40011000.10');">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content" name="fld_40011000.12" onclick="ElemClick('fld_40011000.12');">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content" name="fld_40011000.14" onclick="ElemClick('fld_40011000.14');">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content" name="fld_40011000.16" onclick="ElemClick('fld_40011000.16');">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content" name="fld_40011000.18" onclick="ElemClick('fld_40011000.18');">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content" name="fld_40011000.20" onclick="ElemClick('fld_40011000.20');">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content" name="fld_40011000.22" onclick="ElemClick('fld_40011000.22');">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content" name="fld_40011000.24" onclick="ElemClick('fld_40011000.24');">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content" name="fld_40011000.26" onclick="ElemClick('fld_40011000.26');">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content" name="fld_40011000.28" onclick="ElemClick('fld_40011000.28');">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content" name="fld_40011000.30" onclick="ElemClick('fld_40011000.30');">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40011004"><details ontoggle="ElemCh('reg_40011004');"><summary>0x40011004<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content" name="fld_40011004.0" onclick="ElemClick('fld_40011004.0');">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content" name="fld_40011004.2" onclick="ElemClick('fld_40011004.2');">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content" name="fld_40011004.4" onclick="ElemClick('fld_40011004.4');">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content" name="fld_40011004.6" onclick="ElemClick('fld_40011004.6');">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9configuration bits
</li>
<li class="content" name="fld_40011004.8" onclick="ElemClick('fld_40011004.8');">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content" name="fld_40011004.10" onclick="ElemClick('fld_40011004.10');">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content" name="fld_40011004.12" onclick="ElemClick('fld_40011004.12');">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content" name="fld_40011004.14" onclick="ElemClick('fld_40011004.14');">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content" name="fld_40011004.16" onclick="ElemClick('fld_40011004.16');">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content" name="fld_40011004.18" onclick="ElemClick('fld_40011004.18');">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content" name="fld_40011004.20" onclick="ElemClick('fld_40011004.20');">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content" name="fld_40011004.22" onclick="ElemClick('fld_40011004.22');">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content" name="fld_40011004.24" onclick="ElemClick('fld_40011004.24');">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content" name="fld_40011004.26" onclick="ElemClick('fld_40011004.26');">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content" name="fld_40011004.28" onclick="ElemClick('fld_40011004.28');">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content" name="fld_40011004.30" onclick="ElemClick('fld_40011004.30');">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40011008"><details ontoggle="ElemCh('reg_40011008');"><summary>0x40011008<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content" name="fld_40011008.0" onclick="ElemClick('fld_40011008.0');">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.1" onclick="ElemClick('fld_40011008.1');">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.2" onclick="ElemClick('fld_40011008.2');">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.3" onclick="ElemClick('fld_40011008.3');">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.4" onclick="ElemClick('fld_40011008.4');">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.5" onclick="ElemClick('fld_40011008.5');">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.6" onclick="ElemClick('fld_40011008.6');">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.7" onclick="ElemClick('fld_40011008.7');">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.8" onclick="ElemClick('fld_40011008.8');">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.9" onclick="ElemClick('fld_40011008.9');">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.10" onclick="ElemClick('fld_40011008.10');">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.11" onclick="ElemClick('fld_40011008.11');">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.12" onclick="ElemClick('fld_40011008.12');">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.13" onclick="ElemClick('fld_40011008.13');">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.14" onclick="ElemClick('fld_40011008.14');">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.15" onclick="ElemClick('fld_40011008.15');">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001100C"><details ontoggle="ElemCh('reg_4001100C');"><summary>0x4001100C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content" name="fld_4001100C.0" onclick="ElemClick('fld_4001100C.0');">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.1" onclick="ElemClick('fld_4001100C.1');">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.2" onclick="ElemClick('fld_4001100C.2');">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.3" onclick="ElemClick('fld_4001100C.3');">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.4" onclick="ElemClick('fld_4001100C.4');">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.5" onclick="ElemClick('fld_4001100C.5');">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.6" onclick="ElemClick('fld_4001100C.6');">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.7" onclick="ElemClick('fld_4001100C.7');">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.8" onclick="ElemClick('fld_4001100C.8');">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.9" onclick="ElemClick('fld_4001100C.9');">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.10" onclick="ElemClick('fld_4001100C.10');">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.11" onclick="ElemClick('fld_4001100C.11');">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.12" onclick="ElemClick('fld_4001100C.12');">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.13" onclick="ElemClick('fld_4001100C.13');">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.14" onclick="ElemClick('fld_4001100C.14');">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.15" onclick="ElemClick('fld_4001100C.15');">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content" name="reg_40011010"><details ontoggle="ElemCh('reg_40011010');"><summary>0x40011010<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content" name="fld_40011010.0" onclick="ElemClick('fld_40011010.0');">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content" name="fld_40011010.1" onclick="ElemClick('fld_40011010.1');">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40011010.2" onclick="ElemClick('fld_40011010.2');">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40011010.3" onclick="ElemClick('fld_40011010.3');">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content" name="fld_40011010.4" onclick="ElemClick('fld_40011010.4');">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content" name="fld_40011010.5" onclick="ElemClick('fld_40011010.5');">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content" name="fld_40011010.6" onclick="ElemClick('fld_40011010.6');">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content" name="fld_40011010.7" onclick="ElemClick('fld_40011010.7');">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content" name="fld_40011010.8" onclick="ElemClick('fld_40011010.8');">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content" name="fld_40011010.9" onclick="ElemClick('fld_40011010.9');">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content" name="fld_40011010.10" onclick="ElemClick('fld_40011010.10');">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content" name="fld_40011010.11" onclick="ElemClick('fld_40011010.11');">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content" name="fld_40011010.12" onclick="ElemClick('fld_40011010.12');">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content" name="fld_40011010.13" onclick="ElemClick('fld_40011010.13');">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content" name="fld_40011010.14" onclick="ElemClick('fld_40011010.14');">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content" name="fld_40011010.15" onclick="ElemClick('fld_40011010.15');">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content" name="fld_40011010.16" onclick="ElemClick('fld_40011010.16');">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40011010.17" onclick="ElemClick('fld_40011010.17');">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011010.18" onclick="ElemClick('fld_40011010.18');">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content" name="fld_40011010.19" onclick="ElemClick('fld_40011010.19');">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40011010.20" onclick="ElemClick('fld_40011010.20');">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40011010.21" onclick="ElemClick('fld_40011010.21');">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40011010.22" onclick="ElemClick('fld_40011010.22');">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40011010.23" onclick="ElemClick('fld_40011010.23');">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40011010.24" onclick="ElemClick('fld_40011010.24');">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40011010.25" onclick="ElemClick('fld_40011010.25');">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40011010.26" onclick="ElemClick('fld_40011010.26');">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40011010.27" onclick="ElemClick('fld_40011010.27');">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40011010.28" onclick="ElemClick('fld_40011010.28');">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40011010.29" onclick="ElemClick('fld_40011010.29');">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40011010.30" onclick="ElemClick('fld_40011010.30');">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40011010.31" onclick="ElemClick('fld_40011010.31');">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40011014"><details ontoggle="ElemCh('reg_40011014');"><summary>0x40011014<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content" name="fld_40011014.0" onclick="ElemClick('fld_40011014.0');">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40011014.1" onclick="ElemClick('fld_40011014.1');">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011014.2" onclick="ElemClick('fld_40011014.2');">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011014.3" onclick="ElemClick('fld_40011014.3');">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40011014.4" onclick="ElemClick('fld_40011014.4');">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40011014.5" onclick="ElemClick('fld_40011014.5');">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40011014.6" onclick="ElemClick('fld_40011014.6');">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40011014.7" onclick="ElemClick('fld_40011014.7');">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40011014.8" onclick="ElemClick('fld_40011014.8');">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40011014.9" onclick="ElemClick('fld_40011014.9');">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40011014.10" onclick="ElemClick('fld_40011014.10');">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40011014.11" onclick="ElemClick('fld_40011014.11');">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40011014.12" onclick="ElemClick('fld_40011014.12');">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40011014.13" onclick="ElemClick('fld_40011014.13');">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40011014.14" onclick="ElemClick('fld_40011014.14');">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40011014.15" onclick="ElemClick('fld_40011014.15');">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40011018"><details ontoggle="ElemCh('reg_40011018');"><summary>0x40011018<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content" name="fld_40011018.0" onclick="ElemClick('fld_40011018.0');">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content" name="fld_40011018.1" onclick="ElemClick('fld_40011018.1');">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content" name="fld_40011018.2" onclick="ElemClick('fld_40011018.2');">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content" name="fld_40011018.3" onclick="ElemClick('fld_40011018.3');">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content" name="fld_40011018.4" onclick="ElemClick('fld_40011018.4');">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content" name="fld_40011018.5" onclick="ElemClick('fld_40011018.5');">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content" name="fld_40011018.6" onclick="ElemClick('fld_40011018.6');">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content" name="fld_40011018.7" onclick="ElemClick('fld_40011018.7');">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content" name="fld_40011018.8" onclick="ElemClick('fld_40011018.8');">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content" name="fld_40011018.9" onclick="ElemClick('fld_40011018.9');">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content" name="fld_40011018.10" onclick="ElemClick('fld_40011018.10');">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content" name="fld_40011018.11" onclick="ElemClick('fld_40011018.11');">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content" name="fld_40011018.12" onclick="ElemClick('fld_40011018.12');">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content" name="fld_40011018.13" onclick="ElemClick('fld_40011018.13');">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content" name="fld_40011018.14" onclick="ElemClick('fld_40011018.14');">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content" name="fld_40011018.15" onclick="ElemClick('fld_40011018.15');">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content" name="fld_40011018.16" onclick="ElemClick('fld_40011018.16');">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40010000"><details ontoggle="ElemCh('per_40010000');"><summary>0x40010000<b style="margin: 20px;">AFIO</b>// Alternate function I/O</summary>
<ul>
<li class="content" name="reg_40010004"><details ontoggle="ElemCh('reg_40010004');"><summary>0x40010004<b style="margin: 20px;">PCFR1</b>//   AF remap and debug I/O configuration register (AFIO_PCFR1)</summary>
<ul>
<li class="content" name="fld_40010004.0" onclick="ElemClick('fld_40010004.0');">
[0:1]<b style="margin: 20px;">I2C1_RM</b> (def=0x0)    //    I2C1 remapping
</li>
<li class="content" name="fld_40010004.2" onclick="ElemClick('fld_40010004.2');">
[2:4]<b style="margin: 20px;">UART1_RM</b> (def=0x0)    //    UART1 remapping
</li>
<li class="content" name="fld_40010004.5" onclick="ElemClick('fld_40010004.5');">
[5:6]<b style="margin: 20px;">SPI1_RM</b> (def=0x0)    //    SPI1 remapping
</li>
<li class="content" name="fld_40010004.7" onclick="ElemClick('fld_40010004.7');">
[7:9]<b style="margin: 20px;">TIM1_RM</b> (def=0x0)    //    TIM1 remapping
</li>
<li class="content" name="fld_40010004.10" onclick="ElemClick('fld_40010004.10');">
[10:11]<b style="margin: 20px;">TIM2_RM</b> (def=0x0)    //    TIM2 remapping
</li>
<li class="content" name="fld_40010004.12" onclick="ElemClick('fld_40010004.12');">
[12:14]<b style="margin: 20px;">TIM3_RM</b> (def=0x0)    //    TIM3 remapping
</li>
<li class="content" name="fld_40010004.15" onclick="ElemClick('fld_40010004.15');">
[15]<b style="margin: 20px;">ADC_ETRGIN_RM</b> (def=0x0)    //    ADC External trigger injected conversion remapping
</li>
<li class="content" name="fld_40010004.16" onclick="ElemClick('fld_40010004.16');">
[16]<b style="margin: 20px;">PB5PB6_RM</b> (def=0x0)    //    PB5 and PB6 remapping
</li>
<li class="content" name="fld_40010004.17" onclick="ElemClick('fld_40010004.17');">
[17]<b style="margin: 20px;">HO_DIO_EN0</b> (def=0x0)    //    PB9 Vdd8 diode output is enabled
</li>
<li class="content" name="fld_40010004.18" onclick="ElemClick('fld_40010004.18');">
[18]<b style="margin: 20px;">HO_DIO_EN1</b> (def=0x0)    //    PB11 Vdd8 diode output is enabled
</li>
<li class="content" name="fld_40010004.19" onclick="ElemClick('fld_40010004.19');">
[19]<b style="margin: 20px;">HO_DIO_EN2</b> (def=0x0)    //    PB13 Vdd8 diode output is enabled
</li>
<li class="content" name="fld_40010004.20" onclick="ElemClick('fld_40010004.20');">
[20]<b style="margin: 20px;">HO_DIO_EN3</b> (def=0x0)    //    PB15 Vdd8 diode output is enabled
</li>
<li class="content" name="fld_40010004.24" onclick="ElemClick('fld_40010004.24');">
[24:26]<b style="margin: 20px;">SWCFG</b> (def=0x0)    //    Serial wire JTAG configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40010008"><details ontoggle="ElemCh('reg_40010008');"><summary>0x40010008<b style="margin: 20px;">EXTICR</b>//   External interrupt configuration register (AFIO_EXTICR)</summary>
<ul>
<li class="content" name="fld_40010008.0" onclick="ElemClick('fld_40010008.0');">
[0]<b style="margin: 20px;">EXTI0</b> (def=0x0)    //    EXTI0 configuration
</li>
<li class="content" name="fld_40010008.1" onclick="ElemClick('fld_40010008.1');">
[1]<b style="margin: 20px;">EXTI1</b> (def=0x0)    //    EXTI1 configuration
</li>
<li class="content" name="fld_40010008.2" onclick="ElemClick('fld_40010008.2');">
[2]<b style="margin: 20px;">EXTI2</b> (def=0x0)    //    EXTI2 configuration
</li>
<li class="content" name="fld_40010008.3" onclick="ElemClick('fld_40010008.3');">
[3]<b style="margin: 20px;">EXTI3</b> (def=0x0)    //    EXTI3 configuration
</li>
<li class="content" name="fld_40010008.4" onclick="ElemClick('fld_40010008.4');">
[4]<b style="margin: 20px;">EXTI4</b> (def=0x0)    //    EXTI4 configuration
</li>
<li class="content" name="fld_40010008.5" onclick="ElemClick('fld_40010008.5');">
[5]<b style="margin: 20px;">EXTI5</b> (def=0x0)    //    EXTI5 configuration
</li>
<li class="content" name="fld_40010008.6" onclick="ElemClick('fld_40010008.6');">
[6]<b style="margin: 20px;">EXTI6</b> (def=0x0)    //    EXTI6 configuration
</li>
<li class="content" name="fld_40010008.7" onclick="ElemClick('fld_40010008.7');">
[7]<b style="margin: 20px;">EXTI7</b> (def=0x0)    //    EXTI7 configuration
</li>
<li class="content" name="fld_40010008.8" onclick="ElemClick('fld_40010008.8');">
[8]<b style="margin: 20px;">EXTI8</b> (def=0x0)    //    EXTI8 configuration
</li>
<li class="content" name="fld_40010008.9" onclick="ElemClick('fld_40010008.9');">
[9]<b style="margin: 20px;">EXTI9</b> (def=0x0)    //    EXTI9 configuration
</li>
<li class="content" name="fld_40010008.10" onclick="ElemClick('fld_40010008.10');">
[10]<b style="margin: 20px;">EXTI10</b> (def=0x0)    //    EXTI10 configuration
</li>
<li class="content" name="fld_40010008.11" onclick="ElemClick('fld_40010008.11');">
[11]<b style="margin: 20px;">EXTI11</b> (def=0x0)    //    EXTI11 configuration
</li>
<li class="content" name="fld_40010008.12" onclick="ElemClick('fld_40010008.12');">
[12]<b style="margin: 20px;">EXTI12</b> (def=0x0)    //    EXTI12 configuration
</li>
<li class="content" name="fld_40010008.13" onclick="ElemClick('fld_40010008.13');">
[13]<b style="margin: 20px;">EXTI13</b> (def=0x0)    //    EXTI13 configuration
</li>
<li class="content" name="fld_40010008.14" onclick="ElemClick('fld_40010008.14');">
[14]<b style="margin: 20px;">EXTI14</b> (def=0x0)    //    EXTI14 configuration
</li>
<li class="content" name="fld_40010008.15" onclick="ElemClick('fld_40010008.15');">
[15]<b style="margin: 20px;">EXTI15</b> (def=0x0)    //    EXTI15 configuration
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40010400"><details ontoggle="ElemCh('per_40010400');"><summary>0x40010400<b style="margin: 20px;">EXTI</b>// EXTI</summary>
<ul>
<li class="content" name="reg_40010400"><details ontoggle="ElemCh('reg_40010400');"><summary>0x40010400<b style="margin: 20px;">INTENR</b>//   Interrupt mask register (EXTI_INTENR)</summary>
<ul>
<li class="content" name="fld_40010400.0" onclick="ElemClick('fld_40010400.0');">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Interrupt Mask on line 0
</li>
<li class="content" name="fld_40010400.1" onclick="ElemClick('fld_40010400.1');">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Interrupt Mask on line 1
</li>
<li class="content" name="fld_40010400.2" onclick="ElemClick('fld_40010400.2');">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Interrupt Mask on line 2
</li>
<li class="content" name="fld_40010400.3" onclick="ElemClick('fld_40010400.3');">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Interrupt Mask on line 3
</li>
<li class="content" name="fld_40010400.4" onclick="ElemClick('fld_40010400.4');">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Interrupt Mask on line 4
</li>
<li class="content" name="fld_40010400.5" onclick="ElemClick('fld_40010400.5');">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Interrupt Mask on line 5
</li>
<li class="content" name="fld_40010400.6" onclick="ElemClick('fld_40010400.6');">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Interrupt Mask on line 6
</li>
<li class="content" name="fld_40010400.7" onclick="ElemClick('fld_40010400.7');">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Interrupt Mask on line 7
</li>
<li class="content" name="fld_40010400.8" onclick="ElemClick('fld_40010400.8');">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Interrupt Mask on line 8
</li>
<li class="content" name="fld_40010400.9" onclick="ElemClick('fld_40010400.9');">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Interrupt Mask on line 9
</li>
<li class="content" name="fld_40010400.10" onclick="ElemClick('fld_40010400.10');">
[10]<b style="margin: 20px;">MR10</b> (def=0x0)    //    Interrupt Mask on line 10
</li>
<li class="content" name="fld_40010400.11" onclick="ElemClick('fld_40010400.11');">
[11]<b style="margin: 20px;">MR11</b> (def=0x0)    //    Interrupt Mask on line 11
</li>
<li class="content" name="fld_40010400.12" onclick="ElemClick('fld_40010400.12');">
[12]<b style="margin: 20px;">MR12</b> (def=0x0)    //    Interrupt Mask on line 12
</li>
<li class="content" name="fld_40010400.13" onclick="ElemClick('fld_40010400.13');">
[13]<b style="margin: 20px;">MR13</b> (def=0x0)    //    Interrupt Mask on line 13
</li>
<li class="content" name="fld_40010400.14" onclick="ElemClick('fld_40010400.14');">
[14]<b style="margin: 20px;">MR14</b> (def=0x0)    //    Interrupt Mask on line 14
</li>
<li class="content" name="fld_40010400.15" onclick="ElemClick('fld_40010400.15');">
[15]<b style="margin: 20px;">MR15</b> (def=0x0)    //    Interrupt Mask on line 15
</li>
<li class="content" name="fld_40010400.16" onclick="ElemClick('fld_40010400.16');">
[16]<b style="margin: 20px;">MR16</b> (def=0x0)    //    Interrupt Mask on line 16
</li>
<li class="content" name="fld_40010400.17" onclick="ElemClick('fld_40010400.17');">
[17]<b style="margin: 20px;">MR17</b> (def=0x0)    //    Interrupt Mask on line 17
</li>
<li class="content" name="fld_40010400.18" onclick="ElemClick('fld_40010400.18');">
[18]<b style="margin: 20px;">MR18</b> (def=0x0)    //    Interrupt Mask on line 18
</li>
<li class="content" name="fld_40010400.19" onclick="ElemClick('fld_40010400.19');">
[19]<b style="margin: 20px;">MR19</b> (def=0x0)    //    Interrupt Mask on line 19
</li>
</ul>
</details></li>
<li class="content" name="reg_40010404"><details ontoggle="ElemCh('reg_40010404');"><summary>0x40010404<b style="margin: 20px;">EVENR</b>//   Event mask register (EXTI_EVENR)</summary>
<ul>
<li class="content" name="fld_40010404.0" onclick="ElemClick('fld_40010404.0');">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Event Mask on line 0
</li>
<li class="content" name="fld_40010404.1" onclick="ElemClick('fld_40010404.1');">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Event Mask on line 1
</li>
<li class="content" name="fld_40010404.2" onclick="ElemClick('fld_40010404.2');">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Event Mask on line 2
</li>
<li class="content" name="fld_40010404.3" onclick="ElemClick('fld_40010404.3');">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Event Mask on line 3
</li>
<li class="content" name="fld_40010404.4" onclick="ElemClick('fld_40010404.4');">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Event Mask on line 4
</li>
<li class="content" name="fld_40010404.5" onclick="ElemClick('fld_40010404.5');">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Event Mask on line 5
</li>
<li class="content" name="fld_40010404.6" onclick="ElemClick('fld_40010404.6');">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Event Mask on line 6
</li>
<li class="content" name="fld_40010404.7" onclick="ElemClick('fld_40010404.7');">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Event Mask on line 7
</li>
<li class="content" name="fld_40010404.8" onclick="ElemClick('fld_40010404.8');">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Event Mask on line 8
</li>
<li class="content" name="fld_40010404.9" onclick="ElemClick('fld_40010404.9');">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Event Mask on line 9
</li>
<li class="content" name="fld_40010404.10" onclick="ElemClick('fld_40010404.10');">
[10]<b style="margin: 20px;">MR10</b> (def=0x0)    //    Event Mask on line 10
</li>
<li class="content" name="fld_40010404.11" onclick="ElemClick('fld_40010404.11');">
[11]<b style="margin: 20px;">MR11</b> (def=0x0)    //    Event Mask on line 11
</li>
<li class="content" name="fld_40010404.12" onclick="ElemClick('fld_40010404.12');">
[12]<b style="margin: 20px;">MR12</b> (def=0x0)    //    Event Mask on line 12
</li>
<li class="content" name="fld_40010404.13" onclick="ElemClick('fld_40010404.13');">
[13]<b style="margin: 20px;">MR13</b> (def=0x0)    //    Event Mask on line 13
</li>
<li class="content" name="fld_40010404.14" onclick="ElemClick('fld_40010404.14');">
[14]<b style="margin: 20px;">MR14</b> (def=0x0)    //    Event Mask on line 14
</li>
<li class="content" name="fld_40010404.15" onclick="ElemClick('fld_40010404.15');">
[15]<b style="margin: 20px;">MR15</b> (def=0x0)    //    Event Mask on line 15
</li>
<li class="content" name="fld_40010404.16" onclick="ElemClick('fld_40010404.16');">
[16]<b style="margin: 20px;">MR16</b> (def=0x0)    //    Event Mask on line 16
</li>
<li class="content" name="fld_40010404.17" onclick="ElemClick('fld_40010404.17');">
[17]<b style="margin: 20px;">MR17</b> (def=0x0)    //    Event Mask on line 17
</li>
<li class="content" name="fld_40010404.18" onclick="ElemClick('fld_40010404.18');">
[18]<b style="margin: 20px;">MR18</b> (def=0x0)    //    Event Mask on line 18
</li>
<li class="content" name="fld_40010404.19" onclick="ElemClick('fld_40010404.19');">
[19]<b style="margin: 20px;">MR19</b> (def=0x0)    //    Event Mask on line 19
</li>
</ul>
</details></li>
<li class="content" name="reg_40010408"><details ontoggle="ElemCh('reg_40010408');"><summary>0x40010408<b style="margin: 20px;">RTENR</b>//   Rising Trigger selection register (EXTI_RTENR)</summary>
<ul>
<li class="content" name="fld_40010408.0" onclick="ElemClick('fld_40010408.0');">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Rising trigger event configuration of line 0
</li>
<li class="content" name="fld_40010408.1" onclick="ElemClick('fld_40010408.1');">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Rising trigger event configuration of line 1
</li>
<li class="content" name="fld_40010408.2" onclick="ElemClick('fld_40010408.2');">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Rising trigger event configuration of line 2
</li>
<li class="content" name="fld_40010408.3" onclick="ElemClick('fld_40010408.3');">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Rising trigger event configuration of line 3
</li>
<li class="content" name="fld_40010408.4" onclick="ElemClick('fld_40010408.4');">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Rising trigger event configuration of line 4
</li>
<li class="content" name="fld_40010408.5" onclick="ElemClick('fld_40010408.5');">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Rising trigger event configuration of line 5
</li>
<li class="content" name="fld_40010408.6" onclick="ElemClick('fld_40010408.6');">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Rising trigger event configuration of line 6
</li>
<li class="content" name="fld_40010408.7" onclick="ElemClick('fld_40010408.7');">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Rising trigger event configuration of line 7
</li>
<li class="content" name="fld_40010408.8" onclick="ElemClick('fld_40010408.8');">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Rising trigger event configuration of line 8
</li>
<li class="content" name="fld_40010408.9" onclick="ElemClick('fld_40010408.9');">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Rising trigger event configuration of line 9
</li>
<li class="content" name="fld_40010408.10" onclick="ElemClick('fld_40010408.10');">
[10]<b style="margin: 20px;">TR10</b> (def=0x0)    //    Rising trigger event configuration of line 10
</li>
<li class="content" name="fld_40010408.11" onclick="ElemClick('fld_40010408.11');">
[11]<b style="margin: 20px;">TR11</b> (def=0x0)    //    Rising trigger event configuration of line 11
</li>
<li class="content" name="fld_40010408.12" onclick="ElemClick('fld_40010408.12');">
[12]<b style="margin: 20px;">TR12</b> (def=0x0)    //    Rising trigger event configuration of line 12
</li>
<li class="content" name="fld_40010408.13" onclick="ElemClick('fld_40010408.13');">
[13]<b style="margin: 20px;">TR13</b> (def=0x0)    //    Rising trigger event configuration of line 13
</li>
<li class="content" name="fld_40010408.14" onclick="ElemClick('fld_40010408.14');">
[14]<b style="margin: 20px;">TR14</b> (def=0x0)    //    Rising trigger event configuration of line 14
</li>
<li class="content" name="fld_40010408.15" onclick="ElemClick('fld_40010408.15');">
[15]<b style="margin: 20px;">TR15</b> (def=0x0)    //    Rising trigger event configuration of line 15
</li>
<li class="content" name="fld_40010408.16" onclick="ElemClick('fld_40010408.16');">
[16]<b style="margin: 20px;">TR16</b> (def=0x0)    //    Rising trigger event configuration of line 16
</li>
<li class="content" name="fld_40010408.17" onclick="ElemClick('fld_40010408.17');">
[17]<b style="margin: 20px;">TR17</b> (def=0x0)    //    Rising trigger event configuration of line 17
</li>
<li class="content" name="fld_40010408.18" onclick="ElemClick('fld_40010408.18');">
[18]<b style="margin: 20px;">TR18</b> (def=0x0)    //    Rising trigger event configuration of line 18
</li>
<li class="content" name="fld_40010408.19" onclick="ElemClick('fld_40010408.19');">
[19]<b style="margin: 20px;">TR19</b> (def=0x0)    //    Rising trigger event configuration of line 19
</li>
</ul>
</details></li>
<li class="content" name="reg_4001040C"><details ontoggle="ElemCh('reg_4001040C');"><summary>0x4001040C<b style="margin: 20px;">FTENR</b>//   Falling Trigger selection register (EXTI_FTENR)</summary>
<ul>
<li class="content" name="fld_4001040C.0" onclick="ElemClick('fld_4001040C.0');">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Falling trigger event configuration of line 0
</li>
<li class="content" name="fld_4001040C.1" onclick="ElemClick('fld_4001040C.1');">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Falling trigger event configuration of line 1
</li>
<li class="content" name="fld_4001040C.2" onclick="ElemClick('fld_4001040C.2');">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Falling trigger event configuration of line 2
</li>
<li class="content" name="fld_4001040C.3" onclick="ElemClick('fld_4001040C.3');">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Falling trigger event configuration of line 3
</li>
<li class="content" name="fld_4001040C.4" onclick="ElemClick('fld_4001040C.4');">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Falling trigger event configuration of line 4
</li>
<li class="content" name="fld_4001040C.5" onclick="ElemClick('fld_4001040C.5');">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Falling trigger event configuration of line 5
</li>
<li class="content" name="fld_4001040C.6" onclick="ElemClick('fld_4001040C.6');">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Falling trigger event configuration of line 6
</li>
<li class="content" name="fld_4001040C.7" onclick="ElemClick('fld_4001040C.7');">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Falling trigger event configuration of line 7
</li>
<li class="content" name="fld_4001040C.8" onclick="ElemClick('fld_4001040C.8');">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Falling trigger event configuration of line 8
</li>
<li class="content" name="fld_4001040C.9" onclick="ElemClick('fld_4001040C.9');">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Falling trigger event configuration of line 9
</li>
<li class="content" name="fld_4001040C.10" onclick="ElemClick('fld_4001040C.10');">
[10]<b style="margin: 20px;">TR10</b> (def=0x0)    //    Falling trigger event configuration of line 10
</li>
<li class="content" name="fld_4001040C.11" onclick="ElemClick('fld_4001040C.11');">
[11]<b style="margin: 20px;">TR11</b> (def=0x0)    //    Falling trigger event configuration of line 11
</li>
<li class="content" name="fld_4001040C.12" onclick="ElemClick('fld_4001040C.12');">
[12]<b style="margin: 20px;">TR12</b> (def=0x0)    //    Falling trigger event configuration of line 12
</li>
<li class="content" name="fld_4001040C.13" onclick="ElemClick('fld_4001040C.13');">
[13]<b style="margin: 20px;">TR13</b> (def=0x0)    //    Falling trigger event configuration of line 13
</li>
<li class="content" name="fld_4001040C.14" onclick="ElemClick('fld_4001040C.14');">
[14]<b style="margin: 20px;">TR14</b> (def=0x0)    //    Falling trigger event configuration of line 14
</li>
<li class="content" name="fld_4001040C.15" onclick="ElemClick('fld_4001040C.15');">
[15]<b style="margin: 20px;">TR15</b> (def=0x0)    //    Falling trigger event configuration of line 15
</li>
<li class="content" name="fld_4001040C.16" onclick="ElemClick('fld_4001040C.16');">
[16]<b style="margin: 20px;">TR16</b> (def=0x0)    //    Falling trigger event configuration of line 16
</li>
<li class="content" name="fld_4001040C.17" onclick="ElemClick('fld_4001040C.17');">
[17]<b style="margin: 20px;">TR17</b> (def=0x0)    //    Falling trigger event configuration of line 17
</li>
<li class="content" name="fld_4001040C.18" onclick="ElemClick('fld_4001040C.18');">
[18]<b style="margin: 20px;">TR18</b> (def=0x0)    //    Falling trigger event configuration of line 18
</li>
<li class="content" name="fld_4001040C.19" onclick="ElemClick('fld_4001040C.19');">
[19]<b style="margin: 20px;">TR19</b> (def=0x0)    //    Falling trigger event configuration of line 19
</li>
</ul>
</details></li>
<li class="content" name="reg_40010410"><details ontoggle="ElemCh('reg_40010410');"><summary>0x40010410<b style="margin: 20px;">SWIEVR</b>//   Software interrupt event register (EXTI_SWIEVR)</summary>
<ul>
<li class="content" name="fld_40010410.0" onclick="ElemClick('fld_40010410.0');">
[0]<b style="margin: 20px;">SWIER0</b> (def=0x0)    //    Software Interrupt on line 0
</li>
<li class="content" name="fld_40010410.1" onclick="ElemClick('fld_40010410.1');">
[1]<b style="margin: 20px;">SWIER1</b> (def=0x0)    //    Software Interrupt on line 1
</li>
<li class="content" name="fld_40010410.2" onclick="ElemClick('fld_40010410.2');">
[2]<b style="margin: 20px;">SWIER2</b> (def=0x0)    //    Software Interrupt on line 2
</li>
<li class="content" name="fld_40010410.3" onclick="ElemClick('fld_40010410.3');">
[3]<b style="margin: 20px;">SWIER3</b> (def=0x0)    //    Software Interrupt on line 3
</li>
<li class="content" name="fld_40010410.4" onclick="ElemClick('fld_40010410.4');">
[4]<b style="margin: 20px;">SWIER4</b> (def=0x0)    //    Software Interrupt on line 4
</li>
<li class="content" name="fld_40010410.5" onclick="ElemClick('fld_40010410.5');">
[5]<b style="margin: 20px;">SWIER5</b> (def=0x0)    //    Software Interrupt on line 5
</li>
<li class="content" name="fld_40010410.6" onclick="ElemClick('fld_40010410.6');">
[6]<b style="margin: 20px;">SWIER6</b> (def=0x0)    //    Software Interrupt on line 6
</li>
<li class="content" name="fld_40010410.7" onclick="ElemClick('fld_40010410.7');">
[7]<b style="margin: 20px;">SWIER7</b> (def=0x0)    //    Software Interrupt on line 7
</li>
<li class="content" name="fld_40010410.8" onclick="ElemClick('fld_40010410.8');">
[8]<b style="margin: 20px;">SWIER8</b> (def=0x0)    //    Software Interrupt on line 8
</li>
<li class="content" name="fld_40010410.9" onclick="ElemClick('fld_40010410.9');">
[9]<b style="margin: 20px;">SWIER9</b> (def=0x0)    //    Software Interrupt on line 9
</li>
<li class="content" name="fld_40010410.10" onclick="ElemClick('fld_40010410.10');">
[10]<b style="margin: 20px;">SWIER10</b> (def=0x0)    //    Software Interrupt on line 10
</li>
<li class="content" name="fld_40010410.11" onclick="ElemClick('fld_40010410.11');">
[11]<b style="margin: 20px;">SWIER11</b> (def=0x0)    //    Software Interrupt on line 11
</li>
<li class="content" name="fld_40010410.12" onclick="ElemClick('fld_40010410.12');">
[12]<b style="margin: 20px;">SWIER12</b> (def=0x0)    //    Software Interrupt on line 12
</li>
<li class="content" name="fld_40010410.13" onclick="ElemClick('fld_40010410.13');">
[13]<b style="margin: 20px;">SWIER13</b> (def=0x0)    //    Software Interrupt on line 13
</li>
<li class="content" name="fld_40010410.14" onclick="ElemClick('fld_40010410.14');">
[14]<b style="margin: 20px;">SWIER14</b> (def=0x0)    //    Software Interrupt on line 14
</li>
<li class="content" name="fld_40010410.15" onclick="ElemClick('fld_40010410.15');">
[15]<b style="margin: 20px;">SWIER15</b> (def=0x0)    //    Software Interrupt on line 15
</li>
<li class="content" name="fld_40010410.16" onclick="ElemClick('fld_40010410.16');">
[16]<b style="margin: 20px;">SWIER16</b> (def=0x0)    //    Software Interrupt on line 16
</li>
<li class="content" name="fld_40010410.17" onclick="ElemClick('fld_40010410.17');">
[17]<b style="margin: 20px;">SWIER17</b> (def=0x0)    //    Software Interrupt on line 17
</li>
<li class="content" name="fld_40010410.18" onclick="ElemClick('fld_40010410.18');">
[18]<b style="margin: 20px;">SWIER18</b> (def=0x0)    //    Software Interrupt on line 18
</li>
<li class="content" name="fld_40010410.19" onclick="ElemClick('fld_40010410.19');">
[19]<b style="margin: 20px;">SWIER19</b> (def=0x0)    //    Software Interrupt on line 19
</li>
</ul>
</details></li>
<li class="content" name="reg_40010414"><details ontoggle="ElemCh('reg_40010414');"><summary>0x40010414<b style="margin: 20px;">INTFR</b>//   Pending register (EXTI_INTFR)</summary>
<ul>
<li class="content" name="fld_40010414.0" onclick="ElemClick('fld_40010414.0');">
[0]<b style="margin: 20px;">IF0</b> (def=0x0)    //    Pending bit 0
</li>
<li class="content" name="fld_40010414.1" onclick="ElemClick('fld_40010414.1');">
[1]<b style="margin: 20px;">IF1</b> (def=0x0)    //    Pending bit 1
</li>
<li class="content" name="fld_40010414.2" onclick="ElemClick('fld_40010414.2');">
[2]<b style="margin: 20px;">IF2</b> (def=0x0)    //    Pending bit 2
</li>
<li class="content" name="fld_40010414.3" onclick="ElemClick('fld_40010414.3');">
[3]<b style="margin: 20px;">IF3</b> (def=0x0)    //    Pending bit 3
</li>
<li class="content" name="fld_40010414.4" onclick="ElemClick('fld_40010414.4');">
[4]<b style="margin: 20px;">IF4</b> (def=0x0)    //    Pending bit 4
</li>
<li class="content" name="fld_40010414.5" onclick="ElemClick('fld_40010414.5');">
[5]<b style="margin: 20px;">IF5</b> (def=0x0)    //    Pending bit 5
</li>
<li class="content" name="fld_40010414.6" onclick="ElemClick('fld_40010414.6');">
[6]<b style="margin: 20px;">IF6</b> (def=0x0)    //    Pending bit 6
</li>
<li class="content" name="fld_40010414.7" onclick="ElemClick('fld_40010414.7');">
[7]<b style="margin: 20px;">IF7</b> (def=0x0)    //    Pending bit 7
</li>
<li class="content" name="fld_40010414.8" onclick="ElemClick('fld_40010414.8');">
[8]<b style="margin: 20px;">IF8</b> (def=0x0)    //    Pending bit 8
</li>
<li class="content" name="fld_40010414.9" onclick="ElemClick('fld_40010414.9');">
[9]<b style="margin: 20px;">IF9</b> (def=0x0)    //    Pending bit 9
</li>
<li class="content" name="fld_40010414.10" onclick="ElemClick('fld_40010414.10');">
[10]<b style="margin: 20px;">IF10</b> (def=0x0)    //    Pending bit 10
</li>
<li class="content" name="fld_40010414.11" onclick="ElemClick('fld_40010414.11');">
[11]<b style="margin: 20px;">IF11</b> (def=0x0)    //    Pending bit 11
</li>
<li class="content" name="fld_40010414.12" onclick="ElemClick('fld_40010414.12');">
[12]<b style="margin: 20px;">IF12</b> (def=0x0)    //    Pending bit 12
</li>
<li class="content" name="fld_40010414.13" onclick="ElemClick('fld_40010414.13');">
[13]<b style="margin: 20px;">IF13</b> (def=0x0)    //    Pending bit 13
</li>
<li class="content" name="fld_40010414.14" onclick="ElemClick('fld_40010414.14');">
[14]<b style="margin: 20px;">IF14</b> (def=0x0)    //    Pending bit 14
</li>
<li class="content" name="fld_40010414.15" onclick="ElemClick('fld_40010414.15');">
[15]<b style="margin: 20px;">IF15</b> (def=0x0)    //    Pending bit 15
</li>
<li class="content" name="fld_40010414.16" onclick="ElemClick('fld_40010414.16');">
[16]<b style="margin: 20px;">IF16</b> (def=0x0)    //    Pending bit 16
</li>
<li class="content" name="fld_40010414.17" onclick="ElemClick('fld_40010414.17');">
[17]<b style="margin: 20px;">IF17</b> (def=0x0)    //    Pending bit 17
</li>
<li class="content" name="fld_40010414.18" onclick="ElemClick('fld_40010414.18');">
[18]<b style="margin: 20px;">IF18</b> (def=0x0)    //    Pending bit 18
</li>
<li class="content" name="fld_40010414.19" onclick="ElemClick('fld_40010414.19');">
[19]<b style="margin: 20px;">IF19</b> (def=0x0)    //    Pending bit 19
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40010400.20" onclick="ElemClick('isr_40010400.20');">[20]  <b>EXTI7_0</b>    //    EXTI Line[7:0] interrupt</li>
<li class="content" name="isr_40010400.33" onclick="ElemClick('isr_40010400.33');">[33]  <b>EXTI15_8</b>    //    EXTI Line[15:8] interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40020000"><details ontoggle="ElemCh('per_40020000');"><summary>0x40020000<b style="margin: 20px;">DMA1</b>// DMA1 controller</summary>
<ul>
<li class="content" name="reg_40020000"><details ontoggle="ElemCh('reg_40020000');"><summary>0x40020000<b style="margin: 20px;">INTFR</b>//   DMA interrupt status register (DMA_INTFR)</summary>
<ul>
<li class="content" name="fld_40020000.0" onclick="ElemClick('fld_40020000.0');">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Channel 1 Global interrupt flag
</li>
<li class="content" name="fld_40020000.1" onclick="ElemClick('fld_40020000.1');">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.2" onclick="ElemClick('fld_40020000.2');">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    Channel 1 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.3" onclick="ElemClick('fld_40020000.3');">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    Channel 1 Transfer Error flag
</li>
<li class="content" name="fld_40020000.4" onclick="ElemClick('fld_40020000.4');">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Channel 2 Global interrupt flag
</li>
<li class="content" name="fld_40020000.5" onclick="ElemClick('fld_40020000.5');">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.6" onclick="ElemClick('fld_40020000.6');">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    Channel 2 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.7" onclick="ElemClick('fld_40020000.7');">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    Channel 2 Transfer Error flag
</li>
<li class="content" name="fld_40020000.8" onclick="ElemClick('fld_40020000.8');">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Channel 3 Global interrupt flag
</li>
<li class="content" name="fld_40020000.9" onclick="ElemClick('fld_40020000.9');">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.10" onclick="ElemClick('fld_40020000.10');">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    Channel 3 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.11" onclick="ElemClick('fld_40020000.11');">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    Channel 3 Transfer Error flag
</li>
<li class="content" name="fld_40020000.12" onclick="ElemClick('fld_40020000.12');">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Channel 4 Global interrupt flag
</li>
<li class="content" name="fld_40020000.13" onclick="ElemClick('fld_40020000.13');">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.14" onclick="ElemClick('fld_40020000.14');">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    Channel 4 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.15" onclick="ElemClick('fld_40020000.15');">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    Channel 4 Transfer Error flag
</li>
<li class="content" name="fld_40020000.16" onclick="ElemClick('fld_40020000.16');">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Channel 5 Global interrupt flag
</li>
<li class="content" name="fld_40020000.17" onclick="ElemClick('fld_40020000.17');">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.18" onclick="ElemClick('fld_40020000.18');">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    Channel 5 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.19" onclick="ElemClick('fld_40020000.19');">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    Channel 5 Transfer Error flag
</li>
<li class="content" name="fld_40020000.20" onclick="ElemClick('fld_40020000.20');">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Channel 6 Global interrupt flag
</li>
<li class="content" name="fld_40020000.21" onclick="ElemClick('fld_40020000.21');">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.22" onclick="ElemClick('fld_40020000.22');">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    Channel 6 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.23" onclick="ElemClick('fld_40020000.23');">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    Channel 6 Transfer Error flag
</li>
<li class="content" name="fld_40020000.24" onclick="ElemClick('fld_40020000.24');">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    Channel 7 Global interrupt flag
</li>
<li class="content" name="fld_40020000.25" onclick="ElemClick('fld_40020000.25');">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.26" onclick="ElemClick('fld_40020000.26');">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    Channel 7 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.27" onclick="ElemClick('fld_40020000.27');">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    Channel 7 Transfer Error flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40020004"><details ontoggle="ElemCh('reg_40020004');"><summary>0x40020004<b style="margin: 20px;">INTFCR</b>//   DMA interrupt flag clear register (DMA_INTFCR)</summary>
<ul>
<li class="content" name="fld_40020004.0" onclick="ElemClick('fld_40020004.0');">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    Channel 1 Global interrupt clear
</li>
<li class="content" name="fld_40020004.4" onclick="ElemClick('fld_40020004.4');">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    Channel 2 Global interrupt clear
</li>
<li class="content" name="fld_40020004.8" onclick="ElemClick('fld_40020004.8');">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    Channel 3 Global interrupt clear
</li>
<li class="content" name="fld_40020004.12" onclick="ElemClick('fld_40020004.12');">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    Channel 4 Global interrupt clear
</li>
<li class="content" name="fld_40020004.16" onclick="ElemClick('fld_40020004.16');">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    Channel 5 Global interrupt clear
</li>
<li class="content" name="fld_40020004.20" onclick="ElemClick('fld_40020004.20');">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    Channel 6 Global interrupt clear
</li>
<li class="content" name="fld_40020004.24" onclick="ElemClick('fld_40020004.24');">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    Channel 7 Global interrupt clear
</li>
<li class="content" name="fld_40020004.1" onclick="ElemClick('fld_40020004.1');">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.5" onclick="ElemClick('fld_40020004.5');">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.9" onclick="ElemClick('fld_40020004.9');">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.13" onclick="ElemClick('fld_40020004.13');">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.17" onclick="ElemClick('fld_40020004.17');">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.21" onclick="ElemClick('fld_40020004.21');">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.25" onclick="ElemClick('fld_40020004.25');">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.2" onclick="ElemClick('fld_40020004.2');">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    Channel 1 Half Transfer clear
</li>
<li class="content" name="fld_40020004.6" onclick="ElemClick('fld_40020004.6');">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    Channel 2 Half Transfer clear
</li>
<li class="content" name="fld_40020004.10" onclick="ElemClick('fld_40020004.10');">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    Channel 3 Half Transfer clear
</li>
<li class="content" name="fld_40020004.14" onclick="ElemClick('fld_40020004.14');">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    Channel 4 Half Transfer clear
</li>
<li class="content" name="fld_40020004.18" onclick="ElemClick('fld_40020004.18');">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    Channel 5 Half Transfer clear
</li>
<li class="content" name="fld_40020004.22" onclick="ElemClick('fld_40020004.22');">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    Channel 6 Half Transfer clear
</li>
<li class="content" name="fld_40020004.26" onclick="ElemClick('fld_40020004.26');">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    Channel 7 Half Transfer clear
</li>
<li class="content" name="fld_40020004.3" onclick="ElemClick('fld_40020004.3');">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    Channel 1 Transfer Error clear
</li>
<li class="content" name="fld_40020004.7" onclick="ElemClick('fld_40020004.7');">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    Channel 2 Transfer Error clear
</li>
<li class="content" name="fld_40020004.11" onclick="ElemClick('fld_40020004.11');">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    Channel 3 Transfer Error clear
</li>
<li class="content" name="fld_40020004.15" onclick="ElemClick('fld_40020004.15');">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    Channel 4 Transfer Error clear
</li>
<li class="content" name="fld_40020004.19" onclick="ElemClick('fld_40020004.19');">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    Channel 5 Transfer Error clear
</li>
<li class="content" name="fld_40020004.23" onclick="ElemClick('fld_40020004.23');">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    Channel 6 Transfer Error clear
</li>
<li class="content" name="fld_40020004.27" onclick="ElemClick('fld_40020004.27');">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    Channel 7 Transfer Error clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40020008"><details ontoggle="ElemCh('reg_40020008');"><summary>0x40020008<b style="margin: 20px;">CFGR1</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020008.0" onclick="ElemClick('fld_40020008.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020008.1" onclick="ElemClick('fld_40020008.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020008.2" onclick="ElemClick('fld_40020008.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020008.3" onclick="ElemClick('fld_40020008.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020008.4" onclick="ElemClick('fld_40020008.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020008.5" onclick="ElemClick('fld_40020008.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020008.6" onclick="ElemClick('fld_40020008.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020008.7" onclick="ElemClick('fld_40020008.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020008.8" onclick="ElemClick('fld_40020008.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020008.10" onclick="ElemClick('fld_40020008.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020008.12" onclick="ElemClick('fld_40020008.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020008.14" onclick="ElemClick('fld_40020008.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4002000C"><details ontoggle="ElemCh('reg_4002000C');"><summary>0x4002000C<b style="margin: 20px;">CNTR1</b>//   DMA channel 1 number of data register</summary>
<ul>
<li class="content" name="fld_4002000C.0" onclick="ElemClick('fld_4002000C.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020010"><details ontoggle="ElemCh('reg_40020010');"><summary>0x40020010<b style="margin: 20px;">PADDR1</b>//   DMA channel 1 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020010.0" onclick="ElemClick('fld_40020010.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020014"><details ontoggle="ElemCh('reg_40020014');"><summary>0x40020014<b style="margin: 20px;">MADDR1</b>//   DMA channel 1 memory address register</summary>
<ul>
<li class="content" name="fld_40020014.0" onclick="ElemClick('fld_40020014.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002001C"><details ontoggle="ElemCh('reg_4002001C');"><summary>0x4002001C<b style="margin: 20px;">CFGR2</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_4002001C.0" onclick="ElemClick('fld_4002001C.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_4002001C.1" onclick="ElemClick('fld_4002001C.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_4002001C.2" onclick="ElemClick('fld_4002001C.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_4002001C.3" onclick="ElemClick('fld_4002001C.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_4002001C.4" onclick="ElemClick('fld_4002001C.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_4002001C.5" onclick="ElemClick('fld_4002001C.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_4002001C.6" onclick="ElemClick('fld_4002001C.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_4002001C.7" onclick="ElemClick('fld_4002001C.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_4002001C.8" onclick="ElemClick('fld_4002001C.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_4002001C.10" onclick="ElemClick('fld_4002001C.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_4002001C.12" onclick="ElemClick('fld_4002001C.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_4002001C.14" onclick="ElemClick('fld_4002001C.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020020"><details ontoggle="ElemCh('reg_40020020');"><summary>0x40020020<b style="margin: 20px;">CNTR2</b>//   DMA channel 2 number of data register</summary>
<ul>
<li class="content" name="fld_40020020.0" onclick="ElemClick('fld_40020020.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020024"><details ontoggle="ElemCh('reg_40020024');"><summary>0x40020024<b style="margin: 20px;">PADDR2</b>//   DMA channel 2 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020024.0" onclick="ElemClick('fld_40020024.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020028"><details ontoggle="ElemCh('reg_40020028');"><summary>0x40020028<b style="margin: 20px;">MADDR2</b>//   DMA channel 2 memory address register</summary>
<ul>
<li class="content" name="fld_40020028.0" onclick="ElemClick('fld_40020028.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020030"><details ontoggle="ElemCh('reg_40020030');"><summary>0x40020030<b style="margin: 20px;">CFGR3</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020030.0" onclick="ElemClick('fld_40020030.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020030.1" onclick="ElemClick('fld_40020030.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020030.2" onclick="ElemClick('fld_40020030.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020030.3" onclick="ElemClick('fld_40020030.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020030.4" onclick="ElemClick('fld_40020030.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020030.5" onclick="ElemClick('fld_40020030.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020030.6" onclick="ElemClick('fld_40020030.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020030.7" onclick="ElemClick('fld_40020030.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020030.8" onclick="ElemClick('fld_40020030.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020030.10" onclick="ElemClick('fld_40020030.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020030.12" onclick="ElemClick('fld_40020030.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020030.14" onclick="ElemClick('fld_40020030.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020034"><details ontoggle="ElemCh('reg_40020034');"><summary>0x40020034<b style="margin: 20px;">CNTR3</b>//   DMA channel 3 number of data register</summary>
<ul>
<li class="content" name="fld_40020034.0" onclick="ElemClick('fld_40020034.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020038"><details ontoggle="ElemCh('reg_40020038');"><summary>0x40020038<b style="margin: 20px;">PADDR3</b>//   DMA channel 3 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020038.0" onclick="ElemClick('fld_40020038.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002003C"><details ontoggle="ElemCh('reg_4002003C');"><summary>0x4002003C<b style="margin: 20px;">MADDR3</b>//   DMA channel 3 memory address register</summary>
<ul>
<li class="content" name="fld_4002003C.0" onclick="ElemClick('fld_4002003C.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020044"><details ontoggle="ElemCh('reg_40020044');"><summary>0x40020044<b style="margin: 20px;">CFGR4</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020044.0" onclick="ElemClick('fld_40020044.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020044.1" onclick="ElemClick('fld_40020044.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020044.2" onclick="ElemClick('fld_40020044.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020044.3" onclick="ElemClick('fld_40020044.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020044.4" onclick="ElemClick('fld_40020044.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020044.5" onclick="ElemClick('fld_40020044.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020044.6" onclick="ElemClick('fld_40020044.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020044.7" onclick="ElemClick('fld_40020044.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020044.8" onclick="ElemClick('fld_40020044.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020044.10" onclick="ElemClick('fld_40020044.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020044.12" onclick="ElemClick('fld_40020044.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020044.14" onclick="ElemClick('fld_40020044.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020048"><details ontoggle="ElemCh('reg_40020048');"><summary>0x40020048<b style="margin: 20px;">CNTR4</b>//   DMA channel 4 number of data register</summary>
<ul>
<li class="content" name="fld_40020048.0" onclick="ElemClick('fld_40020048.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_4002004C"><details ontoggle="ElemCh('reg_4002004C');"><summary>0x4002004C<b style="margin: 20px;">PADDR4</b>//   DMA channel 4 peripheral address register</summary>
<ul>
<li class="content" name="fld_4002004C.0" onclick="ElemClick('fld_4002004C.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020050"><details ontoggle="ElemCh('reg_40020050');"><summary>0x40020050<b style="margin: 20px;">MADDR4</b>//   DMA channel 4 memory address register</summary>
<ul>
<li class="content" name="fld_40020050.0" onclick="ElemClick('fld_40020050.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020058"><details ontoggle="ElemCh('reg_40020058');"><summary>0x40020058<b style="margin: 20px;">CFGR5</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020058.0" onclick="ElemClick('fld_40020058.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020058.1" onclick="ElemClick('fld_40020058.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020058.2" onclick="ElemClick('fld_40020058.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020058.3" onclick="ElemClick('fld_40020058.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020058.4" onclick="ElemClick('fld_40020058.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020058.5" onclick="ElemClick('fld_40020058.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020058.6" onclick="ElemClick('fld_40020058.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020058.7" onclick="ElemClick('fld_40020058.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020058.8" onclick="ElemClick('fld_40020058.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020058.10" onclick="ElemClick('fld_40020058.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020058.12" onclick="ElemClick('fld_40020058.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020058.14" onclick="ElemClick('fld_40020058.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4002005C"><details ontoggle="ElemCh('reg_4002005C');"><summary>0x4002005C<b style="margin: 20px;">CNTR5</b>//   DMA channel 5 number of data register</summary>
<ul>
<li class="content" name="fld_4002005C.0" onclick="ElemClick('fld_4002005C.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020060"><details ontoggle="ElemCh('reg_40020060');"><summary>0x40020060<b style="margin: 20px;">PADDR5</b>//   DMA channel 5 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020060.0" onclick="ElemClick('fld_40020060.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020064"><details ontoggle="ElemCh('reg_40020064');"><summary>0x40020064<b style="margin: 20px;">MADDR5</b>//   DMA channel 5 memory address register</summary>
<ul>
<li class="content" name="fld_40020064.0" onclick="ElemClick('fld_40020064.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002006C"><details ontoggle="ElemCh('reg_4002006C');"><summary>0x4002006C<b style="margin: 20px;">CFGR6</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_4002006C.0" onclick="ElemClick('fld_4002006C.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_4002006C.1" onclick="ElemClick('fld_4002006C.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_4002006C.2" onclick="ElemClick('fld_4002006C.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_4002006C.3" onclick="ElemClick('fld_4002006C.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_4002006C.4" onclick="ElemClick('fld_4002006C.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_4002006C.5" onclick="ElemClick('fld_4002006C.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_4002006C.6" onclick="ElemClick('fld_4002006C.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_4002006C.7" onclick="ElemClick('fld_4002006C.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_4002006C.8" onclick="ElemClick('fld_4002006C.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_4002006C.10" onclick="ElemClick('fld_4002006C.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_4002006C.12" onclick="ElemClick('fld_4002006C.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_4002006C.14" onclick="ElemClick('fld_4002006C.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020070"><details ontoggle="ElemCh('reg_40020070');"><summary>0x40020070<b style="margin: 20px;">CNTR6</b>//   DMA channel 6 number of data register</summary>
<ul>
<li class="content" name="fld_40020070.0" onclick="ElemClick('fld_40020070.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020074"><details ontoggle="ElemCh('reg_40020074');"><summary>0x40020074<b style="margin: 20px;">PADDR6</b>//   DMA channel 6 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020074.0" onclick="ElemClick('fld_40020074.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020078"><details ontoggle="ElemCh('reg_40020078');"><summary>0x40020078<b style="margin: 20px;">MADDR6</b>//   DMA channel 6 memory address register</summary>
<ul>
<li class="content" name="fld_40020078.0" onclick="ElemClick('fld_40020078.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020080"><details ontoggle="ElemCh('reg_40020080');"><summary>0x40020080<b style="margin: 20px;">CFGR7</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020080.0" onclick="ElemClick('fld_40020080.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020080.1" onclick="ElemClick('fld_40020080.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020080.2" onclick="ElemClick('fld_40020080.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020080.3" onclick="ElemClick('fld_40020080.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020080.4" onclick="ElemClick('fld_40020080.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020080.5" onclick="ElemClick('fld_40020080.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020080.6" onclick="ElemClick('fld_40020080.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020080.7" onclick="ElemClick('fld_40020080.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020080.8" onclick="ElemClick('fld_40020080.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020080.10" onclick="ElemClick('fld_40020080.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020080.12" onclick="ElemClick('fld_40020080.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020080.14" onclick="ElemClick('fld_40020080.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020084"><details ontoggle="ElemCh('reg_40020084');"><summary>0x40020084<b style="margin: 20px;">CNTR7</b>//   DMA channel 7 number of data register</summary>
<ul>
<li class="content" name="fld_40020084.0" onclick="ElemClick('fld_40020084.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020088"><details ontoggle="ElemCh('reg_40020088');"><summary>0x40020088<b style="margin: 20px;">PADDR7</b>//   DMA channel 7 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020088.0" onclick="ElemClick('fld_40020088.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002008C"><details ontoggle="ElemCh('reg_4002008C');"><summary>0x4002008C<b style="margin: 20px;">MADDR7</b>//   DMA channel 7 memory address register</summary>
<ul>
<li class="content" name="fld_4002008C.0" onclick="ElemClick('fld_4002008C.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40020000.22" onclick="ElemClick('isr_40020000.22');">[22]  <b>DMA1_Channel1</b>    //    DMA1 Channel 1 global interrupt</li>
<li class="content" name="isr_40020000.23" onclick="ElemClick('isr_40020000.23');">[23]  <b>DMA1_Channel2</b>    //    DMA1 Channel 2 global interrupt</li>
<li class="content" name="isr_40020000.24" onclick="ElemClick('isr_40020000.24');">[24]  <b>DMA1_Channel3</b>    //    DMA1 Channel 3 global interrupt</li>
<li class="content" name="isr_40020000.25" onclick="ElemClick('isr_40020000.25');">[25]  <b>DMA1_Channel4</b>    //    DMA1 Channel 4 global interrupt</li>
<li class="content" name="isr_40020000.26" onclick="ElemClick('isr_40020000.26');">[26]  <b>DMA1_Channel5</b>    //    DMA1 Channel 5 global interrupt</li>
<li class="content" name="isr_40020000.27" onclick="ElemClick('isr_40020000.27');">[27]  <b>DMA1_Channel6</b>    //    DMA1 Channel 6 global interrupt</li>
<li class="content" name="isr_40020000.28" onclick="ElemClick('isr_40020000.28');">[28]  <b>DMA1_Channel7</b>    //    DMA1 Channel 7 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40002C00"><details ontoggle="ElemCh('per_40002C00');"><summary>0x40002C00<b style="margin: 20px;">WWDG</b>// Window watchdog</summary>
<ul>
<li class="content" name="reg_40002C00"><details ontoggle="ElemCh('reg_40002C00');"><summary>0x40002C00<b style="margin: 20px;">CTLR</b>//   Control register (WWDG_CR)</summary>
<ul>
<li class="content" name="fld_40002C00.0" onclick="ElemClick('fld_40002C00.0');">
[0:6]<b style="margin: 20px;">T</b> (def=0x7F)    //    7-bit counter (MSB to LSB)
</li>
<li class="content" name="fld_40002C00.7" onclick="ElemClick('fld_40002C00.7');">
[7]<b style="margin: 20px;">WDGA</b> (def=0x0)    //    Activation bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40002C04"><details ontoggle="ElemCh('reg_40002C04');"><summary>0x40002C04<b style="margin: 20px;">CFGR</b>//   Configuration register (WWDG_CFR)</summary>
<ul>
<li class="content" name="fld_40002C04.0" onclick="ElemClick('fld_40002C04.0');">
[0:6]<b style="margin: 20px;">W</b> (def=0x7F)    //    7-bit window value
</li>
<li class="content" name="fld_40002C04.7" onclick="ElemClick('fld_40002C04.7');">
[7:8]<b style="margin: 20px;">WDGTB</b> (def=0x0)    //    Timer Base
</li>
<li class="content" name="fld_40002C04.9" onclick="ElemClick('fld_40002C04.9');">
[9]<b style="margin: 20px;">EWI</b> (def=0x0)    //    Early Wakeup Interrupt
</li>
</ul>
</details></li>
<li class="content" name="reg_40002C08"><details ontoggle="ElemCh('reg_40002C08');"><summary>0x40002C08<b style="margin: 20px;">STATR</b>//   Status register (WWDG_SR)</summary>
<ul>
<li class="content" name="fld_40002C08.0" onclick="ElemClick('fld_40002C08.0');">
[0]<b style="margin: 20px;">EWIF</b> (def=0x0)    //    Early Wakeup Interrupt Flag
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40002C00.16" onclick="ElemClick('isr_40002C00.16');">[16]  <b>WWDG</b>    //    Window Watchdog interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40012C00"><details ontoggle="ElemCh('per_40012C00');"><summary>0x40012C00<b style="margin: 20px;">TIM1</b>// Advanced timer</summary>
<ul>
<li class="content" name="reg_40012C00"><details ontoggle="ElemCh('reg_40012C00');"><summary>0x40012C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40012C00.15" onclick="ElemClick('fld_40012C00.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40012C00.14" onclick="ElemClick('fld_40012C00.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40012C00.12" onclick="ElemClick('fld_40012C00.12');">
[12]<b style="margin: 20px;">CH2_PWMOUT_EN</b> (def=0x0)    //    Timer channel2 PWM output from PC5 pin is enabled
</li>
<li class="content" name="fld_40012C00.8" onclick="ElemClick('fld_40012C00.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40012C00.7" onclick="ElemClick('fld_40012C00.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40012C00.5" onclick="ElemClick('fld_40012C00.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40012C00.4" onclick="ElemClick('fld_40012C00.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40012C00.3" onclick="ElemClick('fld_40012C00.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40012C00.2" onclick="ElemClick('fld_40012C00.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40012C00.1" onclick="ElemClick('fld_40012C00.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40012C00.0" onclick="ElemClick('fld_40012C00.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C04"><details ontoggle="ElemCh('reg_40012C04');"><summary>0x40012C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40012C04.14" onclick="ElemClick('fld_40012C04.14');">
[14]<b style="margin: 20px;">OIS4</b> (def=0x0)    //    Output Idle state 4
</li>
<li class="content" name="fld_40012C04.13" onclick="ElemClick('fld_40012C04.13');">
[13]<b style="margin: 20px;">OIS3N</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content" name="fld_40012C04.12" onclick="ElemClick('fld_40012C04.12');">
[12]<b style="margin: 20px;">OIS3</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content" name="fld_40012C04.11" onclick="ElemClick('fld_40012C04.11');">
[11]<b style="margin: 20px;">OIS2N</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content" name="fld_40012C04.10" onclick="ElemClick('fld_40012C04.10');">
[10]<b style="margin: 20px;">OIS2</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content" name="fld_40012C04.9" onclick="ElemClick('fld_40012C04.9');">
[9]<b style="margin: 20px;">OIS1N</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content" name="fld_40012C04.8" onclick="ElemClick('fld_40012C04.8');">
[8]<b style="margin: 20px;">OIS1</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content" name="fld_40012C04.7" onclick="ElemClick('fld_40012C04.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40012C04.4" onclick="ElemClick('fld_40012C04.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40012C04.3" onclick="ElemClick('fld_40012C04.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40012C04.2" onclick="ElemClick('fld_40012C04.2');">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Capture/compare control update selection
</li>
<li class="content" name="fld_40012C04.0" onclick="ElemClick('fld_40012C04.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Capture/compare preloaded control
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C08"><details ontoggle="ElemCh('reg_40012C08');"><summary>0x40012C08<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40012C08.15" onclick="ElemClick('fld_40012C08.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40012C08.14" onclick="ElemClick('fld_40012C08.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40012C08.12" onclick="ElemClick('fld_40012C08.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40012C08.8" onclick="ElemClick('fld_40012C08.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40012C08.7" onclick="ElemClick('fld_40012C08.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40012C08.4" onclick="ElemClick('fld_40012C08.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40012C08.0" onclick="ElemClick('fld_40012C08.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C0C"><details ontoggle="ElemCh('reg_40012C0C');"><summary>0x40012C0C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_40012C0C.14" onclick="ElemClick('fld_40012C0C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_40012C0C.13" onclick="ElemClick('fld_40012C0C.13');">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content" name="fld_40012C0C.12" onclick="ElemClick('fld_40012C0C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_40012C0C.11" onclick="ElemClick('fld_40012C0C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_40012C0C.10" onclick="ElemClick('fld_40012C0C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_40012C0C.9" onclick="ElemClick('fld_40012C0C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_40012C0C.8" onclick="ElemClick('fld_40012C0C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_40012C0C.7" onclick="ElemClick('fld_40012C0C.7');">
[7]<b style="margin: 20px;">BIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content" name="fld_40012C0C.6" onclick="ElemClick('fld_40012C0C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_40012C0C.5" onclick="ElemClick('fld_40012C0C.5');">
[5]<b style="margin: 20px;">COMIE</b> (def=0x0)    //    COM interrupt enable
</li>
<li class="content" name="fld_40012C0C.4" onclick="ElemClick('fld_40012C0C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_40012C0C.3" onclick="ElemClick('fld_40012C0C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_40012C0C.2" onclick="ElemClick('fld_40012C0C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_40012C0C.1" onclick="ElemClick('fld_40012C0C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_40012C0C.0" onclick="ElemClick('fld_40012C0C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C10"><details ontoggle="ElemCh('reg_40012C10');"><summary>0x40012C10<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40012C10.12" onclick="ElemClick('fld_40012C10.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40012C10.11" onclick="ElemClick('fld_40012C10.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40012C10.10" onclick="ElemClick('fld_40012C10.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40012C10.9" onclick="ElemClick('fld_40012C10.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40012C10.7" onclick="ElemClick('fld_40012C10.7');">
[7]<b style="margin: 20px;">BIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content" name="fld_40012C10.6" onclick="ElemClick('fld_40012C10.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40012C10.5" onclick="ElemClick('fld_40012C10.5');">
[5]<b style="margin: 20px;">COMIF</b> (def=0x0)    //    COM interrupt flag
</li>
<li class="content" name="fld_40012C10.4" onclick="ElemClick('fld_40012C10.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40012C10.3" onclick="ElemClick('fld_40012C10.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40012C10.2" onclick="ElemClick('fld_40012C10.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40012C10.1" onclick="ElemClick('fld_40012C10.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40012C10.0" onclick="ElemClick('fld_40012C10.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C14"><details ontoggle="ElemCh('reg_40012C14');"><summary>0x40012C14<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40012C14.7" onclick="ElemClick('fld_40012C14.7');">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Break generation
</li>
<li class="content" name="fld_40012C14.6" onclick="ElemClick('fld_40012C14.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40012C14.5" onclick="ElemClick('fld_40012C14.5');">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/Compare control update generation
</li>
<li class="content" name="fld_40012C14.4" onclick="ElemClick('fld_40012C14.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40012C14.3" onclick="ElemClick('fld_40012C14.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40012C14.2" onclick="ElemClick('fld_40012C14.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40012C14.1" onclick="ElemClick('fld_40012C14.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40012C14.0" onclick="ElemClick('fld_40012C14.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C18"><details ontoggle="ElemCh('reg_40012C18');"><summary>0x40012C18<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content" name="fld_40012C18.15" onclick="ElemClick('fld_40012C18.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output Compare 2 clear enable
</li>
<li class="content" name="fld_40012C18.12" onclick="ElemClick('fld_40012C18.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content" name="fld_40012C18.11" onclick="ElemClick('fld_40012C18.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content" name="fld_40012C18.10" onclick="ElemClick('fld_40012C18.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content" name="fld_40012C18.8" onclick="ElemClick('fld_40012C18.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40012C18.7" onclick="ElemClick('fld_40012C18.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output Compare 1 clear enable
</li>
<li class="content" name="fld_40012C18.4" onclick="ElemClick('fld_40012C18.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content" name="fld_40012C18.3" onclick="ElemClick('fld_40012C18.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content" name="fld_40012C18.2" onclick="ElemClick('fld_40012C18.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content" name="fld_40012C18.0" onclick="ElemClick('fld_40012C18.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C18"><details ontoggle="ElemCh('reg_40012C18');"><summary>0x40012C18<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40012C18.12" onclick="ElemClick('fld_40012C18.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40012C18.10" onclick="ElemClick('fld_40012C18.10');">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40012C18.8" onclick="ElemClick('fld_40012C18.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40012C18.4" onclick="ElemClick('fld_40012C18.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40012C18.2" onclick="ElemClick('fld_40012C18.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40012C18.0" onclick="ElemClick('fld_40012C18.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C1C"><details ontoggle="ElemCh('reg_40012C1C');"><summary>0x40012C1C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content" name="fld_40012C1C.15" onclick="ElemClick('fld_40012C1C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_40012C1C.12" onclick="ElemClick('fld_40012C1C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_40012C1C.11" onclick="ElemClick('fld_40012C1C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_40012C1C.10" onclick="ElemClick('fld_40012C1C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_40012C1C.8" onclick="ElemClick('fld_40012C1C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_40012C1C.7" onclick="ElemClick('fld_40012C1C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_40012C1C.4" onclick="ElemClick('fld_40012C1C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_40012C1C.3" onclick="ElemClick('fld_40012C1C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_40012C1C.2" onclick="ElemClick('fld_40012C1C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_40012C1C.0" onclick="ElemClick('fld_40012C1C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C1C"><details ontoggle="ElemCh('reg_40012C1C');"><summary>0x40012C1C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_40012C1C.12" onclick="ElemClick('fld_40012C1C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_40012C1C.10" onclick="ElemClick('fld_40012C1C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_40012C1C.8" onclick="ElemClick('fld_40012C1C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/compare 4 selection
</li>
<li class="content" name="fld_40012C1C.4" onclick="ElemClick('fld_40012C1C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_40012C1C.2" onclick="ElemClick('fld_40012C1C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_40012C1C.0" onclick="ElemClick('fld_40012C1C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C20"><details ontoggle="ElemCh('reg_40012C20');"><summary>0x40012C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40012C20.13" onclick="ElemClick('fld_40012C20.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 4 output Polarity
</li>
<li class="content" name="fld_40012C20.12" onclick="ElemClick('fld_40012C20.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40012C20.11" onclick="ElemClick('fld_40012C20.11');">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40012C20.10" onclick="ElemClick('fld_40012C20.10');">
[10]<b style="margin: 20px;">CC3NE</b> (def=0x0)    //    Capture/Compare 3 complementary output enable
</li>
<li class="content" name="fld_40012C20.9" onclick="ElemClick('fld_40012C20.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40012C20.8" onclick="ElemClick('fld_40012C20.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40012C20.7" onclick="ElemClick('fld_40012C20.7');">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40012C20.6" onclick="ElemClick('fld_40012C20.6');">
[6]<b style="margin: 20px;">CC2NE</b> (def=0x0)    //    Capture/Compare 2 complementary output enable
</li>
<li class="content" name="fld_40012C20.5" onclick="ElemClick('fld_40012C20.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40012C20.4" onclick="ElemClick('fld_40012C20.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40012C20.3" onclick="ElemClick('fld_40012C20.3');">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40012C20.2" onclick="ElemClick('fld_40012C20.2');">
[2]<b style="margin: 20px;">CC1NE</b> (def=0x0)    //    Capture/Compare 1 complementary output enable
</li>
<li class="content" name="fld_40012C20.1" onclick="ElemClick('fld_40012C20.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40012C20.0" onclick="ElemClick('fld_40012C20.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C24"><details ontoggle="ElemCh('reg_40012C24');"><summary>0x40012C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40012C24.0" onclick="ElemClick('fld_40012C24.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C28"><details ontoggle="ElemCh('reg_40012C28');"><summary>0x40012C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40012C28.0" onclick="ElemClick('fld_40012C28.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C2C"><details ontoggle="ElemCh('reg_40012C2C');"><summary>0x40012C2C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_40012C2C.0" onclick="ElemClick('fld_40012C2C.0');">
[0:15]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C30"><details ontoggle="ElemCh('reg_40012C30');"><summary>0x40012C30<b style="margin: 20px;">RPTCR</b>//   repetition counter register</summary>
<ul>
<li class="content" name="fld_40012C30.0" onclick="ElemClick('fld_40012C30.0');">
[0:7]<b style="margin: 20px;">REP</b> (def=0x0)    //    Repetition counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C34"><details ontoggle="ElemCh('reg_40012C34');"><summary>0x40012C34<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40012C34.0" onclick="ElemClick('fld_40012C34.0');">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
<li class="content" name="fld_40012C34.16" onclick="ElemClick('fld_40012C34.16');">
[16]<b style="margin: 20px;">LEVEL1</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C38"><details ontoggle="ElemCh('reg_40012C38');"><summary>0x40012C38<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40012C38.0" onclick="ElemClick('fld_40012C38.0');">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
<li class="content" name="fld_40012C38.16" onclick="ElemClick('fld_40012C38.16');">
[16]<b style="margin: 20px;">LEVEL2</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C3C"><details ontoggle="ElemCh('reg_40012C3C');"><summary>0x40012C3C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_40012C3C.0" onclick="ElemClick('fld_40012C3C.0');">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
<li class="content" name="fld_40012C3C.16" onclick="ElemClick('fld_40012C3C.16');">
[16]<b style="margin: 20px;">LEVEL3</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C40"><details ontoggle="ElemCh('reg_40012C40');"><summary>0x40012C40<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40012C40.0" onclick="ElemClick('fld_40012C40.0');">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
<li class="content" name="fld_40012C40.16" onclick="ElemClick('fld_40012C40.16');">
[16]<b style="margin: 20px;">LEVEL4</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C44"><details ontoggle="ElemCh('reg_40012C44');"><summary>0x40012C44<b style="margin: 20px;">BDTR</b>//   break and dead-time register</summary>
<ul>
<li class="content" name="fld_40012C44.15" onclick="ElemClick('fld_40012C44.15');">
[15]<b style="margin: 20px;">MOE</b> (def=0x0)    //    Main output enable
</li>
<li class="content" name="fld_40012C44.14" onclick="ElemClick('fld_40012C44.14');">
[14]<b style="margin: 20px;">AOE</b> (def=0x0)    //    Automatic output enable
</li>
<li class="content" name="fld_40012C44.13" onclick="ElemClick('fld_40012C44.13');">
[13]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content" name="fld_40012C44.12" onclick="ElemClick('fld_40012C44.12');">
[12]<b style="margin: 20px;">BKE</b> (def=0x0)    //    Break enable
</li>
<li class="content" name="fld_40012C44.11" onclick="ElemClick('fld_40012C44.11');">
[11]<b style="margin: 20px;">OSSR</b> (def=0x0)    //    Off-state selection for Run mode
</li>
<li class="content" name="fld_40012C44.10" onclick="ElemClick('fld_40012C44.10');">
[10]<b style="margin: 20px;">OSSI</b> (def=0x0)    //    Off-state selection for Idle mode
</li>
<li class="content" name="fld_40012C44.8" onclick="ElemClick('fld_40012C44.8');">
[8:9]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock configuration
</li>
<li class="content" name="fld_40012C44.0" onclick="ElemClick('fld_40012C44.0');">
[0:7]<b style="margin: 20px;">DTG</b> (def=0x0)    //    Dead-time generator setup
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C48"><details ontoggle="ElemCh('reg_40012C48');"><summary>0x40012C48<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40012C48.8" onclick="ElemClick('fld_40012C48.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40012C48.0" onclick="ElemClick('fld_40012C48.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C4C"><details ontoggle="ElemCh('reg_40012C4C');"><summary>0x40012C4C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_40012C4C.0" onclick="ElemClick('fld_40012C4C.0');">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C50"><details ontoggle="ElemCh('reg_40012C50');"><summary>0x40012C50<b style="margin: 20px;">AUX1</b>//   Auxiliary configuration register 1</summary>
<ul>
<li class="content" name="fld_40012C50.0" onclick="ElemClick('fld_40012C50.0');">
[0]<b style="margin: 20px;">CAP_ED_CH2</b> (def=0x0)    //    Double-side egde capture is enable for channel2
</li>
<li class="content" name="fld_40012C50.1" onclick="ElemClick('fld_40012C50.1');">
[1]<b style="margin: 20px;">CAP_ED_CH3</b> (def=0x0)    //    Double-side egde capture is enable for channel3
</li>
<li class="content" name="fld_40012C50.2" onclick="ElemClick('fld_40012C50.2');">
[2]<b style="margin: 20px;">CAP_ED_CH4</b> (def=0x0)    //    Double-side egde capture is enable for channel4
</li>
<li class="content" name="fld_40012C50.3" onclick="ElemClick('fld_40012C50.3');">
[3]<b style="margin: 20px;">CMS_SPEC</b> (def=0x0)    //    center-symmetric mode moves down to the function
</li>
<li class="content" name="fld_40012C50.5" onclick="ElemClick('fld_40012C50.5');">
[5]<b style="margin: 20px;">OC5PE</b> (def=0x0)    //    compare register 5 preload enable
</li>
<li class="content" name="fld_40012C50.6" onclick="ElemClick('fld_40012C50.6');">
[6]<b style="margin: 20px;">OC6PE</b> (def=0x0)    //    compare register 6 preload enable
</li>
<li class="content" name="fld_40012C50.7" onclick="ElemClick('fld_40012C50.7');">
[7]<b style="margin: 20px;">OC7PE</b> (def=0x0)    //    compare register 7 preload enable
</li>
<li class="content" name="fld_40012C50.8" onclick="ElemClick('fld_40012C50.8');">
[8]<b style="margin: 20px;">OC8PE</b> (def=0x0)    //    compare register 8 preload enable
</li>
<li class="content" name="fld_40012C50.9" onclick="ElemClick('fld_40012C50.9');">
[9]<b style="margin: 20px;">CC5DE</b> (def=0x0)    //    Enable DMA request for compare channel 5 
</li>
<li class="content" name="fld_40012C50.10" onclick="ElemClick('fld_40012C50.10');">
[10]<b style="margin: 20px;">ADC_CAP</b> (def=0x0)    //    capture the ADC module signal edge function enabled
</li>
<li class="content" name="fld_40012C50.11" onclick="ElemClick('fld_40012C50.11');">
[11]<b style="margin: 20px;">CC1N_SPEC_EN</b> (def=0x0)    //    channel 1 complementary channel outputs independent PWM function enabled in the edge aligned mo
</li>
<li class="content" name="fld_40012C50.12" onclick="ElemClick('fld_40012C50.12');">
[12]<b style="margin: 20px;">CC2N_SPEC_EN</b> (def=0x0)    //    channel 2 complementary channel outputs independent PWM function enabled in the edge aligned mo
</li>
<li class="content" name="fld_40012C50.13" onclick="ElemClick('fld_40012C50.13');">
[13]<b style="margin: 20px;">CC3N_SPEC_EN</b> (def=0x0)    //    channel 3 complementary channel outputs independent PWM function enabled in the edge aligned mo
</li>
<li class="content" name="fld_40012C50.14" onclick="ElemClick('fld_40012C50.14');">
[14]<b style="margin: 20px;">HSCK_MODE</b> (def=0x0)    //    counter clock is selected to enable the PLL clock
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C54"><details ontoggle="ElemCh('reg_40012C54');"><summary>0x40012C54<b style="margin: 20px;">AUX2</b>//   Auxiliary configuration register 2</summary>
<ul>
<li class="content" name="fld_40012C54.0" onclick="ElemClick('fld_40012C54.0');">
[0:7]<b style="margin: 20px;">DT_VLU2</b> (def=0x0)    //    set dead zone time asymmetry fraction
</li>
<li class="content" name="fld_40012C54.8" onclick="ElemClick('fld_40012C54.8');">
[8]<b style="margin: 20px;">DTP_MODE</b> (def=0x0)    //    enable DT_VLU2
</li>
<li class="content" name="fld_40012C54.9" onclick="ElemClick('fld_40012C54.9');">
[9]<b style="margin: 20px;">DTN_MODE</b> (def=0x0)    //    enable DT_VLU2
</li>
<li class="content" name="fld_40012C54.10" onclick="ElemClick('fld_40012C54.10');">
[10]<b style="margin: 20px;">OC5M</b> (def=0x0)    //    compare channel 5 mode bit
</li>
<li class="content" name="fld_40012C54.11" onclick="ElemClick('fld_40012C54.11');">
[11]<b style="margin: 20px;">OC5CE</b> (def=0x0)    //    compare channel 5 to reset to enable the position
</li>
<li class="content" name="fld_40012C54.12" onclick="ElemClick('fld_40012C54.12');">
[12]<b style="margin: 20px;">OC1NM</b> (def=0x0)    //    channel 1 complementary channel outputs the independent PWM mode setting bit
</li>
<li class="content" name="fld_40012C54.13" onclick="ElemClick('fld_40012C54.13');">
[13]<b style="margin: 20px;">OC2NM</b> (def=0x0)    //    channel 2 complementary channel outputs the independent PWM mode setting bit
</li>
<li class="content" name="fld_40012C54.14" onclick="ElemClick('fld_40012C54.14');">
[14]<b style="margin: 20px;">OC3NM</b> (def=0x0)    //    channel 3 complementary channel outputs the independent PWM mode setting bit
</li>
<li class="content" name="fld_40012C54.15" onclick="ElemClick('fld_40012C54.15');">
[15]<b style="margin: 20px;">CC5P</b> (def=0x0)    //    channel 5 output the polarity configuration bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C58"><details ontoggle="ElemCh('reg_40012C58');"><summary>0x40012C58<b style="margin: 20px;">CH5CVR</b>//   compare register 5</summary>
<ul>
<li class="content" name="fld_40012C58.0" onclick="ElemClick('fld_40012C58.0');">
[0:15]<b style="margin: 20px;">CH5CVR</b> (def=0x0)    //    Compare 5 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C5C"><details ontoggle="ElemCh('reg_40012C5C');"><summary>0x40012C5C<b style="margin: 20px;">CH6CVR</b>//   compare register 6</summary>
<ul>
<li class="content" name="fld_40012C5C.0" onclick="ElemClick('fld_40012C5C.0');">
[0:15]<b style="margin: 20px;">CH6CVR</b> (def=0x0)    //    Compare 6 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C60"><details ontoggle="ElemCh('reg_40012C60');"><summary>0x40012C60<b style="margin: 20px;">CH7CVR</b>//   compare register 7</summary>
<ul>
<li class="content" name="fld_40012C60.0" onclick="ElemClick('fld_40012C60.0');">
[0:15]<b style="margin: 20px;">CH7CVR</b> (def=0x0)    //    Compare 7 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C64"><details ontoggle="ElemCh('reg_40012C64');"><summary>0x40012C64<b style="margin: 20px;">CH8CVR</b>//   compare register 8</summary>
<ul>
<li class="content" name="fld_40012C64.0" onclick="ElemClick('fld_40012C64.0');">
[0:15]<b style="margin: 20px;">CH8CVR</b> (def=0x0)    //    Compare 8 value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40012C00.34" onclick="ElemClick('isr_40012C00.34');">[34]  <b>TIM1BRK</b>    //    TIM1 Break interrupt</li>
<li class="content" name="isr_40012C00.35" onclick="ElemClick('isr_40012C00.35');">[35]  <b>TIM1UP</b>    //    TIM1 Update interrupt</li>
<li class="content" name="isr_40012C00.36" onclick="ElemClick('isr_40012C00.36');">[36]  <b>TIM1TRG</b>    //    TIM1 Trigger and Commutation interrupts</li>
<li class="content" name="isr_40012C00.37" onclick="ElemClick('isr_40012C00.37');">[37]  <b>TIM1CC</b>    //    TIM1 Capture Compare interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40000000"><details ontoggle="ElemCh('per_40000000');"><summary>0x40000000<b style="margin: 20px;">TIM2</b>// General purpose timer</summary>
<ul>
<li class="content" name="reg_40000000"><details ontoggle="ElemCh('reg_40000000');"><summary>0x40000000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40000000.15" onclick="ElemClick('fld_40000000.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40000000.14" onclick="ElemClick('fld_40000000.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40000000.8" onclick="ElemClick('fld_40000000.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40000000.7" onclick="ElemClick('fld_40000000.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40000000.5" onclick="ElemClick('fld_40000000.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40000000.4" onclick="ElemClick('fld_40000000.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40000000.3" onclick="ElemClick('fld_40000000.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40000000.2" onclick="ElemClick('fld_40000000.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40000000.1" onclick="ElemClick('fld_40000000.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40000000.0" onclick="ElemClick('fld_40000000.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000004"><details ontoggle="ElemCh('reg_40000004');"><summary>0x40000004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40000004.0" onclick="ElemClick('fld_40000004.0');">
[0]<b style="margin: 20px;">CAP_ED_CH2</b> (def=0x0)    //    Double-side egde capture is enable for channel2
</li>
<li class="content" name="fld_40000004.1" onclick="ElemClick('fld_40000004.1');">
[1]<b style="margin: 20px;">CAP_ED_CH3</b> (def=0x0)    //    Double-side egde capture is enable for channel3
</li>
<li class="content" name="fld_40000004.2" onclick="ElemClick('fld_40000004.2');">
[2]<b style="margin: 20px;">CAP_ED_CH4</b> (def=0x0)    //    Double-side egde capture is enable for channel4
</li>
<li class="content" name="fld_40000004.3" onclick="ElemClick('fld_40000004.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40000004.4" onclick="ElemClick('fld_40000004.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40000004.7" onclick="ElemClick('fld_40000004.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40000004.8" onclick="ElemClick('fld_40000004.8');">
[8]<b style="margin: 20px;">ADC_CAP</b> (def=0x0)    //    capture the ADC module signal edge function enabled
</li>
<li class="content" name="fld_40000004.9" onclick="ElemClick('fld_40000004.9');">
[9]<b style="margin: 20px;">HSCK_MODE</b> (def=0x0)    //    counter clock is selected to enable the PLL clock
</li>
</ul>
</details></li>
<li class="content" name="reg_40000008"><details ontoggle="ElemCh('reg_40000008');"><summary>0x40000008<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40000008.15" onclick="ElemClick('fld_40000008.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40000008.14" onclick="ElemClick('fld_40000008.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40000008.12" onclick="ElemClick('fld_40000008.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40000008.8" onclick="ElemClick('fld_40000008.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40000008.7" onclick="ElemClick('fld_40000008.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40000008.4" onclick="ElemClick('fld_40000008.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40000008.0" onclick="ElemClick('fld_40000008.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000000C"><details ontoggle="ElemCh('reg_4000000C');"><summary>0x4000000C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_4000000C.14" onclick="ElemClick('fld_4000000C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_4000000C.12" onclick="ElemClick('fld_4000000C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_4000000C.11" onclick="ElemClick('fld_4000000C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_4000000C.10" onclick="ElemClick('fld_4000000C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_4000000C.9" onclick="ElemClick('fld_4000000C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_4000000C.8" onclick="ElemClick('fld_4000000C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_4000000C.6" onclick="ElemClick('fld_4000000C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_4000000C.4" onclick="ElemClick('fld_4000000C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_4000000C.3" onclick="ElemClick('fld_4000000C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_4000000C.2" onclick="ElemClick('fld_4000000C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_4000000C.1" onclick="ElemClick('fld_4000000C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_4000000C.0" onclick="ElemClick('fld_4000000C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000010"><details ontoggle="ElemCh('reg_40000010');"><summary>0x40000010<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40000010.12" onclick="ElemClick('fld_40000010.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40000010.11" onclick="ElemClick('fld_40000010.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40000010.10" onclick="ElemClick('fld_40000010.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40000010.9" onclick="ElemClick('fld_40000010.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40000010.6" onclick="ElemClick('fld_40000010.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40000010.4" onclick="ElemClick('fld_40000010.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40000010.3" onclick="ElemClick('fld_40000010.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40000010.2" onclick="ElemClick('fld_40000010.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40000010.1" onclick="ElemClick('fld_40000010.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40000010.0" onclick="ElemClick('fld_40000010.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40000014"><details ontoggle="ElemCh('reg_40000014');"><summary>0x40000014<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40000014.6" onclick="ElemClick('fld_40000014.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40000014.4" onclick="ElemClick('fld_40000014.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40000014.3" onclick="ElemClick('fld_40000014.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40000014.2" onclick="ElemClick('fld_40000014.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40000014.1" onclick="ElemClick('fld_40000014.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40000014.0" onclick="ElemClick('fld_40000014.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40000018"><details ontoggle="ElemCh('reg_40000018');"><summary>0x40000018<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content" name="fld_40000018.15" onclick="ElemClick('fld_40000018.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content" name="fld_40000018.12" onclick="ElemClick('fld_40000018.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare channel 2 mode
</li>
<li class="content" name="fld_40000018.11" onclick="ElemClick('fld_40000018.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Compare capture register 1 preload enable
</li>
<li class="content" name="fld_40000018.10" onclick="ElemClick('fld_40000018.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare channel 2 fast enable
</li>
<li class="content" name="fld_40000018.8" onclick="ElemClick('fld_40000018.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare channel 2 input selection
</li>
<li class="content" name="fld_40000018.7" onclick="ElemClick('fld_40000018.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content" name="fld_40000018.4" onclick="ElemClick('fld_40000018.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content" name="fld_40000018.3" onclick="ElemClick('fld_40000018.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content" name="fld_40000018.2" onclick="ElemClick('fld_40000018.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content" name="fld_40000018.0" onclick="ElemClick('fld_40000018.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000018"><details ontoggle="ElemCh('reg_40000018');"><summary>0x40000018<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40000018.12" onclick="ElemClick('fld_40000018.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40000018.10" onclick="ElemClick('fld_40000018.10');">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40000018.8" onclick="ElemClick('fld_40000018.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content" name="fld_40000018.4" onclick="ElemClick('fld_40000018.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40000018.2" onclick="ElemClick('fld_40000018.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40000018.0" onclick="ElemClick('fld_40000018.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000001C"><details ontoggle="ElemCh('reg_4000001C');"><summary>0x4000001C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content" name="fld_4000001C.15" onclick="ElemClick('fld_4000001C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_4000001C.12" onclick="ElemClick('fld_4000001C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_4000001C.11" onclick="ElemClick('fld_4000001C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_4000001C.10" onclick="ElemClick('fld_4000001C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_4000001C.8" onclick="ElemClick('fld_4000001C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4000001C.7" onclick="ElemClick('fld_4000001C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_4000001C.4" onclick="ElemClick('fld_4000001C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_4000001C.3" onclick="ElemClick('fld_4000001C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_4000001C.2" onclick="ElemClick('fld_4000001C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_4000001C.0" onclick="ElemClick('fld_4000001C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000001C"><details ontoggle="ElemCh('reg_4000001C');"><summary>0x4000001C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_4000001C.12" onclick="ElemClick('fld_4000001C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_4000001C.10" onclick="ElemClick('fld_4000001C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_4000001C.8" onclick="ElemClick('fld_4000001C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/compare 4 selection
</li>
<li class="content" name="fld_4000001C.4" onclick="ElemClick('fld_4000001C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_4000001C.2" onclick="ElemClick('fld_4000001C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_4000001C.0" onclick="ElemClick('fld_4000001C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000020"><details ontoggle="ElemCh('reg_40000020');"><summary>0x40000020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40000020.13" onclick="ElemClick('fld_40000020.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40000020.12" onclick="ElemClick('fld_40000020.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40000020.9" onclick="ElemClick('fld_40000020.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40000020.8" onclick="ElemClick('fld_40000020.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40000020.5" onclick="ElemClick('fld_40000020.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40000020.4" onclick="ElemClick('fld_40000020.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40000020.1" onclick="ElemClick('fld_40000020.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40000020.0" onclick="ElemClick('fld_40000020.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000024"><details ontoggle="ElemCh('reg_40000024');"><summary>0x40000024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40000024.0" onclick="ElemClick('fld_40000024.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000028"><details ontoggle="ElemCh('reg_40000028');"><summary>0x40000028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40000028.0" onclick="ElemClick('fld_40000028.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000002C"><details ontoggle="ElemCh('reg_4000002C');"><summary>0x4000002C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_4000002C.0" onclick="ElemClick('fld_4000002C.0');">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000034"><details ontoggle="ElemCh('reg_40000034');"><summary>0x40000034<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40000034.0" onclick="ElemClick('fld_40000034.0');">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
<li class="content" name="fld_40000034.16" onclick="ElemClick('fld_40000034.16');">
[16]<b style="margin: 20px;">LEVEL1</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000038"><details ontoggle="ElemCh('reg_40000038');"><summary>0x40000038<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40000038.0" onclick="ElemClick('fld_40000038.0');">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
<li class="content" name="fld_40000038.16" onclick="ElemClick('fld_40000038.16');">
[16]<b style="margin: 20px;">LEVEL2</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4000003C"><details ontoggle="ElemCh('reg_4000003C');"><summary>0x4000003C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_4000003C.0" onclick="ElemClick('fld_4000003C.0');">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare 3 value
</li>
<li class="content" name="fld_4000003C.16" onclick="ElemClick('fld_4000003C.16');">
[16]<b style="margin: 20px;">LEVEL3</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000040"><details ontoggle="ElemCh('reg_40000040');"><summary>0x40000040<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40000040.0" onclick="ElemClick('fld_40000040.0');">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare 4 value
</li>
<li class="content" name="fld_40000040.16" onclick="ElemClick('fld_40000040.16');">
[16]<b style="margin: 20px;">LEVEL4</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000044"><details ontoggle="ElemCh('reg_40000044');"><summary>0x40000044<b style="margin: 20px;">DTCR</b>//   Dead zone function configures the register</summary>
<ul>
<li class="content" name="fld_40000044.12" onclick="ElemClick('fld_40000044.12');">
[12:15]<b style="margin: 20px;">DT2</b> (def=0x0)    //    TIMER2 channel2 dead-time setting
</li>
<li class="content" name="fld_40000044.8" onclick="ElemClick('fld_40000044.8');">
[8:11]<b style="margin: 20px;">DT1</b> (def=0x0)    //    TIMER2 channel1 dead-time setting
</li>
<li class="content" name="fld_40000044.6" onclick="ElemClick('fld_40000044.6');">
[6]<b style="margin: 20px;">DT_DIV</b> (def=0x0)    //    dead-time counts clock frequency division
</li>
<li class="content" name="fld_40000044.5" onclick="ElemClick('fld_40000044.5');">
[5]<b style="margin: 20px;">DT2N_P</b> (def=0x0)    //    Channel2 complements the channel output polarity setting bit
</li>
<li class="content" name="fld_40000044.4" onclick="ElemClick('fld_40000044.4');">
[4]<b style="margin: 20px;">DT2_P</b> (def=0x0)    //    Channel2 output polarity setting bit
</li>
<li class="content" name="fld_40000044.3" onclick="ElemClick('fld_40000044.3');">
[3]<b style="margin: 20px;">DT1N_P</b> (def=0x0)    //    Channel1 complements the channel output polarity setting bit
</li>
<li class="content" name="fld_40000044.2" onclick="ElemClick('fld_40000044.2');">
[2]<b style="margin: 20px;">DT1_P</b> (def=0x0)    //    Channel1 output polarity setting bit
</li>
<li class="content" name="fld_40000044.1" onclick="ElemClick('fld_40000044.1');">
[1]<b style="margin: 20px;">OC2N_EN</b> (def=0x0)    //    Channel2 and complementary channels output tne enable bit
</li>
<li class="content" name="fld_40000044.0" onclick="ElemClick('fld_40000044.0');">
[0]<b style="margin: 20px;">OC1N_EN</b> (def=0x0)    //    Channel1 and complementary channels output tne enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000048"><details ontoggle="ElemCh('reg_40000048');"><summary>0x40000048<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40000048.8" onclick="ElemClick('fld_40000048.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40000048.0" onclick="ElemClick('fld_40000048.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000004C"><details ontoggle="ElemCh('reg_4000004C');"><summary>0x4000004C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_4000004C.0" onclick="ElemClick('fld_4000004C.0');">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40000000.38" onclick="ElemClick('isr_40000000.38');">[38]  <b>TIM2</b>    //    TIM2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40000400"><details ontoggle="ElemCh('per_40000400');"><summary>0x40000400<b style="margin: 20px;">TIM3</b>// Streamlined Timer</summary>
<ul>
<li class="content" name="reg_40000400"><details ontoggle="ElemCh('reg_40000400');"><summary>0x40000400<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40000400.15" onclick="ElemClick('fld_40000400.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40000400.14" onclick="ElemClick('fld_40000400.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40000400.11" onclick="ElemClick('fld_40000400.11');">
[11]<b style="margin: 20px;">CO2NE</b> (def=0x0)    //    complementary output with dead zone enabled
</li>
<li class="content" name="fld_40000400.10" onclick="ElemClick('fld_40000400.10');">
[10]<b style="margin: 20px;">CO1NE</b> (def=0x0)    //    complementary output with dead zone enabled
</li>
<li class="content" name="fld_40000400.8" onclick="ElemClick('fld_40000400.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40000400.7" onclick="ElemClick('fld_40000400.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40000400.3" onclick="ElemClick('fld_40000400.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40000400.2" onclick="ElemClick('fld_40000400.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40000400.1" onclick="ElemClick('fld_40000400.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40000400.0" onclick="ElemClick('fld_40000400.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000408"><details ontoggle="ElemCh('reg_40000408');"><summary>0x40000408<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40000408.12" onclick="ElemClick('fld_40000408.12');">
[12:15]<b style="margin: 20px;">DT2</b> (def=0x0)    //    TIMER3 channel2 dead-time setting
</li>
<li class="content" name="fld_40000408.8" onclick="ElemClick('fld_40000408.8');">
[8:11]<b style="margin: 20px;">DT1</b> (def=0x0)    //    TIMER3 channel1 dead-time setting
</li>
<li class="content" name="fld_40000408.4" onclick="ElemClick('fld_40000408.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40000408.0" onclick="ElemClick('fld_40000408.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000040C"><details ontoggle="ElemCh('reg_4000040C');"><summary>0x4000040C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_4000040C.14" onclick="ElemClick('fld_4000040C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_4000040C.11" onclick="ElemClick('fld_4000040C.11');">
[11]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_4000040C.10" onclick="ElemClick('fld_4000040C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_4000040C.9" onclick="ElemClick('fld_4000040C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_4000040C.8" onclick="ElemClick('fld_4000040C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_4000040C.6" onclick="ElemClick('fld_4000040C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_4000040C.2" onclick="ElemClick('fld_4000040C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_4000040C.1" onclick="ElemClick('fld_4000040C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_4000040C.0" onclick="ElemClick('fld_4000040C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000410"><details ontoggle="ElemCh('reg_40000410');"><summary>0x40000410<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40000410.10" onclick="ElemClick('fld_40000410.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40000410.9" onclick="ElemClick('fld_40000410.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40000410.6" onclick="ElemClick('fld_40000410.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40000410.2" onclick="ElemClick('fld_40000410.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40000410.1" onclick="ElemClick('fld_40000410.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40000410.0" onclick="ElemClick('fld_40000410.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40000414"><details ontoggle="ElemCh('reg_40000414');"><summary>0x40000414<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40000414.6" onclick="ElemClick('fld_40000414.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40000414.2" onclick="ElemClick('fld_40000414.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40000414.1" onclick="ElemClick('fld_40000414.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40000414.0" onclick="ElemClick('fld_40000414.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40000418"><details ontoggle="ElemCh('reg_40000418');"><summary>0x40000418<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content" name="fld_40000418.12" onclick="ElemClick('fld_40000418.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare channel 2 mode
</li>
<li class="content" name="fld_40000418.11" onclick="ElemClick('fld_40000418.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Compare capture register 1 preload enable
</li>
<li class="content" name="fld_40000418.10" onclick="ElemClick('fld_40000418.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare channel 2 fast enable
</li>
<li class="content" name="fld_40000418.8" onclick="ElemClick('fld_40000418.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare channel 2 input selection
</li>
<li class="content" name="fld_40000418.4" onclick="ElemClick('fld_40000418.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content" name="fld_40000418.3" onclick="ElemClick('fld_40000418.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content" name="fld_40000418.2" onclick="ElemClick('fld_40000418.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content" name="fld_40000418.0" onclick="ElemClick('fld_40000418.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000418"><details ontoggle="ElemCh('reg_40000418');"><summary>0x40000418<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40000418.12" onclick="ElemClick('fld_40000418.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40000418.10" onclick="ElemClick('fld_40000418.10');">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40000418.8" onclick="ElemClick('fld_40000418.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content" name="fld_40000418.4" onclick="ElemClick('fld_40000418.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40000418.2" onclick="ElemClick('fld_40000418.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40000418.0" onclick="ElemClick('fld_40000418.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000420"><details ontoggle="ElemCh('reg_40000420');"><summary>0x40000420<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40000420.13" onclick="ElemClick('fld_40000420.13');">
[13]<b style="margin: 20px;">HSCK_MODE</b> (def=0x0)    //    counter clock is selected to enable the PLL clock
</li>
<li class="content" name="fld_40000420.12" onclick="ElemClick('fld_40000420.12');">
[12]<b style="margin: 20px;">DT_DIV</b> (def=0x0)    //    dead-time counts clock frequency division
</li>
<li class="content" name="fld_40000420.11" onclick="ElemClick('fld_40000420.11');">
[11]<b style="margin: 20px;">ADC_CAP</b> (def=0x0)    //    capture the ADC module signal edge function enabled
</li>
<li class="content" name="fld_40000420.10" onclick="ElemClick('fld_40000420.10');">
[10]<b style="margin: 20px;">CAP_ED</b> (def=0x0)    //    Double-side egde capture is enable for channel2
</li>
<li class="content" name="fld_40000420.9" onclick="ElemClick('fld_40000420.9');">
[9]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Channel2 cpmplementary output Polarity setting
</li>
<li class="content" name="fld_40000420.8" onclick="ElemClick('fld_40000420.8');">
[8]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Channel1 cpmplementary output Polarity setting
</li>
<li class="content" name="fld_40000420.7" onclick="ElemClick('fld_40000420.7');">
[7]<b style="margin: 20px;">CO2P</b> (def=0x0)    //    Channel2 output Polarity setting
</li>
<li class="content" name="fld_40000420.6" onclick="ElemClick('fld_40000420.6');">
[6]<b style="margin: 20px;">CO1P</b> (def=0x0)    //    Channel2 output Polarity setting
</li>
<li class="content" name="fld_40000420.5" onclick="ElemClick('fld_40000420.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40000420.4" onclick="ElemClick('fld_40000420.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40000420.1" onclick="ElemClick('fld_40000420.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40000420.0" onclick="ElemClick('fld_40000420.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000424"><details ontoggle="ElemCh('reg_40000424');"><summary>0x40000424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40000424.0" onclick="ElemClick('fld_40000424.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000428"><details ontoggle="ElemCh('reg_40000428');"><summary>0x40000428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40000428.0" onclick="ElemClick('fld_40000428.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000042C"><details ontoggle="ElemCh('reg_4000042C');"><summary>0x4000042C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_4000042C.0" onclick="ElemClick('fld_4000042C.0');">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000434"><details ontoggle="ElemCh('reg_40000434');"><summary>0x40000434<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40000434.0" onclick="ElemClick('fld_40000434.0');">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
<li class="content" name="fld_40000434.16" onclick="ElemClick('fld_40000434.16');">
[16]<b style="margin: 20px;">LEVEL1</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000438"><details ontoggle="ElemCh('reg_40000438');"><summary>0x40000438<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40000438.0" onclick="ElemClick('fld_40000438.0');">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
<li class="content" name="fld_40000438.16" onclick="ElemClick('fld_40000438.16');">
[16]<b style="margin: 20px;">LEVEL2</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40000400.43" onclick="ElemClick('isr_40000400.43');">[43]  <b>TIM3</b>    //    TIM3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40005400"><details ontoggle="ElemCh('per_40005400');"><summary>0x40005400<b style="margin: 20px;">I2C1</b>// Inter integrated circuit</summary>
<ul>
<li class="content" name="reg_40005400"><details ontoggle="ElemCh('reg_40005400');"><summary>0x40005400<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_40005400.15" onclick="ElemClick('fld_40005400.15');">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content" name="fld_40005400.12" onclick="ElemClick('fld_40005400.12');">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content" name="fld_40005400.11" onclick="ElemClick('fld_40005400.11');">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content" name="fld_40005400.10" onclick="ElemClick('fld_40005400.10');">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content" name="fld_40005400.9" onclick="ElemClick('fld_40005400.9');">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content" name="fld_40005400.8" onclick="ElemClick('fld_40005400.8');">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content" name="fld_40005400.7" onclick="ElemClick('fld_40005400.7');">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content" name="fld_40005400.6" onclick="ElemClick('fld_40005400.6');">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content" name="fld_40005400.5" onclick="ElemClick('fld_40005400.5');">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content" name="fld_40005400.0" onclick="ElemClick('fld_40005400.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005404"><details ontoggle="ElemCh('reg_40005404');"><summary>0x40005404<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40005404.12" onclick="ElemClick('fld_40005404.12');">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content" name="fld_40005404.11" onclick="ElemClick('fld_40005404.11');">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content" name="fld_40005404.10" onclick="ElemClick('fld_40005404.10');">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content" name="fld_40005404.9" onclick="ElemClick('fld_40005404.9');">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content" name="fld_40005404.8" onclick="ElemClick('fld_40005404.8');">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40005404.0" onclick="ElemClick('fld_40005404.0');">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content" name="reg_40005408"><details ontoggle="ElemCh('reg_40005408');"><summary>0x40005408<b style="margin: 20px;">OADDR1</b>//   Own address register 1</summary>
<ul>
<li class="content" name="fld_40005408.15" onclick="ElemClick('fld_40005408.15');">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content" name="fld_40005408.8" onclick="ElemClick('fld_40005408.8');">
[8:9]<b style="margin: 20px;">ADD9_8</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40005408.1" onclick="ElemClick('fld_40005408.1');">
[1:7]<b style="margin: 20px;">ADD7_1</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40005408.0" onclick="ElemClick('fld_40005408.0');">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000540C"><details ontoggle="ElemCh('reg_4000540C');"><summary>0x4000540C<b style="margin: 20px;">OADDR2</b>//   Own address register 2</summary>
<ul>
<li class="content" name="fld_4000540C.1" onclick="ElemClick('fld_4000540C.1');">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_4000540C.0" onclick="ElemClick('fld_4000540C.0');">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005410"><details ontoggle="ElemCh('reg_40005410');"><summary>0x40005410<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40005410.0" onclick="ElemClick('fld_40005410.0');">
[0:7]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40005414"><details ontoggle="ElemCh('reg_40005414');"><summary>0x40005414<b style="margin: 20px;">STAR1</b>//   Status register 1</summary>
<ul>
<li class="content" name="fld_40005414.12" onclick="ElemClick('fld_40005414.12');">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content" name="fld_40005414.11" onclick="ElemClick('fld_40005414.11');">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content" name="fld_40005414.10" onclick="ElemClick('fld_40005414.10');">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content" name="fld_40005414.9" onclick="ElemClick('fld_40005414.9');">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content" name="fld_40005414.8" onclick="ElemClick('fld_40005414.8');">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content" name="fld_40005414.7" onclick="ElemClick('fld_40005414.7');">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content" name="fld_40005414.6" onclick="ElemClick('fld_40005414.6');">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content" name="fld_40005414.4" onclick="ElemClick('fld_40005414.4');">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content" name="fld_40005414.3" onclick="ElemClick('fld_40005414.3');">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content" name="fld_40005414.2" onclick="ElemClick('fld_40005414.2');">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content" name="fld_40005414.1" onclick="ElemClick('fld_40005414.1');">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content" name="fld_40005414.0" onclick="ElemClick('fld_40005414.0');">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_40005418"><details ontoggle="ElemCh('reg_40005418');"><summary>0x40005418<b style="margin: 20px;">STAR2</b>//   Status register 2</summary>
<ul>
<li class="content" name="fld_40005418.8" onclick="ElemClick('fld_40005418.8');">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content" name="fld_40005418.7" onclick="ElemClick('fld_40005418.7');">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content" name="fld_40005418.4" onclick="ElemClick('fld_40005418.4');">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content" name="fld_40005418.2" onclick="ElemClick('fld_40005418.2');">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content" name="fld_40005418.1" onclick="ElemClick('fld_40005418.1');">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content" name="fld_40005418.0" onclick="ElemClick('fld_40005418.0');">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content" name="reg_4000541C"><details ontoggle="ElemCh('reg_4000541C');"><summary>0x4000541C<b style="margin: 20px;">CKCFGR</b>//   Clock control register</summary>
<ul>
<li class="content" name="fld_4000541C.15" onclick="ElemClick('fld_4000541C.15');">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content" name="fld_4000541C.14" onclick="ElemClick('fld_4000541C.14');">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content" name="fld_4000541C.0" onclick="ElemClick('fld_4000541C.0');">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40005400.30" onclick="ElemClick('isr_40005400.30');">[30]  <b>I2C1_EV</b>    //    I2C1 event interrupt</li>
<li class="content" name="isr_40005400.31" onclick="ElemClick('isr_40005400.31');">[31]  <b>I2C1_ER</b>    //    I2C1 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40013800"><details ontoggle="ElemCh('per_40013800');"><summary>0x40013800<b style="margin: 20px;">UART1</b>// Universal asynchronous receiver transmitter</summary>
<ul>
<li class="content" name="reg_40013800"><details ontoggle="ElemCh('reg_40013800');"><summary>0x40013800<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40013800.10" onclick="ElemClick('fld_40013800.10');">
[10]<b style="margin: 20px;">RX_BUSY</b> (def=0x0)    //    receive status indication bit
</li>
<li class="content" name="fld_40013800.9" onclick="ElemClick('fld_40013800.9');">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content" name="fld_40013800.8" onclick="ElemClick('fld_40013800.8');">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content" name="fld_40013800.7" onclick="ElemClick('fld_40013800.7');">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content" name="fld_40013800.6" onclick="ElemClick('fld_40013800.6');">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content" name="fld_40013800.5" onclick="ElemClick('fld_40013800.5');">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content" name="fld_40013800.4" onclick="ElemClick('fld_40013800.4');">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content" name="fld_40013800.3" onclick="ElemClick('fld_40013800.3');">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content" name="fld_40013800.2" onclick="ElemClick('fld_40013800.2');">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content" name="fld_40013800.1" onclick="ElemClick('fld_40013800.1');">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content" name="fld_40013800.0" onclick="ElemClick('fld_40013800.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content" name="reg_40013804"><details ontoggle="ElemCh('reg_40013804');"><summary>0x40013804<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40013804.0" onclick="ElemClick('fld_40013804.0');">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013808"><details ontoggle="ElemCh('reg_40013808');"><summary>0x40013808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content" name="fld_40013808.4" onclick="ElemClick('fld_40013808.4');">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of UARTDIV
</li>
<li class="content" name="fld_40013808.0" onclick="ElemClick('fld_40013808.0');">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of UARTDIV
</li>
</ul>
</details></li>
<li class="content" name="reg_4001380C"><details ontoggle="ElemCh('reg_4001380C');"><summary>0x4001380C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_4001380C.13" onclick="ElemClick('fld_4001380C.13');">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    UART enable
</li>
<li class="content" name="fld_4001380C.12" onclick="ElemClick('fld_4001380C.12');">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content" name="fld_4001380C.11" onclick="ElemClick('fld_4001380C.11');">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content" name="fld_4001380C.10" onclick="ElemClick('fld_4001380C.10');">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content" name="fld_4001380C.9" onclick="ElemClick('fld_4001380C.9');">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content" name="fld_4001380C.8" onclick="ElemClick('fld_4001380C.8');">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content" name="fld_4001380C.7" onclick="ElemClick('fld_4001380C.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content" name="fld_4001380C.6" onclick="ElemClick('fld_4001380C.6');">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content" name="fld_4001380C.5" onclick="ElemClick('fld_4001380C.5');">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content" name="fld_4001380C.4" onclick="ElemClick('fld_4001380C.4');">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content" name="fld_4001380C.3" onclick="ElemClick('fld_4001380C.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_4001380C.2" onclick="ElemClick('fld_4001380C.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_4001380C.1" onclick="ElemClick('fld_4001380C.1');">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content" name="fld_4001380C.0" onclick="ElemClick('fld_4001380C.0');">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content" name="reg_40013810"><details ontoggle="ElemCh('reg_40013810');"><summary>0x40013810<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40013810.14" onclick="ElemClick('fld_40013810.14');">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content" name="fld_40013810.12" onclick="ElemClick('fld_40013810.12');">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content" name="fld_40013810.6" onclick="ElemClick('fld_40013810.6');">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content" name="fld_40013810.5" onclick="ElemClick('fld_40013810.5');">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content" name="fld_40013810.0" onclick="ElemClick('fld_40013810.0');">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the UART node
</li>
</ul>
</details></li>
<li class="content" name="reg_40013814"><details ontoggle="ElemCh('reg_40013814');"><summary>0x40013814<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content" name="fld_40013814.10" onclick="ElemClick('fld_40013814.10');">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content" name="fld_40013814.9" onclick="ElemClick('fld_40013814.9');">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content" name="fld_40013814.8" onclick="ElemClick('fld_40013814.8');">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content" name="fld_40013814.7" onclick="ElemClick('fld_40013814.7');">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content" name="fld_40013814.6" onclick="ElemClick('fld_40013814.6');">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content" name="fld_40013814.4" onclick="ElemClick('fld_40013814.4');">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content" name="fld_40013814.3" onclick="ElemClick('fld_40013814.3');">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content" name="fld_40013814.2" onclick="ElemClick('fld_40013814.2');">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content" name="fld_40013814.1" onclick="ElemClick('fld_40013814.1');">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content" name="fld_40013814.0" onclick="ElemClick('fld_40013814.0');">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40013818"><details ontoggle="ElemCh('reg_40013818');"><summary>0x40013818<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content" name="fld_40013818.0" onclick="ElemClick('fld_40013818.0');">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40013800.32" onclick="ElemClick('isr_40013800.32');">[32]  <b>UART1</b>    //    UART1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40012400"><details ontoggle="ElemCh('per_40012400');"><summary>0x40012400<b style="margin: 20px;">ADC1</b>// Analog to digital converter</summary>
<ul>
<li class="content" name="reg_40012400"><details ontoggle="ElemCh('reg_40012400');"><summary>0x40012400<b style="margin: 20px;">STATR</b>//   ADC status register</summary>
<ul>
<li class="content" name="fld_40012400.17" onclick="ElemClick('fld_40012400.17');">
[17]<b style="margin: 20px;">CDNFIF</b> (def=0x0)    //    clear the conversion value underflow interrupt flag bit
</li>
<li class="content" name="fld_40012400.16" onclick="ElemClick('fld_40012400.16');">
[16]<b style="margin: 20px;">COVFIF</b> (def=0x0)    //    clear the conversion value overflow interrupt flag bit
</li>
<li class="content" name="fld_40012400.9" onclick="ElemClick('fld_40012400.9');">
[9]<b style="margin: 20px;">MULT_CMP3</b> (def=0x0)    //    result of multi-threshold comparison 3
</li>
<li class="content" name="fld_40012400.8" onclick="ElemClick('fld_40012400.8');">
[8]<b style="margin: 20px;">MULT_CMP2</b> (def=0x0)    //    result of multi-threshold comparison 2
</li>
<li class="content" name="fld_40012400.7" onclick="ElemClick('fld_40012400.7');">
[7]<b style="margin: 20px;">MULT_CMP1</b> (def=0x0)    //    result of multi-threshold comparison 1
</li>
<li class="content" name="fld_40012400.6" onclick="ElemClick('fld_40012400.6');">
[6]<b style="margin: 20px;">AWD_DNF</b> (def=0x0)    //    analog watchdog underflow flag
</li>
<li class="content" name="fld_40012400.5" onclick="ElemClick('fld_40012400.5');">
[5]<b style="margin: 20px;">AWD_OVF</b> (def=0x0)    //    analog watchdog overflow flag
</li>
<li class="content" name="fld_40012400.4" onclick="ElemClick('fld_40012400.4');">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Regular channel start flag
</li>
<li class="content" name="fld_40012400.3" onclick="ElemClick('fld_40012400.3');">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    Injected channel start flag
</li>
<li class="content" name="fld_40012400.2" onclick="ElemClick('fld_40012400.2');">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    Injected channel end of conversion
</li>
<li class="content" name="fld_40012400.1" onclick="ElemClick('fld_40012400.1');">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    Regular channel end of conversion
</li>
<li class="content" name="fld_40012400.0" onclick="ElemClick('fld_40012400.0');">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    Analog watchdog flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40012404"><details ontoggle="ElemCh('reg_40012404');"><summary>0x40012404<b style="margin: 20px;">CTLR1</b>//   control register 1/TKEY_V_CTLR</summary>
<ul>
<li class="content" name="fld_40012404.31" onclick="ElemClick('fld_40012404.31');">
[31]<b style="margin: 20px;">MULT_CMPEN</b> (def=0x0)    //    multi-threshold comparison function enabled
</li>
<li class="content" name="fld_40012404.30" onclick="ElemClick('fld_40012404.30');">
[30]<b style="margin: 20px;">AWD_DNFIE</b> (def=0x0)    //    analog watchdog underflow interrupt enable
</li>
<li class="content" name="fld_40012404.29" onclick="ElemClick('fld_40012404.29');">
[29]<b style="margin: 20px;">AWD_OVFIE</b> (def=0x0)    //    analog watchdog overflow interrupt enable
</li>
<li class="content" name="fld_40012404.26" onclick="ElemClick('fld_40012404.26');">
[26]<b style="margin: 20px;">BUFEN</b> (def=0x0)    //    Buffer enabled by the ADC
</li>
<li class="content" name="fld_40012404.23" onclick="ElemClick('fld_40012404.23');">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    Analog watchdog enable on regular channels
</li>
<li class="content" name="fld_40012404.22" onclick="ElemClick('fld_40012404.22');">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    Analog watchdog enable on injected channels
</li>
<li class="content" name="fld_40012404.13" onclick="ElemClick('fld_40012404.13');">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    Discontinuous mode channel count
</li>
<li class="content" name="fld_40012404.12" onclick="ElemClick('fld_40012404.12');">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    Discontinuous mode on injected channels
</li>
<li class="content" name="fld_40012404.11" onclick="ElemClick('fld_40012404.11');">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content" name="fld_40012404.10" onclick="ElemClick('fld_40012404.10');">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    Automatic injected group conversion
</li>
<li class="content" name="fld_40012404.9" onclick="ElemClick('fld_40012404.9');">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    Enable the watchdog on a single channel in scan mode
</li>
<li class="content" name="fld_40012404.8" onclick="ElemClick('fld_40012404.8');">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    Scan mode enable
</li>
<li class="content" name="fld_40012404.7" onclick="ElemClick('fld_40012404.7');">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Interrupt enable for injected channels
</li>
<li class="content" name="fld_40012404.6" onclick="ElemClick('fld_40012404.6');">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content" name="fld_40012404.5" onclick="ElemClick('fld_40012404.5');">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content" name="fld_40012404.0" onclick="ElemClick('fld_40012404.0');">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel select bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40012408"><details ontoggle="ElemCh('reg_40012408');"><summary>0x40012408<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40012408.22" onclick="ElemClick('fld_40012408.22');">
[22]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    Start conversion of regular channels
</li>
<li class="content" name="fld_40012408.21" onclick="ElemClick('fld_40012408.21');">
[21]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start conversion of injected channels
</li>
<li class="content" name="fld_40012408.20" onclick="ElemClick('fld_40012408.20');">
[20]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    External trigger conversion mode for regular channels
</li>
<li class="content" name="fld_40012408.17" onclick="ElemClick('fld_40012408.17');">
[17:19]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    External event select for regular group
</li>
<li class="content" name="fld_40012408.15" onclick="ElemClick('fld_40012408.15');">
[15]<b style="margin: 20px;">JEXTTRIG</b> (def=0x0)    //    External trigger conversion mode for injected channels
</li>
<li class="content" name="fld_40012408.12" onclick="ElemClick('fld_40012408.12');">
[12:14]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    External event select for injected group
</li>
<li class="content" name="fld_40012408.11" onclick="ElemClick('fld_40012408.11');">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    Data alignment
</li>
<li class="content" name="fld_40012408.8" onclick="ElemClick('fld_40012408.8');">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    Direct memory access mode
</li>
<li class="content" name="fld_40012408.3" onclick="ElemClick('fld_40012408.3');">
[3]<b style="margin: 20px;">RSTCAL</b> (def=0x0)    //    Reset calibration
</li>
<li class="content" name="fld_40012408.2" onclick="ElemClick('fld_40012408.2');">
[2]<b style="margin: 20px;">CAL</b> (def=0x0)    //    A/D calibration
</li>
<li class="content" name="fld_40012408.1" onclick="ElemClick('fld_40012408.1');">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    Continuous conversion
</li>
<li class="content" name="fld_40012408.0" onclick="ElemClick('fld_40012408.0');">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    A/D converter ON/OFF
</li>
</ul>
</details></li>
<li class="content" name="reg_4001240C"><details ontoggle="ElemCh('reg_4001240C');"><summary>0x4001240C<b style="margin: 20px;">SAMPTR1</b>//   sample time register 1</summary>
<ul>
<li class="content" name="fld_4001240C.6" onclick="ElemClick('fld_4001240C.6');">
[6:7]<b style="margin: 20px;">SMP19</b> (def=0x0)    //    Channel 19 sample time selection
</li>
<li class="content" name="fld_4001240C.4" onclick="ElemClick('fld_4001240C.4');">
[4:5]<b style="margin: 20px;">SMP18</b> (def=0x0)    //    Channel 18 sample time selection
</li>
<li class="content" name="fld_4001240C.2" onclick="ElemClick('fld_4001240C.2');">
[2:3]<b style="margin: 20px;">SMP17</b> (def=0x0)    //    Channel 17 sample time selection
</li>
<li class="content" name="fld_4001240C.0" onclick="ElemClick('fld_4001240C.0');">
[0]<b style="margin: 20px;">SMP16</b> (def=0x0)    //    Channel 16 sample time selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012410"><details ontoggle="ElemCh('reg_40012410');"><summary>0x40012410<b style="margin: 20px;">SAMPTR2</b>//   sample time register 2</summary>
<ul>
<li class="content" name="fld_40012410.0" onclick="ElemClick('fld_40012410.0');">
[0:1]<b style="margin: 20px;">SMP0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content" name="fld_40012410.2" onclick="ElemClick('fld_40012410.2');">
[2:3]<b style="margin: 20px;">SMP1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content" name="fld_40012410.4" onclick="ElemClick('fld_40012410.4');">
[4:5]<b style="margin: 20px;">SMP2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content" name="fld_40012410.6" onclick="ElemClick('fld_40012410.6');">
[6:7]<b style="margin: 20px;">SMP3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content" name="fld_40012410.8" onclick="ElemClick('fld_40012410.8');">
[8:9]<b style="margin: 20px;">SMP4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content" name="fld_40012410.10" onclick="ElemClick('fld_40012410.10');">
[10:11]<b style="margin: 20px;">SMP5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content" name="fld_40012410.12" onclick="ElemClick('fld_40012410.12');">
[12:13]<b style="margin: 20px;">SMP6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content" name="fld_40012410.14" onclick="ElemClick('fld_40012410.14');">
[14:15]<b style="margin: 20px;">SMP7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content" name="fld_40012410.16" onclick="ElemClick('fld_40012410.16');">
[16:17]<b style="margin: 20px;">SMP8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content" name="fld_40012410.18" onclick="ElemClick('fld_40012410.18');">
[18:19]<b style="margin: 20px;">SMP9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
<li class="content" name="fld_40012410.20" onclick="ElemClick('fld_40012410.20');">
[20:21]<b style="margin: 20px;">SMP10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content" name="fld_40012410.22" onclick="ElemClick('fld_40012410.22');">
[22:23]<b style="margin: 20px;">SMP11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content" name="fld_40012410.24" onclick="ElemClick('fld_40012410.24');">
[24:25]<b style="margin: 20px;">SMP12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content" name="fld_40012410.26" onclick="ElemClick('fld_40012410.26');">
[26:27]<b style="margin: 20px;">SMP13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content" name="fld_40012410.28" onclick="ElemClick('fld_40012410.28');">
[28:29]<b style="margin: 20px;">SMP14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content" name="fld_40012410.30" onclick="ElemClick('fld_40012410.30');">
[30:31]<b style="margin: 20px;">SMP15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012414"><details ontoggle="ElemCh('reg_40012414');"><summary>0x40012414<b style="margin: 20px;">IOFR1</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_40012414.0" onclick="ElemClick('fld_40012414.0');">
[0:11]<b style="margin: 20px;">JOFFSET1</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012418"><details ontoggle="ElemCh('reg_40012418');"><summary>0x40012418<b style="margin: 20px;">IOFR2</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_40012418.0" onclick="ElemClick('fld_40012418.0');">
[0:11]<b style="margin: 20px;">JOFFSET2</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_4001241C"><details ontoggle="ElemCh('reg_4001241C');"><summary>0x4001241C<b style="margin: 20px;">IOFR3</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_4001241C.0" onclick="ElemClick('fld_4001241C.0');">
[0:11]<b style="margin: 20px;">JOFFSET3</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012420"><details ontoggle="ElemCh('reg_40012420');"><summary>0x40012420<b style="margin: 20px;">IOFR4</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_40012420.0" onclick="ElemClick('fld_40012420.0');">
[0:11]<b style="margin: 20px;">JOFFSET4</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012424"><details ontoggle="ElemCh('reg_40012424');"><summary>0x40012424<b style="margin: 20px;">WDHTR</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content" name="fld_40012424.0" onclick="ElemClick('fld_40012424.0');">
[0:11]<b style="margin: 20px;">HT</b> (def=0xFFF)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content" name="reg_40012428"><details ontoggle="ElemCh('reg_40012428');"><summary>0x40012428<b style="margin: 20px;">WDLTR</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content" name="fld_40012428.0" onclick="ElemClick('fld_40012428.0');">
[0:11]<b style="margin: 20px;">LT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content" name="reg_4001242C"><details ontoggle="ElemCh('reg_4001242C');"><summary>0x4001242C<b style="margin: 20px;">RSQR1</b>//   regular sequence register 1</summary>
<ul>
<li class="content" name="fld_4001242C.20" onclick="ElemClick('fld_4001242C.20');">
[20:23]<b style="margin: 20px;">L</b> (def=0x0)    //    Regular channel sequence length
</li>
<li class="content" name="fld_4001242C.15" onclick="ElemClick('fld_4001242C.15');">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content" name="fld_4001242C.10" onclick="ElemClick('fld_4001242C.10');">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content" name="fld_4001242C.5" onclick="ElemClick('fld_4001242C.5');">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content" name="fld_4001242C.0" onclick="ElemClick('fld_4001242C.0');">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_40012430"><details ontoggle="ElemCh('reg_40012430');"><summary>0x40012430<b style="margin: 20px;">RSQR2</b>//   regular sequence register 2</summary>
<ul>
<li class="content" name="fld_40012430.25" onclick="ElemClick('fld_40012430.25');">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content" name="fld_40012430.20" onclick="ElemClick('fld_40012430.20');">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content" name="fld_40012430.15" onclick="ElemClick('fld_40012430.15');">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content" name="fld_40012430.10" onclick="ElemClick('fld_40012430.10');">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content" name="fld_40012430.5" onclick="ElemClick('fld_40012430.5');">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content" name="fld_40012430.0" onclick="ElemClick('fld_40012430.0');">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_40012434"><details ontoggle="ElemCh('reg_40012434');"><summary>0x40012434<b style="margin: 20px;">RSQR3</b>//   regular sequence register 3</summary>
<ul>
<li class="content" name="fld_40012434.25" onclick="ElemClick('fld_40012434.25');">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content" name="fld_40012434.20" onclick="ElemClick('fld_40012434.20');">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content" name="fld_40012434.15" onclick="ElemClick('fld_40012434.15');">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content" name="fld_40012434.10" onclick="ElemClick('fld_40012434.10');">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content" name="fld_40012434.5" onclick="ElemClick('fld_40012434.5');">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content" name="fld_40012434.0" onclick="ElemClick('fld_40012434.0');">
[0:4]<b style="margin: 20px;">SQ1</b> (def=0x0)    //    1st conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_40012438"><details ontoggle="ElemCh('reg_40012438');"><summary>0x40012438<b style="margin: 20px;">ISQR</b>//   injected sequence register</summary>
<ul>
<li class="content" name="fld_40012438.20" onclick="ElemClick('fld_40012438.20');">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    Injected sequence length
</li>
<li class="content" name="fld_40012438.15" onclick="ElemClick('fld_40012438.15');">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    4th conversion in injected sequence
</li>
<li class="content" name="fld_40012438.10" onclick="ElemClick('fld_40012438.10');">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    3rd conversion in injected sequence
</li>
<li class="content" name="fld_40012438.5" onclick="ElemClick('fld_40012438.5');">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    2nd conversion in injected sequence
</li>
<li class="content" name="fld_40012438.0" onclick="ElemClick('fld_40012438.0');">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    1st conversion in injected sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_4001243C"><details ontoggle="ElemCh('reg_4001243C');"><summary>0x4001243C<b style="margin: 20px;">IDATAR1</b>//   injected data register 1</summary>
<ul>
<li class="content" name="fld_4001243C.0" onclick="ElemClick('fld_4001243C.0');">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content" name="reg_40012440"><details ontoggle="ElemCh('reg_40012440');"><summary>0x40012440<b style="margin: 20px;">IDATAR2</b>//   injected data register 2</summary>
<ul>
<li class="content" name="fld_40012440.0" onclick="ElemClick('fld_40012440.0');">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content" name="reg_40012444"><details ontoggle="ElemCh('reg_40012444');"><summary>0x40012444<b style="margin: 20px;">IDATAR3</b>//   injected data register 3</summary>
<ul>
<li class="content" name="fld_40012444.0" onclick="ElemClick('fld_40012444.0');">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content" name="reg_40012448"><details ontoggle="ElemCh('reg_40012448');"><summary>0x40012448<b style="margin: 20px;">IDATAR4</b>//   injected data register 4</summary>
<ul>
<li class="content" name="fld_40012448.0" onclick="ElemClick('fld_40012448.0');">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001244C"><details ontoggle="ElemCh('reg_4001244C');"><summary>0x4001244C<b style="margin: 20px;">RDATAR</b>//   regular data register</summary>
<ul>
<li class="content" name="fld_4001244C.16" onclick="ElemClick('fld_4001244C.16');">
[16:19]<b style="margin: 20px;">REGU_CH</b> (def=0x0)    //    Channel order indication
</li>
<li class="content" name="fld_4001244C.0" onclick="ElemClick('fld_4001244C.0');">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Regular data
</li>
</ul>
</details></li>
<li class="content" name="reg_40012450"><details ontoggle="ElemCh('reg_40012450');"><summary>0x40012450<b style="margin: 20px;">CTLR3</b>//   ADC Control register 3</summary>
<ul>
<li class="content" name="fld_40012450.27" onclick="ElemClick('fld_40012450.27');">
[27]<b style="margin: 20px;">RDR_POLL</b> (def=0x0)    //    The polling saving function of the rule channel data was enabled
</li>
<li class="content" name="fld_40012450.26" onclick="ElemClick('fld_40012450.26');">
[26]<b style="margin: 20px;">CMP_XOR_MODE</b> (def=0x0)    //    comparison result the OXR mode is enabled
</li>
<li class="content" name="fld_40012450.25" onclick="ElemClick('fld_40012450.25');">
[25]<b style="margin: 20px;">AVG_DNFIE</b> (def=0x0)    //    Conversion value underflow interrupt enable
</li>
<li class="content" name="fld_40012450.24" onclick="ElemClick('fld_40012450.24');">
[24]<b style="margin: 20px;">AVG_OVFIE</b> (def=0x0)    //    Conversion value overflow interrupt enable
</li>
<li class="content" name="fld_40012450.23" onclick="ElemClick('fld_40012450.23');">
[23]<b style="margin: 20px;">AVG_EN</b> (def=0x0)    //    The moving average function was enabled
</li>
<li class="content" name="fld_40012450.20" onclick="ElemClick('fld_40012450.20');">
[20:22]<b style="margin: 20px;">AVG_K</b> (def=0x0)    //    Sliding average window value setting
</li>
<li class="content" name="fld_40012450.19" onclick="ElemClick('fld_40012450.19');">
[19]<b style="margin: 20px;">DNF</b> (def=0x0)    //    Conversion value underflow flag bit
</li>
<li class="content" name="fld_40012450.18" onclick="ElemClick('fld_40012450.18');">
[18]<b style="margin: 20px;">OVF</b> (def=0x0)    //    Conversion value overflow flag bit
</li>
<li class="content" name="fld_40012450.17" onclick="ElemClick('fld_40012450.17');">
[17]<b style="margin: 20px;">DNFIF</b> (def=0x0)    //    Conversion value underflow interrupt flag bit
</li>
<li class="content" name="fld_40012450.16" onclick="ElemClick('fld_40012450.16');">
[16]<b style="margin: 20px;">OVFIF</b> (def=0x0)    //    Conversion value overflow interrupt flag bit
</li>
<li class="content" name="fld_40012450.10" onclick="ElemClick('fld_40012450.10');">
[10]<b style="margin: 20px;">AWD2_RES</b> (def=0x0)    //    Analog Watchdog 2 compares the results
</li>
<li class="content" name="fld_40012450.9" onclick="ElemClick('fld_40012450.9');">
[9]<b style="margin: 20px;">AWD1_RES</b> (def=0x0)    //    Analog Watchdog 1 compares the results
</li>
<li class="content" name="fld_40012450.8" onclick="ElemClick('fld_40012450.8');">
[8]<b style="margin: 20px;">AWD0_RES</b> (def=0x0)    //    Analog Watchdog 0 compares the results
</li>
<li class="content" name="fld_40012450.7" onclick="ElemClick('fld_40012450.7');">
[7]<b style="margin: 20px;">CH_SAVE</b> (def=0x0)    //    Rule data channel indicates function enable bit
</li>
<li class="content" name="fld_40012450.6" onclick="ElemClick('fld_40012450.6');">
[6]<b style="margin: 20px;">AWD2_RST_EN</b> (def=0x0)    //    Analog Watchdog 2 reset enable bit
</li>
<li class="content" name="fld_40012450.5" onclick="ElemClick('fld_40012450.5');">
[5]<b style="margin: 20px;">AWD1_RST_EN</b> (def=0x0)    //    Analog Watchdog 1 reset enable bit
</li>
<li class="content" name="fld_40012450.4" onclick="ElemClick('fld_40012450.4');">
[4]<b style="margin: 20px;">AWD0_RST_EN</b> (def=0x0)    //    Analog Watchdog 0 reset enable bit
</li>
<li class="content" name="fld_40012450.3" onclick="ElemClick('fld_40012450.3');">
[3]<b style="margin: 20px;">AWD_SCAN</b> (def=0x0)    //    Analog Watchdog sans the enable
</li>
<li class="content" name="fld_40012450.0" onclick="ElemClick('fld_40012450.0');">
[0]<b style="margin: 20px;">SW_DIS</b> (def=0x0)    //    ADC channel switchover function in advance was enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_40012454"><details ontoggle="ElemCh('reg_40012454');"><summary>0x40012454<b style="margin: 20px;">WDTR1</b>//   ADC watchdog 1 threshold register</summary>
<ul>
<li class="content" name="fld_40012454.16" onclick="ElemClick('fld_40012454.16');">
[16:27]<b style="margin: 20px;">HTR1</b> (def=0xFFF)    //    Analog watchdog higher threshold setting value
</li>
<li class="content" name="fld_40012454.0" onclick="ElemClick('fld_40012454.0');">
[0:11]<b style="margin: 20px;">LTR1</b> (def=0x0)    //    Analog watchdog lower threshold setting value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012458"><details ontoggle="ElemCh('reg_40012458');"><summary>0x40012458<b style="margin: 20px;">WDTR2</b>//   ADC watchdog 2 threshold register</summary>
<ul>
<li class="content" name="fld_40012458.16" onclick="ElemClick('fld_40012458.16');">
[16:27]<b style="margin: 20px;">HTR2</b> (def=0xFFF)    //    Analog watchdog higher threshold setting value
</li>
<li class="content" name="fld_40012458.0" onclick="ElemClick('fld_40012458.0');">
[0:11]<b style="margin: 20px;">LTR2</b> (def=0x0)    //    Analog watchdog lower threshold setting value
</li>
</ul>
</details></li>
<li class="content" name="reg_4001245C"><details ontoggle="ElemCh('reg_4001245C');"><summary>0x4001245C<b style="margin: 20px;">AVG_TR</b>//   ADC average threshold register</summary>
<ul>
<li class="content" name="fld_4001245C.16" onclick="ElemClick('fld_4001245C.16');">
[16:27]<b style="margin: 20px;">HTR</b> (def=0xFFF)    //    higher average threshold setting value
</li>
<li class="content" name="fld_4001245C.0" onclick="ElemClick('fld_4001245C.0');">
[0:11]<b style="margin: 20px;">LTR</b> (def=0x0)    //    lower average threshold setting value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012460"><details ontoggle="ElemCh('reg_40012460');"><summary>0x40012460<b style="margin: 20px;">DLYR</b>//   delay data register</summary>
<ul>
<li class="content" name="fld_40012460.0" onclick="ElemClick('fld_40012460.0');">
[0:8]<b style="margin: 20px;">DLYVLU</b> (def=0x0)    //    External trigger data delay time configuration
</li>
<li class="content" name="fld_40012460.9" onclick="ElemClick('fld_40012460.9');">
[9]<b style="margin: 20px;">DLYSRC</b> (def=0x0)    //    External trigger source delay selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012464"><details ontoggle="ElemCh('reg_40012464');"><summary>0x40012464<b style="margin: 20px;">AVG_DR</b>//   ADC average data register</summary>
<ul>
<li class="content" name="fld_40012464.0" onclick="ElemClick('fld_40012464.0');">
[0:11]<b style="margin: 20px;">AVG_DR</b> (def=0x0)    //    ADC moving average
</li>
</ul>
</details></li>
<li class="content" name="reg_40012468"><details ontoggle="ElemCh('reg_40012468');"><summary>0x40012468<b style="margin: 20px;">RDATAR2</b>//   regular data register 2</summary>
<ul>
<li class="content" name="fld_40012468.0" onclick="ElemClick('fld_40012468.0');">
[0:11]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Regular data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001246C"><details ontoggle="ElemCh('reg_4001246C');"><summary>0x4001246C<b style="margin: 20px;">RDATAR3</b>//   regular data register 3</summary>
<ul>
<li class="content" name="fld_4001246C.0" onclick="ElemClick('fld_4001246C.0');">
[0:11]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Regular data
</li>
</ul>
</details></li>
<li class="content" name="reg_40012470"><details ontoggle="ElemCh('reg_40012470');"><summary>0x40012470<b style="margin: 20px;">RDATAR4</b>//   regular data register 4</summary>
<ul>
<li class="content" name="fld_40012470.0" onclick="ElemClick('fld_40012470.0');">
[0:11]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Regular data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40012400.29" onclick="ElemClick('isr_40012400.29');">[29]  <b>ADC</b>    //    ADC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40013000"><details ontoggle="ElemCh('per_40013000');"><summary>0x40013000<b style="margin: 20px;">SPI1</b>// Serial peripheral interface</summary>
<ul>
<li class="content" name="reg_40013000"><details ontoggle="ElemCh('reg_40013000');"><summary>0x40013000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40013000.15" onclick="ElemClick('fld_40013000.15');">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content" name="fld_40013000.14" onclick="ElemClick('fld_40013000.14');">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content" name="fld_40013000.13" onclick="ElemClick('fld_40013000.13');">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content" name="fld_40013000.12" onclick="ElemClick('fld_40013000.12');">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content" name="fld_40013000.11" onclick="ElemClick('fld_40013000.11');">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content" name="fld_40013000.10" onclick="ElemClick('fld_40013000.10');">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content" name="fld_40013000.9" onclick="ElemClick('fld_40013000.9');">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content" name="fld_40013000.8" onclick="ElemClick('fld_40013000.8');">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content" name="fld_40013000.7" onclick="ElemClick('fld_40013000.7');">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content" name="fld_40013000.6" onclick="ElemClick('fld_40013000.6');">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content" name="fld_40013000.3" onclick="ElemClick('fld_40013000.3');">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content" name="fld_40013000.2" onclick="ElemClick('fld_40013000.2');">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content" name="fld_40013000.1" onclick="ElemClick('fld_40013000.1');">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40013000.0" onclick="ElemClick('fld_40013000.0');">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content" name="reg_40013004"><details ontoggle="ElemCh('reg_40013004');"><summary>0x40013004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40013004.7" onclick="ElemClick('fld_40013004.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content" name="fld_40013004.6" onclick="ElemClick('fld_40013004.6');">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content" name="fld_40013004.5" onclick="ElemClick('fld_40013004.5');">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40013004.2" onclick="ElemClick('fld_40013004.2');">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content" name="fld_40013004.1" onclick="ElemClick('fld_40013004.1');">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content" name="fld_40013004.0" onclick="ElemClick('fld_40013004.0');">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40013008"><details ontoggle="ElemCh('reg_40013008');"><summary>0x40013008<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40013008.7" onclick="ElemClick('fld_40013008.7');">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content" name="fld_40013008.6" onclick="ElemClick('fld_40013008.6');">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content" name="fld_40013008.5" onclick="ElemClick('fld_40013008.5');">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content" name="fld_40013008.4" onclick="ElemClick('fld_40013008.4');">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content" name="fld_40013008.1" onclick="ElemClick('fld_40013008.1');">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content" name="fld_40013008.0" onclick="ElemClick('fld_40013008.0');">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content" name="reg_4001300C"><details ontoggle="ElemCh('reg_4001300C');"><summary>0x4001300C<b style="margin: 20px;">DATAR</b>//   data register</summary>
<ul>
<li class="content" name="fld_4001300C.0" onclick="ElemClick('fld_4001300C.0');">
[0:15]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40013010"><details ontoggle="ElemCh('reg_40013010');"><summary>0x40013010<b style="margin: 20px;">CRCR</b>//   CRCR polynomial register</summary>
<ul>
<li class="content" name="fld_40013010.0" onclick="ElemClick('fld_40013010.0');">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content" name="reg_40013014"><details ontoggle="ElemCh('reg_40013014');"><summary>0x40013014<b style="margin: 20px;">RCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content" name="fld_40013014.0" onclick="ElemClick('fld_40013014.0');">
[0:15]<b style="margin: 20px;">RxCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content" name="reg_40013018"><details ontoggle="ElemCh('reg_40013018');"><summary>0x40013018<b style="margin: 20px;">TCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content" name="fld_40013018.0" onclick="ElemClick('fld_40013018.0');">
[0:15]<b style="margin: 20px;">TXCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content" name="reg_40013024"><details ontoggle="ElemCh('reg_40013024');"><summary>0x40013024<b style="margin: 20px;">HSCR</b>//   High speed control register</summary>
<ul>
<li class="content" name="fld_40013024.0" onclick="ElemClick('fld_40013024.0');">
[0]<b style="margin: 20px;">HSRXEN</b> (def=0x0)    //    High speed read mode enable bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40013000.44" onclick="ElemClick('isr_40013000.44');">[44]  <b>SPI1</b>    //    SPI1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40023400"><details ontoggle="ElemCh('per_40023400');"><summary>0x40023400<b style="margin: 20px;">USBFS</b>// USB full speed host/equipment control register</summary>
<ul>
<li class="content" name="reg_40023400"><details ontoggle="ElemCh('reg_40023400');"><summary>0x40023400<b style="margin: 20px;">USB_CTRL</b>//   USB base control</summary>
<ul>
<li class="content" name="fld_40023400.0" onclick="ElemClick('fld_40023400.0');">
[0]<b style="margin: 20px;">RB_UC_DMA_EN</b> (def=0x0)    //    DMA enable and DMA interrupt enable for USB
</li>
<li class="content" name="fld_40023400.1" onclick="ElemClick('fld_40023400.1');">
[1]<b style="margin: 20px;">RB_UC_CLR_ALL</b> (def=0x1)    //    force clear FIFO and count of USB
</li>
<li class="content" name="fld_40023400.2" onclick="ElemClick('fld_40023400.2');">
[2]<b style="margin: 20px;">RB_UC_RESET_SIE</b> (def=0x1)    //    force reset USB SIE, need software clear
</li>
<li class="content" name="fld_40023400.3" onclick="ElemClick('fld_40023400.3');">
[3]<b style="margin: 20px;">RB_UC_INT_BUSY</b> (def=0x0)    //    enable automatic responding busy for device mode or automatic pause for host mode during interrupt 
</li>
<li class="content" name="fld_40023400.4" onclick="ElemClick('fld_40023400.4');">
[4]<b style="margin: 20px;">MASK_UC_SYS_CTRL</b> (def=0x0)    //    USB system control
</li>
<li class="content" name="fld_40023400.5" onclick="ElemClick('fld_40023400.5');">
[5]<b style="margin: 20px;">MASK_UC_SYS_CTRL__RB_UC_DEV_PU_EN</b> (def=0x0)    //    USB system control;USB control enable
</li>
<li class="content" name="fld_40023400.6" onclick="ElemClick('fld_40023400.6');">
[6]<b style="margin: 20px;">RB_UC_LOW_SPEED</b> (def=0x0)    //    USB bus signal transmission rate select bit
</li>
<li class="content" name="fld_40023400.7" onclick="ElemClick('fld_40023400.7');">
[7]<b style="margin: 20px;">RB_UC_HOST_MODE</b> (def=0x0)    //    enable USB host mode: 0=device mode, 1=host mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40023402"><details ontoggle="ElemCh('reg_40023402');"><summary>0x40023402<b style="margin: 20px;">USB_INT_EN</b>//   USB interrupt enable</summary>
<ul>
<li class="content" name="fld_40023402.0" onclick="ElemClick('fld_40023402.0');">
[0]<b style="margin: 20px;">RB_UIE_BUS_RST__RB_UIE_DETECT</b> (def=0x0)    //    enable interrupt for USB bus reset event for USB device mode;enable interrupt for USB device detect
</li>
<li class="content" name="fld_40023402.1" onclick="ElemClick('fld_40023402.1');">
[1]<b style="margin: 20px;">RB_UIE_TRANSFER</b> (def=0x0)    //    enable interrupt for USB transfer completion
</li>
<li class="content" name="fld_40023402.2" onclick="ElemClick('fld_40023402.2');">
[2]<b style="margin: 20px;">RB_UIE_SUSPEND</b> (def=0x0)    //    enable interrupt for USB suspend or resume event
</li>
<li class="content" name="fld_40023402.3" onclick="ElemClick('fld_40023402.3');">
[3]<b style="margin: 20px;">RB_UIE_HST_SOF</b> (def=0x0)    //    in USB host mode, SOF is interrupt periodically
</li>
<li class="content" name="fld_40023402.4" onclick="ElemClick('fld_40023402.4');">
[4]<b style="margin: 20px;">RB_UIE_FIFO_OV</b> (def=0x0)    //    enable interrupt for FIFO overflow
</li>
<li class="content" name="fld_40023402.5" onclick="ElemClick('fld_40023402.5');">
[5]<b style="margin: 20px;">RB_UID_1_WIRE</b> (def=0x0)    //    USB single-line mode enable
</li>
<li class="content" name="fld_40023402.6" onclick="ElemClick('fld_40023402.6');">
[6]<b style="margin: 20px;">RB_UIE_DEV_NAK</b> (def=0x0)    //    enable interrupt for NAK responded for USB device mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40023403"><details ontoggle="ElemCh('reg_40023403');"><summary>0x40023403<b style="margin: 20px;">USB_DEV_AD</b>//   USB device address</summary>
<ul>
<li class="content" name="fld_40023403.0" onclick="ElemClick('fld_40023403.0');">
[0:6]<b style="margin: 20px;">MASK_USB_ADDR</b> (def=0x0)    //    bit mask for USB device address
</li>
<li class="content" name="fld_40023403.7" onclick="ElemClick('fld_40023403.7');">
[7]<b style="margin: 20px;">RB_UDA_GP_BIT</b> (def=0x0)    //    general purpose bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40023405"><details ontoggle="ElemCh('reg_40023405');"><summary>0x40023405<b style="margin: 20px;">USB_MIS_ST</b>//   USB miscellaneous status register</summary>
<ul>
<li class="content" name="fld_40023405.7" onclick="ElemClick('fld_40023405.7');">
[7]<b style="margin: 20px;">RB_UMS_SOF_PRES</b> (def=0x0)    //    SOF package indicates the status bit in USB host mode
</li>
<li class="content" name="fld_40023405.6" onclick="ElemClick('fld_40023405.6');">
[6]<b style="margin: 20px;">RB_UMS_SOF_ACT</b> (def=0x0)    //    SOF package transmission status bit in USB host mode
</li>
<li class="content" name="fld_40023405.5" onclick="ElemClick('fld_40023405.5');">
[5]<b style="margin: 20px;">RB_UMS_SIE_FREE</b> (def=0x0)    //    IDLE state bit of the USB protocol processor
</li>
<li class="content" name="fld_40023405.4" onclick="ElemClick('fld_40023405.4');">
[4]<b style="margin: 20px;">RB_UMS_R_FIFO_RDY</b> (def=0x0)    //    USB receives FIFO dataready status bit
</li>
<li class="content" name="fld_40023405.3" onclick="ElemClick('fld_40023405.3');">
[3]<b style="margin: 20px;">RB_UMS_BUS_RST</b> (def=0x0)    //    USB bus reset status bit
</li>
<li class="content" name="fld_40023405.2" onclick="ElemClick('fld_40023405.2');">
[2]<b style="margin: 20px;">RB_UMS_SUSPEND</b> (def=0x0)    //    USB hangs up status bits
</li>
<li class="content" name="fld_40023405.1" onclick="ElemClick('fld_40023405.1');">
[1]<b style="margin: 20px;">RB_UMS_DM_LEVEL</b> (def=0x0)    //    judgment speed
</li>
<li class="content" name="fld_40023405.0" onclick="ElemClick('fld_40023405.0');">
[0]<b style="margin: 20px;">RB_UMS_DEV_ATTACH</b> (def=0x0)    //    port connection status
</li>
</ul>
</details></li>
<li class="content" name="reg_40023406"><details ontoggle="ElemCh('reg_40023406');"><summary>0x40023406<b style="margin: 20px;">USB_INT_FG</b>//   USB miscellaneous status register</summary>
<ul>
<li class="content" name="fld_40023406.7" onclick="ElemClick('fld_40023406.7');">
[7]<b style="margin: 20px;">RB_U_IS_NAK</b> (def=0x0)    //    SOF package indicates the status bit in USB host mode
</li>
<li class="content" name="fld_40023406.6" onclick="ElemClick('fld_40023406.6');">
[6]<b style="margin: 20px;">RB_U_TOG_OK</b> (def=0x0)    //    synchronization flag matches the status bits
</li>
<li class="content" name="fld_40023406.5" onclick="ElemClick('fld_40023406.5');">
[5]<b style="margin: 20px;">RB_U_SIE_FREE</b> (def=0x0)    //    PID characteristic
</li>
<li class="content" name="fld_40023406.4" onclick="ElemClick('fld_40023406.4');">
[4]<b style="margin: 20px;">RB_UIF_FIFO_OV</b> (def=0x0)    //    USB FIFO overflow interrupt flag
</li>
<li class="content" name="fld_40023406.3" onclick="ElemClick('fld_40023406.3');">
[3]<b style="margin: 20px;">RB_UIF_HST_SOF</b> (def=0x0)    //    SOF timer interrupt flag in USB host mode
</li>
<li class="content" name="fld_40023406.2" onclick="ElemClick('fld_40023406.2');">
[2]<b style="margin: 20px;">RB_UIF_SUSPEND</b> (def=0x0)    //    USB bus suspend or wake-up event interrupt flag
</li>
<li class="content" name="fld_40023406.1" onclick="ElemClick('fld_40023406.1');">
[1]<b style="margin: 20px;">RB_UIF_TRANSFER</b> (def=0x0)    //    USB transfer completion interrupt flag
</li>
<li class="content" name="fld_40023406.0" onclick="ElemClick('fld_40023406.0');">
[0]<b style="margin: 20px;">RB_UIF_DETECT__RB_UIF_BUS_RST</b> (def=0x0)    //    interrupt flag bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40023407"><details ontoggle="ElemCh('reg_40023407');"><summary>0x40023407<b style="margin: 20px;">USB_INT_ST</b>//   USB interrupt status register</summary>
<ul>
<li class="content" name="fld_40023407.7" onclick="ElemClick('fld_40023407.7');">
[7]<b style="margin: 20px;">RB_UIS_IS_NAK</b> (def=0x0)    //    SETUP transaction is completed
</li>
<li class="content" name="fld_40023407.6" onclick="ElemClick('fld_40023407.6');">
[6]<b style="margin: 20px;">RB_UIS_TOG_OK</b> (def=0x0)    //    Match Status Bits
</li>
<li class="content" name="fld_40023407.4" onclick="ElemClick('fld_40023407.4');">
[4:5]<b style="margin: 20px;">MASK_UIS_TOKEN</b> (def=0x0)    //    In device mode, the token PID identifier of the current USB transfer transaction
</li>
<li class="content" name="fld_40023407.0" onclick="ElemClick('fld_40023407.0');">
[0:3]<b style="margin: 20px;">MASK_UIS_ENDP__MASK_UIS_H_RES</b> (def=0x0)    //    device mode:the endpoint number of current USB transfer transaction ; host mode :PID identifi
</li>
</ul>
</details></li>
<li class="content" name="reg_40023408"><details ontoggle="ElemCh('reg_40023408');"><summary>0x40023408<b style="margin: 20px;">USB_RX_LEN</b>//   USB miscellaneous status register</summary>
<ul>
<li class="content" name="fld_40023408.0" onclick="ElemClick('fld_40023408.0');">
[0:9]<b style="margin: 20px;">R16_USB_RX_LEN</b> (def=0x0)    //    current number of data bytes received by the USB endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40023401"><details ontoggle="ElemCh('reg_40023401');"><summary>0x40023401<b style="margin: 20px;">UDEV_CTRL__R8_UHOST_CTRL</b>//   USB host physical port control register;USB host physical port control register</summary>
<ul>
<li class="content" name="fld_40023401.7" onclick="ElemClick('fld_40023401.7');">
[7]<b style="margin: 20px;">RB_UD_PD_DIS</b> (def=0x0)    //    USB host port internal pull-down resistance control
</li>
<li class="content" name="fld_40023401.5" onclick="ElemClick('fld_40023401.5');">
[5]<b style="margin: 20px;">RB_UD_DP_PIN</b> (def=0x0)    //    current pin status
</li>
<li class="content" name="fld_40023401.4" onclick="ElemClick('fld_40023401.4');">
[4]<b style="margin: 20px;">RB_UD_DM_PIN</b> (def=0x0)    //    current pin status
</li>
<li class="content" name="fld_40023401.2" onclick="ElemClick('fld_40023401.2');">
[2]<b style="margin: 20px;">RB_UD_LOW_SPEED</b> (def=0x0)    //    usb host port low-speed mode enable
</li>
<li class="content" name="fld_40023401.1" onclick="ElemClick('fld_40023401.1');">
[1]<b style="margin: 20px;">RB_UD_GP_BIT</b> (def=0x0)    //    common flag bit
</li>
<li class="content" name="fld_40023401.0" onclick="ElemClick('fld_40023401.0');">
[0]<b style="margin: 20px;">RB_UD_PORT_EN</b> (def=0x0)    //    usb host port enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002340C"><details ontoggle="ElemCh('reg_4002340C');"><summary>0x4002340C<b style="margin: 20px;">R8_UEP4_1_MOD</b>//   endpoint 4/1 mode</summary>
<ul>
<li class="content" name="fld_4002340C.7" onclick="ElemClick('fld_4002340C.7');">
[7]<b style="margin: 20px;">RB_UEP1_RX_EN</b> (def=0x0)    //    enable USB endpoint 1 receiving (OUT)
</li>
<li class="content" name="fld_4002340C.6" onclick="ElemClick('fld_4002340C.6');">
[6]<b style="margin: 20px;">RB_UEP1_TX_EN</b> (def=0x0)    //    enable USB endpoint 1 transmittal (IN)
</li>
<li class="content" name="fld_4002340C.4" onclick="ElemClick('fld_4002340C.4');">
[4]<b style="margin: 20px;">RB_UEP1_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 1
</li>
<li class="content" name="fld_4002340C.3" onclick="ElemClick('fld_4002340C.3');">
[3]<b style="margin: 20px;">RB_UEP4_RX_EN</b> (def=0x0)    //    enable USB endpoint 4 receiving (OUT)
</li>
<li class="content" name="fld_4002340C.2" onclick="ElemClick('fld_4002340C.2');">
[2]<b style="margin: 20px;">RB_UEP4_TX_EN</b> (def=0x0)    //    enable USB endpoint 4 transmittal (IN)
</li>
<li class="content" name="fld_4002340C.0" onclick="ElemClick('fld_4002340C.0');">
[0]<b style="margin: 20px;">RB_UEP4_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 4
</li>
</ul>
</details></li>
<li class="content" name="reg_4002340D"><details ontoggle="ElemCh('reg_4002340D');"><summary>0x4002340D<b style="margin: 20px;">R8_UEP2_3_MOD__R8_UH_EP_MOD</b>//   endpoint 2/3 mode;USB host endpoint mode control register</summary>
<ul>
<li class="content" name="fld_4002340D.7" onclick="ElemClick('fld_4002340D.7');">
[7]<b style="margin: 20px;">RB_UEP3_RX_EN</b> (def=0x0)    //    enable USB endpoint 3 receiving (OUT)
</li>
<li class="content" name="fld_4002340D.6" onclick="ElemClick('fld_4002340D.6');">
[6]<b style="margin: 20px;">RB_UEP3_TX_EN__RB_UH_EP_TX_EN</b> (def=0x0)    //    enable USB endpoint 3 transmittal (IN);endpoint send enable
</li>
<li class="content" name="fld_4002340D.4" onclick="ElemClick('fld_4002340D.4');">
[4]<b style="margin: 20px;">RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 3;endpoint send the data buffer mode control
</li>
<li class="content" name="fld_4002340D.3" onclick="ElemClick('fld_4002340D.3');">
[3]<b style="margin: 20px;">RB_UEP2_RX_EN__RB_UH_EP_RX_EN</b> (def=0x0)    //    enable USB endpoint 2 receiving (OUT);host endpoint receive enable
</li>
<li class="content" name="fld_4002340D.2" onclick="ElemClick('fld_4002340D.2');">
[2]<b style="margin: 20px;">RB_UEP2_TX_EN</b> (def=0x0)    //    enable USB endpoint 2 transmittal (IN);host endpoint receive enable
</li>
<li class="content" name="fld_4002340D.0" onclick="ElemClick('fld_4002340D.0');">
[0]<b style="margin: 20px;">RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 2;endpoint receive the data buffer mode control
</li>
</ul>
</details></li>
<li class="content" name="reg_4002340E"><details ontoggle="ElemCh('reg_4002340E');"><summary>0x4002340E<b style="margin: 20px;">R8_UEP5_6_MOD</b>//   endpoint 5/6 mode</summary>
<ul>
<li class="content" name="fld_4002340E.7" onclick="ElemClick('fld_4002340E.7');">
[7]<b style="margin: 20px;">RB_UEP6_RX_EN</b> (def=0x0)    //    enable USB endpoint 6 receiving (OUT)
</li>
<li class="content" name="fld_4002340E.6" onclick="ElemClick('fld_4002340E.6');">
[6]<b style="margin: 20px;">RB_UEP6_TX_EN</b> (def=0x0)    //    enable USB endpoint 6 transmittal (IN)
</li>
<li class="content" name="fld_4002340E.4" onclick="ElemClick('fld_4002340E.4');">
[4]<b style="margin: 20px;">RB_UEP6_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 6
</li>
<li class="content" name="fld_4002340E.3" onclick="ElemClick('fld_4002340E.3');">
[3]<b style="margin: 20px;">RB_UEP5_RX_EN</b> (def=0x0)    //    enable USB endpoint 5 receiving (OUT)
</li>
<li class="content" name="fld_4002340E.2" onclick="ElemClick('fld_4002340E.2');">
[2]<b style="margin: 20px;">RB_UEP5_TX_EN</b> (def=0x0)    //    enable USB endpoint 5 transmittal (IN)
</li>
<li class="content" name="fld_4002340E.0" onclick="ElemClick('fld_4002340E.0');">
[0]<b style="margin: 20px;">RB_UEP5_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 5
</li>
</ul>
</details></li>
<li class="content" name="reg_4002340F"><details ontoggle="ElemCh('reg_4002340F');"><summary>0x4002340F<b style="margin: 20px;">R8_UEP7_MOD</b>//   endpoint 7 mode</summary>
<ul>
<li class="content" name="fld_4002340F.3" onclick="ElemClick('fld_4002340F.3');">
[3]<b style="margin: 20px;">RB_UEP7_RX_EN</b> (def=0x0)    //    enable USB endpoint 7 receiving (OUT)
</li>
<li class="content" name="fld_4002340F.2" onclick="ElemClick('fld_4002340F.2');">
[2]<b style="margin: 20px;">RB_UEP7_TX_EN</b> (def=0x0)    //    enable USB endpoint 7 transmittal (IN)
</li>
<li class="content" name="fld_4002340F.0" onclick="ElemClick('fld_4002340F.0');">
[0]<b style="margin: 20px;">RB_UEP7_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 7
</li>
</ul>
</details></li>
<li class="content" name="reg_40023410"><details ontoggle="ElemCh('reg_40023410');"><summary>0x40023410<b style="margin: 20px;">R32_UEP0_DMA</b>//   endpoint 0 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40023410.0" onclick="ElemClick('fld_40023410.0');">
[0:13]<b style="margin: 20px;">UEP0_DMA</b> (def=0x0)    //    endpoint buffer start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40023414"><details ontoggle="ElemCh('reg_40023414');"><summary>0x40023414<b style="margin: 20px;">R32_UEP1_DMA</b>//   endpoint 1 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40023414.0" onclick="ElemClick('fld_40023414.0');">
[0:13]<b style="margin: 20px;">UEP1_DMA</b> (def=0x0)    //    endpoint buffer start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40023418"><details ontoggle="ElemCh('reg_40023418');"><summary>0x40023418<b style="margin: 20px;">R32_UEP2_DMA__R16_UH_RX_DMA</b>//   endpoint 2 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40023418.0" onclick="ElemClick('fld_40023418.0');">
[0:15]<b style="margin: 20px;">UEP2_DMA__R16_UH_RX_DMA</b> (def=0x0)    //    endpoint buffer start address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002341C"><details ontoggle="ElemCh('reg_4002341C');"><summary>0x4002341C<b style="margin: 20px;">R32_UEP3_DMA__R16_UH_TX_DMA</b>//   endpoint 3 DMA buffer address</summary>
<ul>
<li class="content" name="fld_4002341C.0" onclick="ElemClick('fld_4002341C.0');">
[0:15]<b style="margin: 20px;">UEP3_DMA__R16_UH_TX_DMA</b> (def=0x0)    //    endpoint buffer start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40023420"><details ontoggle="ElemCh('reg_40023420');"><summary>0x40023420<b style="margin: 20px;">R32_UEP4_DMA</b>//   endpoint 4 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40023420.0" onclick="ElemClick('fld_40023420.0');">
[0:13]<b style="margin: 20px;">UEP4_DMA</b> (def=0x0)    //    endpoint buffer start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40023424"><details ontoggle="ElemCh('reg_40023424');"><summary>0x40023424<b style="margin: 20px;">R32_UEP5_DMA</b>//   endpoint 5 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40023424.0" onclick="ElemClick('fld_40023424.0');">
[0:13]<b style="margin: 20px;">UEP5_DMA</b> (def=0x0)    //    endpoint buffer start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40023428"><details ontoggle="ElemCh('reg_40023428');"><summary>0x40023428<b style="margin: 20px;">R32_UEP6_DMA</b>//   endpoint 6 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40023428.0" onclick="ElemClick('fld_40023428.0');">
[0:13]<b style="margin: 20px;">UEP6_DMA</b> (def=0x0)    //    endpoint buffer start address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002342C"><details ontoggle="ElemCh('reg_4002342C');"><summary>0x4002342C<b style="margin: 20px;">R32_UEP7_DMA</b>//   endpoint 7 DMA buffer address</summary>
<ul>
<li class="content" name="fld_4002342C.0" onclick="ElemClick('fld_4002342C.0');">
[0:13]<b style="margin: 20px;">UEP7_DMA</b> (def=0x0)    //    endpoint buffer start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40023430"><details ontoggle="ElemCh('reg_40023430');"><summary>0x40023430<b style="margin: 20px;">R16_UEP0_T_LEN</b>//   endpoint send length register</summary>
<ul>
<li class="content" name="fld_40023430.0" onclick="ElemClick('fld_40023430.0');">
[0:6]<b style="margin: 20px;">R8_UEP0_T_LEN</b> (def=0x0)    //    set USB endpoint send data bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40023434"><details ontoggle="ElemCh('reg_40023434');"><summary>0x40023434<b style="margin: 20px;">R16_UEP1_T_LEN</b>//   endpoint send length register</summary>
<ul>
<li class="content" name="fld_40023434.0" onclick="ElemClick('fld_40023434.0');">
[0:6]<b style="margin: 20px;">R8_UEP1_T_LEN</b> (def=0x0)    //    set USB endpoint send data bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40023438"><details ontoggle="ElemCh('reg_40023438');"><summary>0x40023438<b style="margin: 20px;">R16_UEP2_T_LEN</b>//   endpoint send length register</summary>
<ul>
<li class="content" name="fld_40023438.7" onclick="ElemClick('fld_40023438.7');">
[7]<b style="margin: 20px;">HSOT_PID3__MASK_UH_TOKEN</b> (def=0x0)    //    PID[3] in host mode;set the token PID packet flag 
</li>
<li class="content" name="fld_40023438.4" onclick="ElemClick('fld_40023438.4');">
[4:6]<b style="margin: 20px;">R8_UEP1_T_LEN__MASK_UH_TOKEN</b> (def=0x0)    //    set USB endpoint send data bytes;set the token PID packet flag
</li>
<li class="content" name="fld_40023438.0" onclick="ElemClick('fld_40023438.0');">
[0:3]<b style="margin: 20px;">R8_UEP1_T_LEN__MASK_UH_ENDP</b> (def=0x0)    //    set the endpoint number of the target device; set USB endpoint send data bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_4002343B"><details ontoggle="ElemCh('reg_4002343B');"><summary>0x4002343B<b style="margin: 20px;">R8_UH_RX_CTRL</b>//   USB host receive endpoint control register</summary>
<ul>
<li class="content" name="fld_4002343B.3" onclick="ElemClick('fld_4002343B.3');">
[3]<b style="margin: 20px;">RB_UH_R_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_4002343B.2" onclick="ElemClick('fld_4002343B.2');">
[2]<b style="margin: 20px;">RB_UH_R_TOG</b> (def=0x0)    //    sync trigger bit expected by usb host receiver
</li>
<li class="content" name="fld_4002343B.0" onclick="ElemClick('fld_4002343B.0');">
[0]<b style="margin: 20px;">RB_UH_R_RES</b> (def=0x0)    //    host receiver response control for IN transactions
</li>
</ul>
</details></li>
<li class="content" name="reg_4002343C"><details ontoggle="ElemCh('reg_4002343C');"><summary>0x4002343C<b style="margin: 20px;">R16_UEP3_T_LEN__R16_UH_TX_LEN</b>//   endpoint send length register</summary>
<ul>
<li class="content" name="fld_4002343C.10" onclick="ElemClick('fld_4002343C.10');">
[10:15]<b style="margin: 20px;">R8_UH_TX_LEN</b> (def=0x0)    //    set USB endpoint send data bytes
</li>
<li class="content" name="fld_4002343C.0" onclick="ElemClick('fld_4002343C.0');">
[0:9]<b style="margin: 20px;">R8_UEP3_T_LEN__R8_UH_TX_LEN</b> (def=0x0)    //    set USB endpoint send data bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40023440"><details ontoggle="ElemCh('reg_40023440');"><summary>0x40023440<b style="margin: 20px;">R16_UEP4_T_LEN</b>//   endpoint send length register</summary>
<ul>
<li class="content" name="fld_40023440.0" onclick="ElemClick('fld_40023440.0');">
[0:6]<b style="margin: 20px;">R8_UEP4_T_LEN</b> (def=0x0)    //    set USB endpoint send data bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40023444"><details ontoggle="ElemCh('reg_40023444');"><summary>0x40023444<b style="margin: 20px;">R16_UEP5_T_LEN</b>//   endpoint send length register</summary>
<ul>
<li class="content" name="fld_40023444.0" onclick="ElemClick('fld_40023444.0');">
[0:6]<b style="margin: 20px;">R8_UEP5_T_LEN</b> (def=0x0)    //    set USB endpoint send data bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40023448"><details ontoggle="ElemCh('reg_40023448');"><summary>0x40023448<b style="margin: 20px;">R16_UEP6_T_LEN</b>//   endpoint send length register</summary>
<ul>
<li class="content" name="fld_40023448.0" onclick="ElemClick('fld_40023448.0');">
[0:6]<b style="margin: 20px;">R8_UEP6_T_LEN</b> (def=0x0)    //    set USB endpoint send data bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_4002344C"><details ontoggle="ElemCh('reg_4002344C');"><summary>0x4002344C<b style="margin: 20px;">R16_UEP7_T_LEN</b>//   endpoint send length register</summary>
<ul>
<li class="content" name="fld_4002344C.0" onclick="ElemClick('fld_4002344C.0');">
[0:6]<b style="margin: 20px;">R8_UEP7_T_LEN</b> (def=0x0)    //    set USB endpoint send data bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40023432"><details ontoggle="ElemCh('reg_40023432');"><summary>0x40023432<b style="margin: 20px;">R16_UEP0_CTRL</b>//   endpoint control register</summary>
<ul>
<li class="content" name="fld_40023432.11" onclick="ElemClick('fld_40023432.11');">
[11]<b style="margin: 20px;">RB_UEP_R_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_40023432.10" onclick="ElemClick('fld_40023432.10');">
[10]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //    desired synchronization trigger bit for receiver of USB endpoint (handling OUT transactions)
</li>
<li class="content" name="fld_40023432.8" onclick="ElemClick('fld_40023432.8');">
[8:9]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    response control of endpoint's receiver to the OUT transaction
</li>
<li class="content" name="fld_40023432.3" onclick="ElemClick('fld_40023432.3');">
[3]<b style="margin: 20px;">RB_UEP_T_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_40023432.2" onclick="ElemClick('fld_40023432.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    synchronization trigger bit for sender of USB endpoint (handling IN transactions)
</li>
<li class="content" name="fld_40023432.0" onclick="ElemClick('fld_40023432.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    response control of endpoint's receiver to the IN transaction
</li>
</ul>
</details></li>
<li class="content" name="reg_40023436"><details ontoggle="ElemCh('reg_40023436');"><summary>0x40023436<b style="margin: 20px;">R16_UEP1_CTRL__R16_UH_SETUP</b>//   endpoint control register</summary>
<ul>
<li class="content" name="fld_40023436.11" onclick="ElemClick('fld_40023436.11');">
[11]<b style="margin: 20px;">RB_UEP_R_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_40023436.10" onclick="ElemClick('fld_40023436.10');">
[10]<b style="margin: 20px;">MASK_UEP_R_TOG__RB_UH_PRE_PID_EN</b> (def=0x0)    //    desired synchronization trigger bit for receiver of USB endpoint (handling OUT transactions);
</li>
<li class="content" name="fld_40023436.8" onclick="ElemClick('fld_40023436.8');">
[8:9]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    response control of endpoint's receiver to the OUT transaction
</li>
<li class="content" name="fld_40023436.3" onclick="ElemClick('fld_40023436.3');">
[3]<b style="margin: 20px;">RB_UEP_T_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_40023436.2" onclick="ElemClick('fld_40023436.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG__RB_UH_SOF_EN</b> (def=0x0)    //    synchronization trigger bit for sender of USB endpoint (handling IN transactions);aoto genera
</li>
<li class="content" name="fld_40023436.0" onclick="ElemClick('fld_40023436.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    response control of endpoint's receiver to the IN transaction
</li>
</ul>
</details></li>
<li class="content" name="reg_4002343A"><details ontoggle="ElemCh('reg_4002343A');"><summary>0x4002343A<b style="margin: 20px;">R16_UEP2_CTRL</b>//   endpoint control register</summary>
<ul>
<li class="content" name="fld_4002343A.11" onclick="ElemClick('fld_4002343A.11');">
[11]<b style="margin: 20px;">RB_UEP_R_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_4002343A.10" onclick="ElemClick('fld_4002343A.10');">
[10]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //    desired synchronization trigger bit for receiver of USB endpoint (handling OUT transactions)
</li>
<li class="content" name="fld_4002343A.8" onclick="ElemClick('fld_4002343A.8');">
[8:9]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    response control of endpoint's receiver to the OUT transaction
</li>
<li class="content" name="fld_4002343A.3" onclick="ElemClick('fld_4002343A.3');">
[3]<b style="margin: 20px;">RB_UEP_T_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_4002343A.2" onclick="ElemClick('fld_4002343A.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    synchronization trigger bit for sender of USB endpoint (handling IN transactions)
</li>
<li class="content" name="fld_4002343A.0" onclick="ElemClick('fld_4002343A.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    response control of endpoint's receiver to the IN transaction
</li>
</ul>
</details></li>
<li class="content" name="reg_4002343E"><details ontoggle="ElemCh('reg_4002343E');"><summary>0x4002343E<b style="margin: 20px;">R16_UEP3_CTRL__R8_UH_TX_CTRL</b>//   endpoint control register;USB host send endpoint control register</summary>
<ul>
<li class="content" name="fld_4002343E.11" onclick="ElemClick('fld_4002343E.11');">
[11]<b style="margin: 20px;">RB_UEP_R_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_4002343E.10" onclick="ElemClick('fld_4002343E.10');">
[10]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //    desired synchronization trigger bit for receiver of USB endpoint (handling OUT transactions)
</li>
<li class="content" name="fld_4002343E.8" onclick="ElemClick('fld_4002343E.8');">
[8:9]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    response control of endpoint's receiver to the OUT transaction
</li>
<li class="content" name="fld_4002343E.3" onclick="ElemClick('fld_4002343E.3');">
[3]<b style="margin: 20px;">RB_UEP_T_AUTO_TOG__RB_UH_T_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_4002343E.2" onclick="ElemClick('fld_4002343E.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG__RB_UH_T_TOG</b> (def=0x0)    //    synchronization trigger bit for sender of USB endpoint (handling IN transactions)
</li>
<li class="content" name="fld_4002343E.1" onclick="ElemClick('fld_4002343E.1');">
[1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    response control of endpoint's receiver to the IN transaction
</li>
<li class="content" name="fld_4002343E.0" onclick="ElemClick('fld_4002343E.0');">
[0]<b style="margin: 20px;">MASK_UEP_T_RES__RB_UH_T_RES</b> (def=0x0)    //    response control of endpoint's receiver to the IN transaction; host send response control for
</li>
</ul>
</details></li>
<li class="content" name="reg_40023442"><details ontoggle="ElemCh('reg_40023442');"><summary>0x40023442<b style="margin: 20px;">R16_UEP4_CTRL</b>//   endpoint control register</summary>
<ul>
<li class="content" name="fld_40023442.11" onclick="ElemClick('fld_40023442.11');">
[11]<b style="margin: 20px;">RB_UEP_R_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_40023442.10" onclick="ElemClick('fld_40023442.10');">
[10]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //    desired synchronization trigger bit for receiver of USB endpoint (handling OUT transactions)
</li>
<li class="content" name="fld_40023442.8" onclick="ElemClick('fld_40023442.8');">
[8:9]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    response control of endpoint's receiver to the OUT transaction
</li>
<li class="content" name="fld_40023442.3" onclick="ElemClick('fld_40023442.3');">
[3]<b style="margin: 20px;">RB_UEP_T_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_40023442.2" onclick="ElemClick('fld_40023442.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    synchronization trigger bit for sender of USB endpoint (handling IN transactions)
</li>
<li class="content" name="fld_40023442.0" onclick="ElemClick('fld_40023442.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    response control of endpoint's receiver to the IN transaction
</li>
</ul>
</details></li>
<li class="content" name="reg_40023446"><details ontoggle="ElemCh('reg_40023446');"><summary>0x40023446<b style="margin: 20px;">R16_UEP5_CTRL</b>//   endpoint control register</summary>
<ul>
<li class="content" name="fld_40023446.11" onclick="ElemClick('fld_40023446.11');">
[11]<b style="margin: 20px;">RB_UEP_R_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_40023446.10" onclick="ElemClick('fld_40023446.10');">
[10]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //    desired synchronization trigger bit for receiver of USB endpoint (handling OUT transactions)
</li>
<li class="content" name="fld_40023446.8" onclick="ElemClick('fld_40023446.8');">
[8:9]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    response control of endpoint's receiver to the OUT transaction
</li>
<li class="content" name="fld_40023446.3" onclick="ElemClick('fld_40023446.3');">
[3]<b style="margin: 20px;">RB_UEP_T_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_40023446.2" onclick="ElemClick('fld_40023446.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    synchronization trigger bit for sender of USB endpoint (handling IN transactions)
</li>
<li class="content" name="fld_40023446.0" onclick="ElemClick('fld_40023446.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    response control of endpoint's receiver to the IN transaction
</li>
</ul>
</details></li>
<li class="content" name="reg_4002344A"><details ontoggle="ElemCh('reg_4002344A');"><summary>0x4002344A<b style="margin: 20px;">R16_UEP6_CTRL</b>//   endpoint control register</summary>
<ul>
<li class="content" name="fld_4002344A.11" onclick="ElemClick('fld_4002344A.11');">
[11]<b style="margin: 20px;">RB_UEP_R_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_4002344A.10" onclick="ElemClick('fld_4002344A.10');">
[10]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //    desired synchronization trigger bit for receiver of USB endpoint (handling OUT transactions)
</li>
<li class="content" name="fld_4002344A.8" onclick="ElemClick('fld_4002344A.8');">
[8:9]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    response control of endpoint's receiver to the OUT transaction
</li>
<li class="content" name="fld_4002344A.3" onclick="ElemClick('fld_4002344A.3');">
[3]<b style="margin: 20px;">RB_UEP_T_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_4002344A.2" onclick="ElemClick('fld_4002344A.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    synchronization trigger bit for sender of USB endpoint (handling IN transactions)
</li>
<li class="content" name="fld_4002344A.0" onclick="ElemClick('fld_4002344A.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    response control of endpoint's receiver to the IN transaction
</li>
</ul>
</details></li>
<li class="content" name="reg_4002344E"><details ontoggle="ElemCh('reg_4002344E');"><summary>0x4002344E<b style="margin: 20px;">R16_UEP7_CTRL</b>//   endpoint control register</summary>
<ul>
<li class="content" name="fld_4002344E.11" onclick="ElemClick('fld_4002344E.11');">
[11]<b style="margin: 20px;">RB_UEP_R_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_4002344E.10" onclick="ElemClick('fld_4002344E.10');">
[10]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //    desired synchronization trigger bit for receiver of USB endpoint (handling OUT transactions)
</li>
<li class="content" name="fld_4002344E.8" onclick="ElemClick('fld_4002344E.8');">
[8:9]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    response control of endpoint's receiver to the OUT transaction
</li>
<li class="content" name="fld_4002344E.3" onclick="ElemClick('fld_4002344E.3');">
[3]<b style="margin: 20px;">RB_UEP_T_AUTO_TOG</b> (def=0x0)    //    sync trigger bit aoto flip enable control
</li>
<li class="content" name="fld_4002344E.2" onclick="ElemClick('fld_4002344E.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    synchronization trigger bit for sender of USB endpoint (handling IN transactions)
</li>
<li class="content" name="fld_4002344E.0" onclick="ElemClick('fld_4002344E.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    response control of endpoint's receiver to the IN transaction
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40023400.46" onclick="ElemClick('isr_40023400.46');">[46]  <b>USBFSWakeUP</b>    //    USBFS wake-up interrupt</li>
<li class="content" name="isr_40023400.45" onclick="ElemClick('isr_40023400.45');">[45]  <b>USBFS</b>    //    USBFS global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40024000"><details ontoggle="ElemCh('per_40024000');"><summary>0x40024000<b style="margin: 20px;">USBPD0</b>//  USBPD configuration</summary>
<ul>
<li class="content" name="reg_40024000"><details ontoggle="ElemCh('reg_40024000');"><summary>0x40024000<b style="margin: 20px;">CONFIG</b>//   PD interrupt enable register</summary>
<ul>
<li class="content" name="fld_40024000.0" onclick="ElemClick('fld_40024000.0');">
[0]<b style="margin: 20px;">CC_FILTER_EN</b> (def=0x0)    //    PIN filtering enabled
</li>
<li class="content" name="fld_40024000.1" onclick="ElemClick('fld_40024000.1');">
[1]<b style="margin: 20px;">PD_ALL_CLR</b> (def=0x0)    //    PD ITClear
</li>
<li class="content" name="fld_40024000.2" onclick="ElemClick('fld_40024000.2');">
[2:3]<b style="margin: 20px;">CC_SEL</b> (def=0x0)    //    PD Commutation port
</li>
<li class="content" name="fld_40024000.4" onclick="ElemClick('fld_40024000.4');">
[4]<b style="margin: 20px;">PD_DMA_EN</b> (def=0x0)    //    PD DMA Enable
</li>
<li class="content" name="fld_40024000.5" onclick="ElemClick('fld_40024000.5');">
[5]<b style="margin: 20px;">PD_RST_EN</b> (def=0x0)    //    PD RST Enable
</li>
<li class="content" name="fld_40024000.6" onclick="ElemClick('fld_40024000.6');">
[6]<b style="margin: 20px;">WAKE_POLAR</b> (def=0x0)    //    wakeup polarity
</li>
<li class="content" name="fld_40024000.8" onclick="ElemClick('fld_40024000.8');">
[8]<b style="margin: 20px;">RX_MULTI_0</b> (def=0x0)    //    Several consecutive 0 indicator bits are received
</li>
<li class="content" name="fld_40024000.10" onclick="ElemClick('fld_40024000.10');">
[10]<b style="margin: 20px;">IE_PD_IO</b> (def=0x0)    //    IO Enable
</li>
<li class="content" name="fld_40024000.11" onclick="ElemClick('fld_40024000.11');">
[11]<b style="margin: 20px;">IE_RX_BIT</b> (def=0x0)    //    bit interrupt Enable
</li>
<li class="content" name="fld_40024000.12" onclick="ElemClick('fld_40024000.12');">
[12]<b style="margin: 20px;">IE_RX_BYTE</b> (def=0x0)    //    Receive byte register
</li>
<li class="content" name="fld_40024000.13" onclick="ElemClick('fld_40024000.13');">
[13]<b style="margin: 20px;">IE_RX_ACT</b> (def=0x0)    //    Receive complete register
</li>
<li class="content" name="fld_40024000.14" onclick="ElemClick('fld_40024000.14');">
[14]<b style="margin: 20px;">IE_RX_RESET</b> (def=0x0)    //    Receive complete rst register
</li>
<li class="content" name="fld_40024000.15" onclick="ElemClick('fld_40024000.15');">
[15]<b style="margin: 20px;">IE_TX_END</b> (def=0x0)    //    transfer complete register
</li>
</ul>
</details></li>
<li class="content" name="reg_40024002"><details ontoggle="ElemCh('reg_40024002');"><summary>0x40024002<b style="margin: 20px;">BMC_CLK_CNT</b>//   BMC sampling clock counter</summary>
<ul>
<li class="content" name="fld_40024002.0" onclick="ElemClick('fld_40024002.0');">
[0:8]<b style="margin: 20px;">BMC_CLK_CNT</b> (def=0x0)    //    R/T counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40024004"><details ontoggle="ElemCh('reg_40024004');"><summary>0x40024004<b style="margin: 20px;">CONTROL</b>//   PD Send and receive enable register</summary>
<ul>
<li class="content" name="fld_40024004.0" onclick="ElemClick('fld_40024004.0');">
[0]<b style="margin: 20px;">PD_TX_EN</b> (def=0x0)    //    PD_TX_EN value
</li>
<li class="content" name="fld_40024004.1" onclick="ElemClick('fld_40024004.1');">
[1]<b style="margin: 20px;">BMC_START</b> (def=0x0)    //    BMC_START value
</li>
<li class="content" name="fld_40024004.2" onclick="ElemClick('fld_40024004.2');">
[2:4]<b style="margin: 20px;">RX_START</b> (def=0x0)    //    PD receive status identification
</li>
<li class="content" name="fld_40024004.5" onclick="ElemClick('fld_40024004.5');">
[5]<b style="margin: 20px;">DATA_FLAG</b> (def=0x0)    //    DATA_FLAG value
</li>
<li class="content" name="fld_40024004.6" onclick="ElemClick('fld_40024004.6');">
[6]<b style="margin: 20px;">TX_BIT_BACK</b> (def=0x0)    //    TX_BIT_BACK value
</li>
<li class="content" name="fld_40024004.7" onclick="ElemClick('fld_40024004.7');">
[7]<b style="margin: 20px;">BMC_BYTE_HI</b> (def=0x0)    //    BMC_BYTE_HI value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024005"><details ontoggle="ElemCh('reg_40024005');"><summary>0x40024005<b style="margin: 20px;">TX_SEL</b>//   SOP port selection register</summary>
<ul>
<li class="content" name="fld_40024005.0" onclick="ElemClick('fld_40024005.0');">
[0]<b style="margin: 20px;">TX_SEL1</b> (def=0x0)    //    K-CODE1 type selection
</li>
<li class="content" name="fld_40024005.2" onclick="ElemClick('fld_40024005.2');">
[2:3]<b style="margin: 20px;">TX_SEL2</b> (def=0x0)    //    K-CODE2 type selection
</li>
<li class="content" name="fld_40024005.4" onclick="ElemClick('fld_40024005.4');">
[4:5]<b style="margin: 20px;">TX_SEL3</b> (def=0x0)    //    K-CODE3 type selection
</li>
<li class="content" name="fld_40024005.6" onclick="ElemClick('fld_40024005.6');">
[6:7]<b style="margin: 20px;">TX_SEL4</b> (def=0x0)    //    K-CODE4 type selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40024006"><details ontoggle="ElemCh('reg_40024006');"><summary>0x40024006<b style="margin: 20px;">BMC_TX_SZ</b>//   PD send length register</summary>
<ul>
<li class="content" name="fld_40024006.0" onclick="ElemClick('fld_40024006.0');">
[0:8]<b style="margin: 20px;">BMC_TX_SZ</b> (def=0x0)    //    BMC_TX_SZ value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024008"><details ontoggle="ElemCh('reg_40024008');"><summary>0x40024008<b style="margin: 20px;">DATA_BUF</b>//   DMA cache data register</summary>
<ul>
<li class="content" name="fld_40024008.0" onclick="ElemClick('fld_40024008.0');">
[0:7]<b style="margin: 20px;">DATA_BUF</b> (def=0x0)    //    DATA_BUF value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024009"><details ontoggle="ElemCh('reg_40024009');"><summary>0x40024009<b style="margin: 20px;">STATUS</b>//   PD interrupt flag register</summary>
<ul>
<li class="content" name="fld_40024009.0" onclick="ElemClick('fld_40024009.0');">
[0:1]<b style="margin: 20px;">BMC_AUX</b> (def=0x0)    //    BMC_AUX value
</li>
<li class="content" name="fld_40024009.2" onclick="ElemClick('fld_40024009.2');">
[2]<b style="margin: 20px;">BUF_ERR</b> (def=0x0)    //    BUF_ERR value
</li>
<li class="content" name="fld_40024009.3" onclick="ElemClick('fld_40024009.3');">
[3]<b style="margin: 20px;">IF_RX_BIT</b> (def=0x0)    //    IF_RX_BIT value
</li>
<li class="content" name="fld_40024009.4" onclick="ElemClick('fld_40024009.4');">
[4]<b style="margin: 20px;">IF_RX_BYTE</b> (def=0x0)    //    IF_RX_BYTE value
</li>
<li class="content" name="fld_40024009.5" onclick="ElemClick('fld_40024009.5');">
[5]<b style="margin: 20px;">IF_RX_ACT</b> (def=0x0)    //    IF_RX_ACT value
</li>
<li class="content" name="fld_40024009.6" onclick="ElemClick('fld_40024009.6');">
[6]<b style="margin: 20px;">IF_RX_RESET</b> (def=0x0)    //    IF_RX_RESET value
</li>
<li class="content" name="fld_40024009.7" onclick="ElemClick('fld_40024009.7');">
[7]<b style="margin: 20px;">IF_TX_END</b> (def=0x0)    //    IF_TX_END value
</li>
</ul>
</details></li>
<li class="content" name="reg_4002400A"><details ontoggle="ElemCh('reg_4002400A');"><summary>0x4002400A<b style="margin: 20px;">BMC_BYTE_CNT</b>//   Byte counter</summary>
<ul>
<li class="content" name="fld_4002400A.0" onclick="ElemClick('fld_4002400A.0');">
[0:8]<b style="margin: 20px;">BMC_BYTE_CNT</b> (def=0x0)    //    BMC_BYTE_CNT value
</li>
</ul>
</details></li>
<li class="content" name="reg_4002400C"><details ontoggle="ElemCh('reg_4002400C');"><summary>0x4002400C<b style="margin: 20px;">PORT_CC1</b>//   CC1 port control register</summary>
<ul>
<li class="content" name="fld_4002400C.0" onclick="ElemClick('fld_4002400C.0');">
[0]<b style="margin: 20px;">CC1_CMP0</b> (def=0x0)    //    CC1 output of the voltage comparator
</li>
<li class="content" name="fld_4002400C.1" onclick="ElemClick('fld_4002400C.1');">
[1]<b style="margin: 20px;">CC1_PD</b> (def=0x0)    //    CC1 port pull-down resistor enable
</li>
<li class="content" name="fld_4002400C.2" onclick="ElemClick('fld_4002400C.2');">
[2:3]<b style="margin: 20px;">CC1_PU</b> (def=0x0)    //    CC1 port pull-up current selection
</li>
<li class="content" name="fld_4002400C.4" onclick="ElemClick('fld_4002400C.4');">
[4]<b style="margin: 20px;">CC1_LVE</b> (def=0x0)    //    CC1 port output of the low voltage
</li>
<li class="content" name="fld_4002400C.5" onclick="ElemClick('fld_4002400C.5');">
[5:6]<b style="margin: 20px;">CC1_CVS</b> (def=0x0)    //    CC1 voltage comparator reference voltage
</li>
<li class="content" name="fld_4002400C.7" onclick="ElemClick('fld_4002400C.7');">
[7]<b style="margin: 20px;">CC1_CE</b> (def=0x0)    //    CC1 voltage comparator enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002400E"><details ontoggle="ElemCh('reg_4002400E');"><summary>0x4002400E<b style="margin: 20px;">PORT_CC2</b>//   CC2 port control register</summary>
<ul>
<li class="content" name="fld_4002400E.0" onclick="ElemClick('fld_4002400E.0');">
[0]<b style="margin: 20px;">CC2_CMP0</b> (def=0x0)    //    CC2 output of the voltage comparator
</li>
<li class="content" name="fld_4002400E.1" onclick="ElemClick('fld_4002400E.1');">
[1]<b style="margin: 20px;">CC2_PD</b> (def=0x0)    //    CC2 port pull-down resistor enable
</li>
<li class="content" name="fld_4002400E.2" onclick="ElemClick('fld_4002400E.2');">
[2:3]<b style="margin: 20px;">CC2_PU</b> (def=0x0)    //    CC2 port pull-up current selection
</li>
<li class="content" name="fld_4002400E.4" onclick="ElemClick('fld_4002400E.4');">
[4]<b style="margin: 20px;">CC2_LVE</b> (def=0x0)    //    CC2 port output of the low voltage
</li>
<li class="content" name="fld_4002400E.5" onclick="ElemClick('fld_4002400E.5');">
[5:6]<b style="margin: 20px;">CC2_CVS</b> (def=0x0)    //    CC2 voltage comparator reference voltage
</li>
<li class="content" name="fld_4002400E.7" onclick="ElemClick('fld_4002400E.7');">
[7]<b style="margin: 20px;">CC2_CE</b> (def=0x0)    //    CC2 voltage comparator enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40024010"><details ontoggle="ElemCh('reg_40024010');"><summary>0x40024010<b style="margin: 20px;">DMA</b>//   PD buffer start address register</summary>
<ul>
<li class="content" name="fld_40024010.0" onclick="ElemClick('fld_40024010.0');">
[0:11]<b style="margin: 20px;">USBPD_DMA_ADDR</b> (def=0x0)    //    USBPD_DMA_ADDR value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40024000.40" onclick="ElemClick('isr_40024000.40');">[40]  <b>USBPD0WakeUP</b>    //    USBPD0 WakeUP global interrupt</li>
<li class="content" name="isr_40024000.39" onclick="ElemClick('isr_40024000.39');">[39]  <b>USBPD0</b>    //    USBPD global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40024400"><details ontoggle="ElemCh('per_40024400');"><summary>0x40024400<b style="margin: 20px;">USBPD1</b>// </summary>
<ul>
<li class="content" name="reg_40024400"><details ontoggle="ElemCh('reg_40024400');"><summary>0x40024400<b style="margin: 20px;">CONFIG</b>//   PD interrupt enable register</summary>
<ul>
<li class="content" name="fld_40024400.0" onclick="ElemClick('fld_40024400.0');">
[0]<b style="margin: 20px;">CC_FILTER_EN</b> (def=0x0)    //    PIN filtering enabled
</li>
<li class="content" name="fld_40024400.1" onclick="ElemClick('fld_40024400.1');">
[1]<b style="margin: 20px;">PD_ALL_CLR</b> (def=0x0)    //    PD ITClear
</li>
<li class="content" name="fld_40024400.2" onclick="ElemClick('fld_40024400.2');">
[2:3]<b style="margin: 20px;">CC_SEL</b> (def=0x0)    //    PD Commutation port
</li>
<li class="content" name="fld_40024400.4" onclick="ElemClick('fld_40024400.4');">
[4]<b style="margin: 20px;">PD_DMA_EN</b> (def=0x0)    //    PD DMA Enable
</li>
<li class="content" name="fld_40024400.5" onclick="ElemClick('fld_40024400.5');">
[5]<b style="margin: 20px;">PD_RST_EN</b> (def=0x0)    //    PD RST Enable
</li>
<li class="content" name="fld_40024400.6" onclick="ElemClick('fld_40024400.6');">
[6]<b style="margin: 20px;">WAKE_POLAR</b> (def=0x0)    //    wakeup polarity
</li>
<li class="content" name="fld_40024400.8" onclick="ElemClick('fld_40024400.8');">
[8]<b style="margin: 20px;">RX_MULTI_0</b> (def=0x0)    //    Several consecutive 0 indicator bits are received
</li>
<li class="content" name="fld_40024400.10" onclick="ElemClick('fld_40024400.10');">
[10]<b style="margin: 20px;">IE_PD_IO</b> (def=0x0)    //    IO Enable
</li>
<li class="content" name="fld_40024400.11" onclick="ElemClick('fld_40024400.11');">
[11]<b style="margin: 20px;">IE_RX_BIT</b> (def=0x0)    //    bit interrupt Enable
</li>
<li class="content" name="fld_40024400.12" onclick="ElemClick('fld_40024400.12');">
[12]<b style="margin: 20px;">IE_RX_BYTE</b> (def=0x0)    //    Receive byte register
</li>
<li class="content" name="fld_40024400.13" onclick="ElemClick('fld_40024400.13');">
[13]<b style="margin: 20px;">IE_RX_ACT</b> (def=0x0)    //    Receive complete register
</li>
<li class="content" name="fld_40024400.14" onclick="ElemClick('fld_40024400.14');">
[14]<b style="margin: 20px;">IE_RX_RESET</b> (def=0x0)    //    Receive complete rst register
</li>
<li class="content" name="fld_40024400.15" onclick="ElemClick('fld_40024400.15');">
[15]<b style="margin: 20px;">IE_TX_END</b> (def=0x0)    //    transfer complete register
</li>
</ul>
</details></li>
<li class="content" name="reg_40024402"><details ontoggle="ElemCh('reg_40024402');"><summary>0x40024402<b style="margin: 20px;">BMC_CLK_CNT</b>//   BMC sampling clock counter</summary>
<ul>
<li class="content" name="fld_40024402.0" onclick="ElemClick('fld_40024402.0');">
[0:8]<b style="margin: 20px;">BMC_CLK_CNT</b> (def=0x0)    //    R/T counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40024404"><details ontoggle="ElemCh('reg_40024404');"><summary>0x40024404<b style="margin: 20px;">CONTROL</b>//   PD Send and receive enable register</summary>
<ul>
<li class="content" name="fld_40024404.0" onclick="ElemClick('fld_40024404.0');">
[0]<b style="margin: 20px;">PD_TX_EN</b> (def=0x0)    //    PD_TX_EN value
</li>
<li class="content" name="fld_40024404.1" onclick="ElemClick('fld_40024404.1');">
[1]<b style="margin: 20px;">BMC_START</b> (def=0x0)    //    BMC_START value
</li>
<li class="content" name="fld_40024404.2" onclick="ElemClick('fld_40024404.2');">
[2:4]<b style="margin: 20px;">RX_START</b> (def=0x0)    //    PD receive status identification
</li>
<li class="content" name="fld_40024404.5" onclick="ElemClick('fld_40024404.5');">
[5]<b style="margin: 20px;">DATA_FLAG</b> (def=0x0)    //    DATA_FLAG value
</li>
<li class="content" name="fld_40024404.6" onclick="ElemClick('fld_40024404.6');">
[6]<b style="margin: 20px;">TX_BIT_BACK</b> (def=0x0)    //    TX_BIT_BACK value
</li>
<li class="content" name="fld_40024404.7" onclick="ElemClick('fld_40024404.7');">
[7]<b style="margin: 20px;">BMC_BYTE_HI</b> (def=0x0)    //    BMC_BYTE_HI value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024405"><details ontoggle="ElemCh('reg_40024405');"><summary>0x40024405<b style="margin: 20px;">TX_SEL</b>//   SOP port selection register</summary>
<ul>
<li class="content" name="fld_40024405.0" onclick="ElemClick('fld_40024405.0');">
[0]<b style="margin: 20px;">TX_SEL1</b> (def=0x0)    //    K-CODE1 type selection
</li>
<li class="content" name="fld_40024405.2" onclick="ElemClick('fld_40024405.2');">
[2:3]<b style="margin: 20px;">TX_SEL2</b> (def=0x0)    //    K-CODE2 type selection
</li>
<li class="content" name="fld_40024405.4" onclick="ElemClick('fld_40024405.4');">
[4:5]<b style="margin: 20px;">TX_SEL3</b> (def=0x0)    //    K-CODE3 type selection
</li>
<li class="content" name="fld_40024405.6" onclick="ElemClick('fld_40024405.6');">
[6:7]<b style="margin: 20px;">TX_SEL4</b> (def=0x0)    //    K-CODE4 type selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40024406"><details ontoggle="ElemCh('reg_40024406');"><summary>0x40024406<b style="margin: 20px;">BMC_TX_SZ</b>//   PD send length register</summary>
<ul>
<li class="content" name="fld_40024406.0" onclick="ElemClick('fld_40024406.0');">
[0:8]<b style="margin: 20px;">BMC_TX_SZ</b> (def=0x0)    //    BMC_TX_SZ value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024408"><details ontoggle="ElemCh('reg_40024408');"><summary>0x40024408<b style="margin: 20px;">DATA_BUF</b>//   DMA cache data register</summary>
<ul>
<li class="content" name="fld_40024408.0" onclick="ElemClick('fld_40024408.0');">
[0:7]<b style="margin: 20px;">DATA_BUF</b> (def=0x0)    //    DATA_BUF value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024409"><details ontoggle="ElemCh('reg_40024409');"><summary>0x40024409<b style="margin: 20px;">STATUS</b>//   PD interrupt flag register</summary>
<ul>
<li class="content" name="fld_40024409.0" onclick="ElemClick('fld_40024409.0');">
[0:1]<b style="margin: 20px;">BMC_AUX</b> (def=0x0)    //    BMC_AUX value
</li>
<li class="content" name="fld_40024409.2" onclick="ElemClick('fld_40024409.2');">
[2]<b style="margin: 20px;">BUF_ERR</b> (def=0x0)    //    BUF_ERR value
</li>
<li class="content" name="fld_40024409.3" onclick="ElemClick('fld_40024409.3');">
[3]<b style="margin: 20px;">IF_RX_BIT</b> (def=0x0)    //    IF_RX_BIT value
</li>
<li class="content" name="fld_40024409.4" onclick="ElemClick('fld_40024409.4');">
[4]<b style="margin: 20px;">IF_RX_BYTE</b> (def=0x0)    //    IF_RX_BYTE value
</li>
<li class="content" name="fld_40024409.5" onclick="ElemClick('fld_40024409.5');">
[5]<b style="margin: 20px;">IF_RX_ACT</b> (def=0x0)    //    IF_RX_ACT value
</li>
<li class="content" name="fld_40024409.6" onclick="ElemClick('fld_40024409.6');">
[6]<b style="margin: 20px;">IF_RX_RESET</b> (def=0x0)    //    IF_RX_RESET value
</li>
<li class="content" name="fld_40024409.7" onclick="ElemClick('fld_40024409.7');">
[7]<b style="margin: 20px;">IF_TX_END</b> (def=0x0)    //    IF_TX_END value
</li>
</ul>
</details></li>
<li class="content" name="reg_4002440A"><details ontoggle="ElemCh('reg_4002440A');"><summary>0x4002440A<b style="margin: 20px;">BMC_BYTE_CNT</b>//   Byte counter</summary>
<ul>
<li class="content" name="fld_4002440A.0" onclick="ElemClick('fld_4002440A.0');">
[0:8]<b style="margin: 20px;">BMC_BYTE_CNT</b> (def=0x0)    //    BMC_BYTE_CNT value
</li>
</ul>
</details></li>
<li class="content" name="reg_4002440C"><details ontoggle="ElemCh('reg_4002440C');"><summary>0x4002440C<b style="margin: 20px;">PORT_CC1</b>//   CC1 port control register</summary>
<ul>
<li class="content" name="fld_4002440C.0" onclick="ElemClick('fld_4002440C.0');">
[0]<b style="margin: 20px;">CC1_CMP0</b> (def=0x0)    //    CC1 output of the voltage comparator
</li>
<li class="content" name="fld_4002440C.1" onclick="ElemClick('fld_4002440C.1');">
[1]<b style="margin: 20px;">CC1_PD</b> (def=0x0)    //    CC1 port pull-down resistor enable
</li>
<li class="content" name="fld_4002440C.2" onclick="ElemClick('fld_4002440C.2');">
[2:3]<b style="margin: 20px;">CC1_PU</b> (def=0x0)    //    CC1 port pull-up current selection
</li>
<li class="content" name="fld_4002440C.4" onclick="ElemClick('fld_4002440C.4');">
[4]<b style="margin: 20px;">CC1_LVE</b> (def=0x0)    //    CC1 port output of the low voltage
</li>
<li class="content" name="fld_4002440C.5" onclick="ElemClick('fld_4002440C.5');">
[5:6]<b style="margin: 20px;">CC1_CVS</b> (def=0x0)    //    CC1 voltage comparator reference voltage
</li>
<li class="content" name="fld_4002440C.7" onclick="ElemClick('fld_4002440C.7');">
[7]<b style="margin: 20px;">CC1_CE</b> (def=0x0)    //    CC1 voltage comparator enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002440E"><details ontoggle="ElemCh('reg_4002440E');"><summary>0x4002440E<b style="margin: 20px;">PORT_CC2</b>//   CC2 port control register</summary>
<ul>
<li class="content" name="fld_4002440E.0" onclick="ElemClick('fld_4002440E.0');">
[0]<b style="margin: 20px;">CC2_CMP0</b> (def=0x0)    //    CC2 output of the voltage comparator
</li>
<li class="content" name="fld_4002440E.1" onclick="ElemClick('fld_4002440E.1');">
[1]<b style="margin: 20px;">CC2_PD</b> (def=0x0)    //    CC2 port pull-down resistor enable
</li>
<li class="content" name="fld_4002440E.2" onclick="ElemClick('fld_4002440E.2');">
[2:3]<b style="margin: 20px;">CC2_PU</b> (def=0x0)    //    CC2 port pull-up current selection
</li>
<li class="content" name="fld_4002440E.4" onclick="ElemClick('fld_4002440E.4');">
[4]<b style="margin: 20px;">CC2_LVE</b> (def=0x0)    //    CC2 port output of the low voltage
</li>
<li class="content" name="fld_4002440E.5" onclick="ElemClick('fld_4002440E.5');">
[5:6]<b style="margin: 20px;">CC2_CVS</b> (def=0x0)    //    CC2 voltage comparator reference voltage
</li>
<li class="content" name="fld_4002440E.7" onclick="ElemClick('fld_4002440E.7');">
[7]<b style="margin: 20px;">CC2_CE</b> (def=0x0)    //    CC2 voltage comparator enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40024410"><details ontoggle="ElemCh('reg_40024410');"><summary>0x40024410<b style="margin: 20px;">DMA</b>//   PD buffer start address register</summary>
<ul>
<li class="content" name="fld_40024410.0" onclick="ElemClick('fld_40024410.0');">
[0:11]<b style="margin: 20px;">USBPD_DMA_ADDR</b> (def=0x0)    //    USBPD_DMA_ADDR value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40024400.42" onclick="ElemClick('isr_40024400.42');">[42]  <b>USBPD1WakeUP</b>    //    USBPD1 WakeUP interrupt</li>
<li class="content" name="isr_40024400.41" onclick="ElemClick('isr_40024400.41');">[41]  <b>USBPD1</b>    //    USBPD1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_E000D000"><details ontoggle="ElemCh('per_E000D000');"><summary>0xE000D000<b style="margin: 20px;">DBG</b>// Debug support</summary>
<ul>
<li class="content" name="reg_E000D000"><details ontoggle="ElemCh('reg_E000D000');"><summary>0xE000D000<b style="margin: 20px;">CR1</b>//   DBGMCU_CFGR1</summary>
<ul>
<li class="content" name="fld_E000D000.1" onclick="ElemClick('fld_E000D000.1');">
[1]<b style="margin: 20px;">WWDG_STOP</b> (def=0x0)    //    WWDG_STOP
</li>
<li class="content" name="fld_E000D000.4" onclick="ElemClick('fld_E000D000.4');">
[4]<b style="margin: 20px;">TIM1_STOP</b> (def=0x0)    //    TIM1_STOP
</li>
<li class="content" name="fld_E000D000.5" onclick="ElemClick('fld_E000D000.5');">
[5]<b style="margin: 20px;">TIM2_STOP</b> (def=0x0)    //    TIM2_STOP
</li>
<li class="content" name="fld_E000D000.6" onclick="ElemClick('fld_E000D000.6');">
[6]<b style="margin: 20px;">TIM3_STOP</b> (def=0x0)    //    TIM3_STOP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_1FFFF3E0"><details ontoggle="ElemCh('per_1FFFF3E0');"><summary>0x1FFFF3E0<b style="margin: 20px;">ESIG</b>// Device electronic signature</summary>
<ul>
<li class="content" name="reg_1FFFF3E0"><details ontoggle="ElemCh('reg_1FFFF3E0');"><summary>0x1FFFF3E0<b style="margin: 20px;">FLACAP</b>//   Flash capacity register</summary>
<ul>
<li class="content" name="fld_1FFFF3E0.0" onclick="ElemClick('fld_1FFFF3E0.0');">
[0:15]<b style="margin: 20px;">F_SIZE_15_0</b> (def=0x0)    //    Flash size
</li>
</ul>
</details></li>
<li class="content" name="reg_1FFFF3E8"><details ontoggle="ElemCh('reg_1FFFF3E8');"><summary>0x1FFFF3E8<b style="margin: 20px;">UNIID1</b>//   Unique identity 1</summary>
<ul>
<li class="content" name="fld_1FFFF3E8.0" onclick="ElemClick('fld_1FFFF3E8.0');">
[0:31]<b style="margin: 20px;">U_ID_31_0</b> (def=0x0)    //    Unique identity[31:0]
</li>
</ul>
</details></li>
<li class="content" name="reg_1FFFF3EC"><details ontoggle="ElemCh('reg_1FFFF3EC');"><summary>0x1FFFF3EC<b style="margin: 20px;">UNIID2</b>//   Unique identity 2</summary>
<ul>
<li class="content" name="fld_1FFFF3EC.0" onclick="ElemClick('fld_1FFFF3EC.0');">
[0:31]<b style="margin: 20px;">U_ID_63_32</b> (def=0x0)    //    Unique identity[63:32]
</li>
</ul>
</details></li>
<li class="content" name="reg_1FFFF3F0"><details ontoggle="ElemCh('reg_1FFFF3F0');"><summary>0x1FFFF3F0<b style="margin: 20px;">UNIID3</b>//   Unique identity 3</summary>
<ul>
<li class="content" name="fld_1FFFF3F0.0" onclick="ElemClick('fld_1FFFF3F0.0');">
[0:31]<b style="margin: 20px;">U_ID_95_64</b> (def=0x0)    //    Unique identity[95:64]
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40022000"><details ontoggle="ElemCh('per_40022000');"><summary>0x40022000<b style="margin: 20px;">FLASH</b>// FLASH</summary>
<ul>
<li class="content" name="reg_40022000"><details ontoggle="ElemCh('reg_40022000');"><summary>0x40022000<b style="margin: 20px;">ACTLR</b>//   Flash key register</summary>
<ul>
<li class="content" name="fld_40022000.0" onclick="ElemClick('fld_40022000.0');">
[0:2]<b style="margin: 20px;">LATENCY</b> (def=0x0)    //    Number of FLASH wait states
</li>
</ul>
</details></li>
<li class="content" name="reg_40022004"><details ontoggle="ElemCh('reg_40022004');"><summary>0x40022004<b style="margin: 20px;">KEYR</b>//   Flash key register</summary>
<ul>
<li class="content" name="fld_40022004.0" onclick="ElemClick('fld_40022004.0');">
[0:31]<b style="margin: 20px;">KEYR</b> (def=0x0)    //    FPEC key
</li>
</ul>
</details></li>
<li class="content" name="reg_40022008"><details ontoggle="ElemCh('reg_40022008');"><summary>0x40022008<b style="margin: 20px;">OBTKEYR</b>//   Flash option key register</summary>
<ul>
<li class="content" name="fld_40022008.0" onclick="ElemClick('fld_40022008.0');">
[0:31]<b style="margin: 20px;">OBKEYR</b> (def=0x0)    //    Option byte key
</li>
</ul>
</details></li>
<li class="content" name="reg_4002200C"><details ontoggle="ElemCh('reg_4002200C');"><summary>0x4002200C<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_4002200C.20" onclick="ElemClick('fld_4002200C.20');">
[20]<b style="margin: 20px;">ECCERRIF</b> (def=0x0)    //    Flash module ECC verification error interrupt flag
</li>
<li class="content" name="fld_4002200C.19" onclick="ElemClick('fld_4002200C.19');">
[19]<b style="margin: 20px;">NOERR</b> (def=0x0)    //    ECC verification of Flash module is error-free
</li>
<li class="content" name="fld_4002200C.18" onclick="ElemClick('fld_4002200C.18');">
[18]<b style="margin: 20px;">ERRCOR</b> (def=0x0)    //    Flash module ECC verification error,error correction success
</li>
<li class="content" name="fld_4002200C.17" onclick="ElemClick('fld_4002200C.17');">
[17]<b style="margin: 20px;">ERR_FATAL</b> (def=0x0)    //    Flash module ECC verification error,error correction success failure
</li>
<li class="content" name="fld_4002200C.5" onclick="ElemClick('fld_4002200C.5');">
[5]<b style="margin: 20px;">EOP</b> (def=0x0)    //    End of operation
</li>
<li class="content" name="fld_4002200C.4" onclick="ElemClick('fld_4002200C.4');">
[4]<b style="margin: 20px;">WRPRTERR</b> (def=0x0)    //    Write protection error
</li>
<li class="content" name="fld_4002200C.0" onclick="ElemClick('fld_4002200C.0');">
[0]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy
</li>
</ul>
</details></li>
<li class="content" name="reg_40022010"><details ontoggle="ElemCh('reg_40022010');"><summary>0x40022010<b style="margin: 20px;">CTLR</b>//   Control register</summary>
<ul>
<li class="content" name="fld_40022010.1" onclick="ElemClick('fld_40022010.1');">
[1]<b style="margin: 20px;">PER</b> (def=0x0)    //    Page Erase
</li>
<li class="content" name="fld_40022010.2" onclick="ElemClick('fld_40022010.2');">
[2]<b style="margin: 20px;">MER</b> (def=0x0)    //    Mass Erase
</li>
<li class="content" name="fld_40022010.5" onclick="ElemClick('fld_40022010.5');">
[5]<b style="margin: 20px;">OBER</b> (def=0x0)    //    Option byte erase
</li>
<li class="content" name="fld_40022010.6" onclick="ElemClick('fld_40022010.6');">
[6]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Start
</li>
<li class="content" name="fld_40022010.7" onclick="ElemClick('fld_40022010.7');">
[7]<b style="margin: 20px;">LOCK</b> (def=0x1)    //    Lock
</li>
<li class="content" name="fld_40022010.9" onclick="ElemClick('fld_40022010.9');">
[9]<b style="margin: 20px;">OPTWRE</b> (def=0x0)    //    Option bytes lock
</li>
<li class="content" name="fld_40022010.10" onclick="ElemClick('fld_40022010.10');">
[10]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40022010.12" onclick="ElemClick('fld_40022010.12');">
[12]<b style="margin: 20px;">EOPIE</b> (def=0x0)    //    End of operation interrupt enable
</li>
<li class="content" name="fld_40022010.15" onclick="ElemClick('fld_40022010.15');">
[15]<b style="margin: 20px;">FLOCK</b> (def=0x1)    //    Fast programmable lock
</li>
<li class="content" name="fld_40022010.16" onclick="ElemClick('fld_40022010.16');">
[16]<b style="margin: 20px;">FTPG</b> (def=0x0)    //    Fast programming
</li>
<li class="content" name="fld_40022010.17" onclick="ElemClick('fld_40022010.17');">
[17]<b style="margin: 20px;">FTER</b> (def=0x0)    //    Fast erase
</li>
<li class="content" name="fld_40022010.18" onclick="ElemClick('fld_40022010.18');">
[18]<b style="margin: 20px;">BUFLOAD</b> (def=0x0)    //    Buffer load
</li>
<li class="content" name="fld_40022010.19" onclick="ElemClick('fld_40022010.19');">
[19]<b style="margin: 20px;">BUFRST</b> (def=0x0)    //    Buffer reset
</li>
<li class="content" name="fld_40022010.20" onclick="ElemClick('fld_40022010.20');">
[20]<b style="margin: 20px;">ECCERRIE</b> (def=0x0)    //    ECC error interrupt enabled
</li>
<li class="content" name="fld_40022010.21" onclick="ElemClick('fld_40022010.21');">
[21]<b style="margin: 20px;">ECCCORIE</b> (def=0x0)    //    ECC verification error occurs but correction is successful,ECC error flag location is selecte
</li>
</ul>
</details></li>
<li class="content" name="reg_40022014"><details ontoggle="ElemCh('reg_40022014');"><summary>0x40022014<b style="margin: 20px;">ADDR</b>//   Flash address register</summary>
<ul>
<li class="content" name="fld_40022014.0" onclick="ElemClick('fld_40022014.0');">
[0:31]<b style="margin: 20px;">FAR</b> (def=0x0)    //    Flash Address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002201C"><details ontoggle="ElemCh('reg_4002201C');"><summary>0x4002201C<b style="margin: 20px;">OBR</b>//   Option byte register</summary>
<ul>
<li class="content" name="fld_4002201C.0" onclick="ElemClick('fld_4002201C.0');">
[0]<b style="margin: 20px;">OPTERR</b> (def=0x0)    //    Option byte error
</li>
<li class="content" name="fld_4002201C.1" onclick="ElemClick('fld_4002201C.1');">
[1]<b style="margin: 20px;">RDPRT</b> (def=0x0)    //    Read protection
</li>
<li class="content" name="fld_4002201C.3" onclick="ElemClick('fld_4002201C.3');">
[3]<b style="margin: 20px;">STOPRST</b> (def=0x0)    //    STOP_RST
</li>
<li class="content" name="fld_4002201C.4" onclick="ElemClick('fld_4002201C.4');">
[4]<b style="margin: 20px;">STANDYRST</b> (def=0x0)    //    STANDY_RST
</li>
<li class="content" name="fld_4002201C.5" onclick="ElemClick('fld_4002201C.5');">
[5:6]<b style="margin: 20px;">RST_MODE</b> (def=0x0)    //    CFG_RST_MODE
</li>
<li class="content" name="fld_4002201C.7" onclick="ElemClick('fld_4002201C.7');">
[7]<b style="margin: 20px;">RST_PIN_SEL</b> (def=0x0)    //    RESET PIN selection
</li>
<li class="content" name="fld_4002201C.9" onclick="ElemClick('fld_4002201C.9');">
[9]<b style="margin: 20px;">OV_CFG</b> (def=0x0)    //    User configuration bit of the overvoltage protection detection function
</li>
</ul>
</details></li>
<li class="content" name="reg_40022020"><details ontoggle="ElemCh('reg_40022020');"><summary>0x40022020<b style="margin: 20px;">WPR</b>//   Write protection register</summary>
<ul>
<li class="content" name="fld_40022020.0" onclick="ElemClick('fld_40022020.0');">
[0:31]<b style="margin: 20px;">WRP</b> (def=0x0)    //    Write protect
</li>
</ul>
</details></li>
<li class="content" name="reg_40022024"><details ontoggle="ElemCh('reg_40022024');"><summary>0x40022024<b style="margin: 20px;">MODEKEYR</b>//   Mode select register</summary>
<ul>
<li class="content" name="fld_40022024.0" onclick="ElemClick('fld_40022024.0');">
[0:31]<b style="margin: 20px;">MODEKEYR</b> (def=0x0)    //    Mode select
</li>
</ul>
</details></li>
<li class="content" name="reg_40022028"><details ontoggle="ElemCh('reg_40022028');"><summary>0x40022028<b style="margin: 20px;">BOOT_MODEKEYP</b>//   Boot mode key register</summary>
<ul>
<li class="content" name="fld_40022028.0" onclick="ElemClick('fld_40022028.0');">
[0:31]<b style="margin: 20px;">MODEKEYR</b> (def=0x0)    //    Boot mode key
</li>
</ul>
</details></li>
<li class="content" name="reg_4002202F"><details ontoggle="ElemCh('reg_4002202F');"><summary>0x4002202F<b style="margin: 20px;">CTLR2</b>//   configuration register 2</summary>
<ul>
<li class="content" name="fld_4002202F.5" onclick="ElemClick('fld_4002202F.5');">
[5:6]<b style="margin: 20px;">VDD8_SEL</b> (def=0x0)    //    VDD voltage selection
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40022000.18" onclick="ElemClick('isr_40022000.18');">[18]  <b>FLASH</b>    //    Flash global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_E000E000"><details ontoggle="ElemCh('per_E000E000');"><summary>0xE000E000<b style="margin: 20px;">PFIC</b>// Programmable Fast Interrupt Controller</summary>
<ul>
<li class="content" name="reg_E000E000"><details ontoggle="ElemCh('reg_E000E000');"><summary>0xE000E000<b style="margin: 20px;">ISR1</b>//   Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E000.2" onclick="ElemClick('fld_E000E000.2');">
[2:3]<b style="margin: 20px;">INTENSTA2_3</b> (def=0x3)    //    Interrupt ID Status
</li>
<li class="content" name="fld_E000E000.5" onclick="ElemClick('fld_E000E000.5');">
[5]<b style="margin: 20px;">INTENSTA5</b> (def=0x0)    //    Interrupt ID Status
</li>
<li class="content" name="fld_E000E000.8" onclick="ElemClick('fld_E000E000.8');">
[8:9]<b style="margin: 20px;">INTENSTA8_9</b> (def=0x0)    //    Interrupt ID Status
</li>
<li class="content" name="fld_E000E000.12" onclick="ElemClick('fld_E000E000.12');">
[12:31]<b style="margin: 20px;">INTENSTA12_31</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E004"><details ontoggle="ElemCh('reg_E000E004');"><summary>0xE000E004<b style="margin: 20px;">ISR2</b>//   Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E004.0" onclick="ElemClick('fld_E000E004.0');">
[0:14]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E020"><details ontoggle="ElemCh('reg_E000E020');"><summary>0xE000E020<b style="margin: 20px;">IPR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E020.2" onclick="ElemClick('fld_E000E020.2');">
[2:3]<b style="margin: 20px;">PENDSTA2_3</b> (def=0x0)    //    PENDSTA
</li>
<li class="content" name="fld_E000E020.5" onclick="ElemClick('fld_E000E020.5');">
[5]<b style="margin: 20px;">PENDSTA5</b> (def=0x0)    //    PENDSTA
</li>
<li class="content" name="fld_E000E020.8" onclick="ElemClick('fld_E000E020.8');">
[8:9]<b style="margin: 20px;">INTENSTA8_9</b> (def=0x0)    //    PENDSTA
</li>
<li class="content" name="fld_E000E020.12" onclick="ElemClick('fld_E000E020.12');">
[12:31]<b style="margin: 20px;">INTENSTA12_31</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E024"><details ontoggle="ElemCh('reg_E000E024');"><summary>0xE000E024<b style="margin: 20px;">IPR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E024.0" onclick="ElemClick('fld_E000E024.0');">
[0:14]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E040"><details ontoggle="ElemCh('reg_E000E040');"><summary>0xE000E040<b style="margin: 20px;">ITHRESDR</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content" name="fld_E000E040.0" onclick="ElemClick('fld_E000E040.0');">
[0:7]<b style="margin: 20px;">THRESHOLD</b> (def=0x0)    //    THRESHOLD
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E04C"><details ontoggle="ElemCh('reg_E000E04C');"><summary>0xE000E04C<b style="margin: 20px;">GISR</b>//   Interrupt Global Register</summary>
<ul>
<li class="content" name="fld_E000E04C.0" onclick="ElemClick('fld_E000E04C.0');">
[0:7]<b style="margin: 20px;">NESTSTA</b> (def=0x0)    //    interrupt nesting
</li>
<li class="content" name="fld_E000E04C.8" onclick="ElemClick('fld_E000E04C.8');">
[8]<b style="margin: 20px;">GACTSTA</b> (def=0x0)    //    interrupt execution
</li>
<li class="content" name="fld_E000E04C.9" onclick="ElemClick('fld_E000E04C.9');">
[9]<b style="margin: 20px;">GPENDSTA</b> (def=0x0)    //    interrupt pending
</li>
<li class="content" name="fld_E000E04C.11" onclick="ElemClick('fld_E000E04C.11');">
[11]<b style="margin: 20px;">GLOBLIE</b> (def=0x0)    //    global interrupt enable
</li>
<li class="content" name="fld_E000E04C.12" onclick="ElemClick('fld_E000E04C.12');">
[12]<b style="margin: 20px;">DBGMODE</b> (def=0x0)    //    debug mode
</li>
<li class="content" name="fld_E000E04C.13" onclick="ElemClick('fld_E000E04C.13');">
[13]<b style="margin: 20px;">LOCKSTA</b> (def=0x0)    //    lock-out state
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E050"><details ontoggle="ElemCh('reg_E000E050');"><summary>0xE000E050<b style="margin: 20px;">VTFIDR</b>//   ID Config Register</summary>
<ul>
<li class="content" name="fld_E000E050.0" onclick="ElemClick('fld_E000E050.0');">
[0:7]<b style="margin: 20px;">VTFID0</b> (def=0x0)    //    VTFID0
</li>
<li class="content" name="fld_E000E050.8" onclick="ElemClick('fld_E000E050.8');">
[8:15]<b style="margin: 20px;">VTFID1</b> (def=0x0)    //    VTFID1
</li>
<li class="content" name="fld_E000E050.16" onclick="ElemClick('fld_E000E050.16');">
[16:23]<b style="margin: 20px;">VTFID2</b> (def=0x0)    //    VTFID2
</li>
<li class="content" name="fld_E000E050.24" onclick="ElemClick('fld_E000E050.24');">
[24:31]<b style="margin: 20px;">VTFID3</b> (def=0x0)    //    VTFID3
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E060"><details ontoggle="ElemCh('reg_E000E060');"><summary>0xE000E060<b style="margin: 20px;">VTFADDRR0</b>//   Interrupt 0 address Register</summary>
<ul>
<li class="content" name="fld_E000E060.0" onclick="ElemClick('fld_E000E060.0');">
[0]<b style="margin: 20px;">VTF0EN</b> (def=0x0)    //    VTF0EN
</li>
<li class="content" name="fld_E000E060.1" onclick="ElemClick('fld_E000E060.1');">
[1:31]<b style="margin: 20px;">ADDR0</b> (def=0x0)    //     ADDR0
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E064"><details ontoggle="ElemCh('reg_E000E064');"><summary>0xE000E064<b style="margin: 20px;">VTFADDRR1</b>//   Interrupt 1 address Register</summary>
<ul>
<li class="content" name="fld_E000E064.0" onclick="ElemClick('fld_E000E064.0');">
[0]<b style="margin: 20px;">VTF1EN</b> (def=0x0)    //    VTF1EN
</li>
<li class="content" name="fld_E000E064.1" onclick="ElemClick('fld_E000E064.1');">
[1:31]<b style="margin: 20px;">ADDR1</b> (def=0x0)    //     ADDR1
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E068"><details ontoggle="ElemCh('reg_E000E068');"><summary>0xE000E068<b style="margin: 20px;">VTFADDRR2</b>//   Interrupt 2 address Register</summary>
<ul>
<li class="content" name="fld_E000E068.0" onclick="ElemClick('fld_E000E068.0');">
[0]<b style="margin: 20px;">VTF2EN</b> (def=0x0)    //    VTF2EN
</li>
<li class="content" name="fld_E000E068.1" onclick="ElemClick('fld_E000E068.1');">
[1:31]<b style="margin: 20px;">ADDR2</b> (def=0x0)    //     ADDR2
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E06C"><details ontoggle="ElemCh('reg_E000E06C');"><summary>0xE000E06C<b style="margin: 20px;">VTFADDRR3</b>//   Interrupt 3 address Register</summary>
<ul>
<li class="content" name="fld_E000E06C.0" onclick="ElemClick('fld_E000E06C.0');">
[0]<b style="margin: 20px;">VTF3EN</b> (def=0x0)    //    VTF3EN
</li>
<li class="content" name="fld_E000E06C.1" onclick="ElemClick('fld_E000E06C.1');">
[1:31]<b style="margin: 20px;">ADDR3</b> (def=0x0)    //     ADDR3
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E100"><details ontoggle="ElemCh('reg_E000E100');"><summary>0xE000E100<b style="margin: 20px;">IENR1</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E100.12" onclick="ElemClick('fld_E000E100.12');">
[12:31]<b style="margin: 20px;">INTEN12_31</b> (def=0x0)    //    INTEN12_31
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E104"><details ontoggle="ElemCh('reg_E000E104');"><summary>0xE000E104<b style="margin: 20px;">IENR2</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E104.0" onclick="ElemClick('fld_E000E104.0');">
[0:14]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN32_46
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E180"><details ontoggle="ElemCh('reg_E000E180');"><summary>0xE000E180<b style="margin: 20px;">IRER1</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E180.12" onclick="ElemClick('fld_E000E180.12');">
[12:31]<b style="margin: 20px;">INTRSET12_31</b> (def=0x0)    //    INTRSET12_31
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E184"><details ontoggle="ElemCh('reg_E000E184');"><summary>0xE000E184<b style="margin: 20px;">IRER2</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E184.0" onclick="ElemClick('fld_E000E184.0');">
[0:14]<b style="margin: 20px;">INTRSET</b> (def=0x0)    //    INTRSET38_46
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E200"><details ontoggle="ElemCh('reg_E000E200');"><summary>0xE000E200<b style="margin: 20px;">IPSR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E200.2" onclick="ElemClick('fld_E000E200.2');">
[2:3]<b style="margin: 20px;">PENDSET2_3</b> (def=0x0)    //    PENDSET
</li>
<li class="content" name="fld_E000E200.5" onclick="ElemClick('fld_E000E200.5');">
[5]<b style="margin: 20px;">PENDSET5</b> (def=0x0)    //    PENDSET
</li>
<li class="content" name="fld_E000E200.8" onclick="ElemClick('fld_E000E200.8');">
[8:9]<b style="margin: 20px;">PENDSET8_9</b> (def=0x0)    //    PENDSET
</li>
<li class="content" name="fld_E000E200.12" onclick="ElemClick('fld_E000E200.12');">
[12:31]<b style="margin: 20px;">PENDSET12_31</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E204"><details ontoggle="ElemCh('reg_E000E204');"><summary>0xE000E204<b style="margin: 20px;">IPSR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E204.0" onclick="ElemClick('fld_E000E204.0');">
[0:14]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    PENDSET32_46
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E280"><details ontoggle="ElemCh('reg_E000E280');"><summary>0xE000E280<b style="margin: 20px;">IPRR1</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E280.2" onclick="ElemClick('fld_E000E280.2');">
[2:3]<b style="margin: 20px;">PENDRST2_3</b> (def=0x0)    //    PENDRESET
</li>
<li class="content" name="fld_E000E280.5" onclick="ElemClick('fld_E000E280.5');">
[5]<b style="margin: 20px;">PENDRST5</b> (def=0x0)    //    PENDRESET
</li>
<li class="content" name="fld_E000E280.8" onclick="ElemClick('fld_E000E280.8');">
[8:9]<b style="margin: 20px;">PENDRST8</b> (def=0x0)    //    PENDRESET
</li>
<li class="content" name="fld_E000E280.12" onclick="ElemClick('fld_E000E280.12');">
[12:31]<b style="margin: 20px;">PENDRST12_31</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E284"><details ontoggle="ElemCh('reg_E000E284');"><summary>0xE000E284<b style="margin: 20px;">IPRR2</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E284.0" onclick="ElemClick('fld_E000E284.0');">
[0:14]<b style="margin: 20px;">PENDRST</b> (def=0x0)    //    PENDRESET32_46
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E300"><details ontoggle="ElemCh('reg_E000E300');"><summary>0xE000E300<b style="margin: 20px;">IACTR1</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E300.2" onclick="ElemClick('fld_E000E300.2');">
[2:3]<b style="margin: 20px;">IACTS2_3</b> (def=0x0)    //    IACTS
</li>
<li class="content" name="fld_E000E300.5" onclick="ElemClick('fld_E000E300.5');">
[5]<b style="margin: 20px;">IACTS5</b> (def=0x0)    //    IACTS
</li>
<li class="content" name="fld_E000E300.8" onclick="ElemClick('fld_E000E300.8');">
[8:9]<b style="margin: 20px;">IACTS8_9</b> (def=0x0)    //    IACTS
</li>
<li class="content" name="fld_E000E300.12" onclick="ElemClick('fld_E000E300.12');">
[12:31]<b style="margin: 20px;">IACTS12_31</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E304"><details ontoggle="ElemCh('reg_E000E304');"><summary>0xE000E304<b style="margin: 20px;">IACTR2</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E304.0" onclick="ElemClick('fld_E000E304.0');">
[0:14]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    IACTS32_46
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E400"><details ontoggle="ElemCh('reg_E000E400');"><summary>0xE000E400<b style="margin: 20px;">IPRIOR0</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E401"><details ontoggle="ElemCh('reg_E000E401');"><summary>0xE000E401<b style="margin: 20px;">IPRIOR1</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E402"><details ontoggle="ElemCh('reg_E000E402');"><summary>0xE000E402<b style="margin: 20px;">IPRIOR2</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E403"><details ontoggle="ElemCh('reg_E000E403');"><summary>0xE000E403<b style="margin: 20px;">IPRIOR3</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E404"><details ontoggle="ElemCh('reg_E000E404');"><summary>0xE000E404<b style="margin: 20px;">IPRIOR4</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E405"><details ontoggle="ElemCh('reg_E000E405');"><summary>0xE000E405<b style="margin: 20px;">IPRIOR5</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E406"><details ontoggle="ElemCh('reg_E000E406');"><summary>0xE000E406<b style="margin: 20px;">IPRIOR6</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E407"><details ontoggle="ElemCh('reg_E000E407');"><summary>0xE000E407<b style="margin: 20px;">IPRIOR7</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E408"><details ontoggle="ElemCh('reg_E000E408');"><summary>0xE000E408<b style="margin: 20px;">IPRIOR8</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E409"><details ontoggle="ElemCh('reg_E000E409');"><summary>0xE000E409<b style="margin: 20px;">IPRIOR9</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40A"><details ontoggle="ElemCh('reg_E000E40A');"><summary>0xE000E40A<b style="margin: 20px;">IPRIOR10</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40B"><details ontoggle="ElemCh('reg_E000E40B');"><summary>0xE000E40B<b style="margin: 20px;">IPRIOR11</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40C"><details ontoggle="ElemCh('reg_E000E40C');"><summary>0xE000E40C<b style="margin: 20px;">IPRIOR12</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40D"><details ontoggle="ElemCh('reg_E000E40D');"><summary>0xE000E40D<b style="margin: 20px;">IPRIOR13</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40E"><details ontoggle="ElemCh('reg_E000E40E');"><summary>0xE000E40E<b style="margin: 20px;">IPRIOR14</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40F"><details ontoggle="ElemCh('reg_E000E40F');"><summary>0xE000E40F<b style="margin: 20px;">IPRIOR15</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E410"><details ontoggle="ElemCh('reg_E000E410');"><summary>0xE000E410<b style="margin: 20px;">IPRIOR16</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E411"><details ontoggle="ElemCh('reg_E000E411');"><summary>0xE000E411<b style="margin: 20px;">IPRIOR17</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E412"><details ontoggle="ElemCh('reg_E000E412');"><summary>0xE000E412<b style="margin: 20px;">IPRIOR18</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E413"><details ontoggle="ElemCh('reg_E000E413');"><summary>0xE000E413<b style="margin: 20px;">IPRIOR19</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E414"><details ontoggle="ElemCh('reg_E000E414');"><summary>0xE000E414<b style="margin: 20px;">IPRIOR20</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E415"><details ontoggle="ElemCh('reg_E000E415');"><summary>0xE000E415<b style="margin: 20px;">IPRIOR21</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E416"><details ontoggle="ElemCh('reg_E000E416');"><summary>0xE000E416<b style="margin: 20px;">IPRIOR22</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E417"><details ontoggle="ElemCh('reg_E000E417');"><summary>0xE000E417<b style="margin: 20px;">IPRIOR23</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E418"><details ontoggle="ElemCh('reg_E000E418');"><summary>0xE000E418<b style="margin: 20px;">IPRIOR24</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E419"><details ontoggle="ElemCh('reg_E000E419');"><summary>0xE000E419<b style="margin: 20px;">IPRIOR25</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41A"><details ontoggle="ElemCh('reg_E000E41A');"><summary>0xE000E41A<b style="margin: 20px;">IPRIOR26</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41B"><details ontoggle="ElemCh('reg_E000E41B');"><summary>0xE000E41B<b style="margin: 20px;">IPRIOR27</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41C"><details ontoggle="ElemCh('reg_E000E41C');"><summary>0xE000E41C<b style="margin: 20px;">IPRIOR28</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41D"><details ontoggle="ElemCh('reg_E000E41D');"><summary>0xE000E41D<b style="margin: 20px;">IPRIOR29</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41E"><details ontoggle="ElemCh('reg_E000E41E');"><summary>0xE000E41E<b style="margin: 20px;">IPRIOR30</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41F"><details ontoggle="ElemCh('reg_E000E41F');"><summary>0xE000E41F<b style="margin: 20px;">IPRIOR31</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E420"><details ontoggle="ElemCh('reg_E000E420');"><summary>0xE000E420<b style="margin: 20px;">IPRIOR32</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E421"><details ontoggle="ElemCh('reg_E000E421');"><summary>0xE000E421<b style="margin: 20px;">IPRIOR33</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E422"><details ontoggle="ElemCh('reg_E000E422');"><summary>0xE000E422<b style="margin: 20px;">IPRIOR34</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E423"><details ontoggle="ElemCh('reg_E000E423');"><summary>0xE000E423<b style="margin: 20px;">IPRIOR35</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E424"><details ontoggle="ElemCh('reg_E000E424');"><summary>0xE000E424<b style="margin: 20px;">IPRIOR36</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E425"><details ontoggle="ElemCh('reg_E000E425');"><summary>0xE000E425<b style="margin: 20px;">IPRIOR37</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E426"><details ontoggle="ElemCh('reg_E000E426');"><summary>0xE000E426<b style="margin: 20px;">IPRIOR38</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E427"><details ontoggle="ElemCh('reg_E000E427');"><summary>0xE000E427<b style="margin: 20px;">IPRIOR39</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E428"><details ontoggle="ElemCh('reg_E000E428');"><summary>0xE000E428<b style="margin: 20px;">IPRIOR40</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E429"><details ontoggle="ElemCh('reg_E000E429');"><summary>0xE000E429<b style="margin: 20px;">IPRIOR41</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42A"><details ontoggle="ElemCh('reg_E000E42A');"><summary>0xE000E42A<b style="margin: 20px;">IPRIOR42</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42B"><details ontoggle="ElemCh('reg_E000E42B');"><summary>0xE000E42B<b style="margin: 20px;">IPRIOR43</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42C"><details ontoggle="ElemCh('reg_E000E42C');"><summary>0xE000E42C<b style="margin: 20px;">IPRIOR44</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42D"><details ontoggle="ElemCh('reg_E000E42D');"><summary>0xE000E42D<b style="margin: 20px;">IPRIOR45</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42E"><details ontoggle="ElemCh('reg_E000E42E');"><summary>0xE000E42E<b style="margin: 20px;">IPRIOR46</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42F"><details ontoggle="ElemCh('reg_E000E42F');"><summary>0xE000E42F<b style="margin: 20px;">IPRIOR47</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E430"><details ontoggle="ElemCh('reg_E000E430');"><summary>0xE000E430<b style="margin: 20px;">IPRIOR48</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E431"><details ontoggle="ElemCh('reg_E000E431');"><summary>0xE000E431<b style="margin: 20px;">IPRIOR49</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E432"><details ontoggle="ElemCh('reg_E000E432');"><summary>0xE000E432<b style="margin: 20px;">IPRIOR50</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E433"><details ontoggle="ElemCh('reg_E000E433');"><summary>0xE000E433<b style="margin: 20px;">IPRIOR51</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E434"><details ontoggle="ElemCh('reg_E000E434');"><summary>0xE000E434<b style="margin: 20px;">IPRIOR52</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E435"><details ontoggle="ElemCh('reg_E000E435');"><summary>0xE000E435<b style="margin: 20px;">IPRIOR53</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E436"><details ontoggle="ElemCh('reg_E000E436');"><summary>0xE000E436<b style="margin: 20px;">IPRIOR54</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E437"><details ontoggle="ElemCh('reg_E000E437');"><summary>0xE000E437<b style="margin: 20px;">IPRIOR55</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E438"><details ontoggle="ElemCh('reg_E000E438');"><summary>0xE000E438<b style="margin: 20px;">IPRIOR56</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E439"><details ontoggle="ElemCh('reg_E000E439');"><summary>0xE000E439<b style="margin: 20px;">IPRIOR57</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43A"><details ontoggle="ElemCh('reg_E000E43A');"><summary>0xE000E43A<b style="margin: 20px;">IPRIOR58</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43B"><details ontoggle="ElemCh('reg_E000E43B');"><summary>0xE000E43B<b style="margin: 20px;">IPRIOR59</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43C"><details ontoggle="ElemCh('reg_E000E43C');"><summary>0xE000E43C<b style="margin: 20px;">IPRIOR60</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43D"><details ontoggle="ElemCh('reg_E000E43D');"><summary>0xE000E43D<b style="margin: 20px;">IPRIOR61</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43E"><details ontoggle="ElemCh('reg_E000E43E');"><summary>0xE000E43E<b style="margin: 20px;">IPRIOR62</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43F"><details ontoggle="ElemCh('reg_E000E43F');"><summary>0xE000E43F<b style="margin: 20px;">IPRIOR63</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000ED10"><details ontoggle="ElemCh('reg_E000ED10');"><summary>0xE000ED10<b style="margin: 20px;">SCTLR</b>//   System Control Register</summary>
<ul>
<li class="content" name="fld_E000ED10.1" onclick="ElemClick('fld_E000ED10.1');">
[1]<b style="margin: 20px;">SLEEPONEXIT</b> (def=0x0)    //    system leaves the state after an interruption
</li>
<li class="content" name="fld_E000ED10.2" onclick="ElemClick('fld_E000ED10.2');">
[2]<b style="margin: 20px;">SLEEPDEEP</b> (def=0x0)    //    low power mode selection
</li>
<li class="content" name="fld_E000ED10.3" onclick="ElemClick('fld_E000ED10.3');">
[3]<b style="margin: 20px;">WFITOWFE</b> (def=0x0)    //    ues WFI as WFE
</li>
<li class="content" name="fld_E000ED10.4" onclick="ElemClick('fld_E000ED10.4');">
[4]<b style="margin: 20px;">SEVONPEND</b> (def=0x0)    //    SEVONPEND
</li>
<li class="content" name="fld_E000ED10.5" onclick="ElemClick('fld_E000ED10.5');">
[5]<b style="margin: 20px;">SETEVENT</b> (def=0x0)    //    set event
</li>
<li class="content" name="fld_E000ED10.31" onclick="ElemClick('fld_E000ED10.31');">
[31]<b style="margin: 20px;">SYSRST</b> (def=0x0)    //    System reset
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F000"><details ontoggle="ElemCh('reg_E000F000');"><summary>0xE000F000<b style="margin: 20px;">STK_CTLR</b>//   System counter control register</summary>
<ul>
<li class="content" name="fld_E000F000.0" onclick="ElemClick('fld_E000F000.0');">
[0]<b style="margin: 20px;">STE</b> (def=0x0)    //    System counter enable
</li>
<li class="content" name="fld_E000F000.1" onclick="ElemClick('fld_E000F000.1');">
[1]<b style="margin: 20px;">STIE</b> (def=0x0)    //    System counter interrupt enable
</li>
<li class="content" name="fld_E000F000.2" onclick="ElemClick('fld_E000F000.2');">
[2]<b style="margin: 20px;">STCLK</b> (def=0x0)    //    System selects the clock source
</li>
<li class="content" name="fld_E000F000.3" onclick="ElemClick('fld_E000F000.3');">
[3]<b style="margin: 20px;">STRE</b> (def=0x0)    //    System reload register
</li>
<li class="content" name="fld_E000F000.4" onclick="ElemClick('fld_E000F000.4');">
[4]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Counting mode
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F004"><details ontoggle="ElemCh('reg_E000F004');"><summary>0xE000F004<b style="margin: 20px;">STK_SR</b>//   System START</summary>
<ul>
<li class="content" name="fld_E000F004.0" onclick="ElemClick('fld_E000F004.0');">
[0]<b style="margin: 20px;">CNTIF</b> (def=0x0)    //    count value comparsion flag
</li>
<li class="content" name="fld_E000F004.31" onclick="ElemClick('fld_E000F004.31');">
[31]<b style="margin: 20px;">SWIE</b> (def=0x0)    //    System software triggered interrupts enable
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F008"><details ontoggle="ElemCh('reg_E000F008');"><summary>0xE000F008<b style="margin: 20px;">STK_CNTL</b>//   System counter low register</summary>
<ul>
<li class="content" name="fld_E000F008.0" onclick="ElemClick('fld_E000F008.0');">
[0:31]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F010"><details ontoggle="ElemCh('reg_E000F010');"><summary>0xE000F010<b style="margin: 20px;">STK_CMPLR</b>//   System compare low register</summary>
<ul>
<li class="content" name="fld_E000F010.0" onclick="ElemClick('fld_E000F010.0');">
[0:31]<b style="margin: 20px;">CMP</b> (def=0x0)    //    CMP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40024800"><details ontoggle="ElemCh('per_40024800');"><summary>0x40024800<b style="margin: 20px;">OPA</b>// OPA_CMP</summary>
<ul>
<li class="content" name="reg_40024800"><details ontoggle="ElemCh('reg_40024800');"><summary>0x40024800<b style="margin: 20px;">QII_CFGR</b>//   OPA_CMP_QII configuration register</summary>
<ul>
<li class="content" name="fld_40024800.0" onclick="ElemClick('fld_40024800.0');">
[0]<b style="margin: 20px;">QII1_AE</b> (def=0x0)    //    QII1_CMP enable
</li>
<li class="content" name="fld_40024800.1" onclick="ElemClick('fld_40024800.1');">
[1]<b style="margin: 20px;">QII1_HYPSEL</b> (def=0x0)    //    QII1_CMP hysteresis selection
</li>
<li class="content" name="fld_40024800.2" onclick="ElemClick('fld_40024800.2');">
[2]<b style="margin: 20px;">QII1_AVSEL</b> (def=0x0)    //    QII1_OPA gain selection
</li>
<li class="content" name="fld_40024800.3" onclick="ElemClick('fld_40024800.3');">
[3]<b style="margin: 20px;">QII2_AE</b> (def=0x0)    //    QII2_CMP enable
</li>
<li class="content" name="fld_40024800.4" onclick="ElemClick('fld_40024800.4');">
[4]<b style="margin: 20px;">QII2_OPAEN</b> (def=0x0)    //    QII2_OPA enable
</li>
<li class="content" name="fld_40024800.5" onclick="ElemClick('fld_40024800.5');">
[5]<b style="margin: 20px;">QII2_SESEL</b> (def=0x0)    //    QII2 single end amplification mode selection
</li>
<li class="content" name="fld_40024800.6" onclick="ElemClick('fld_40024800.6');">
[6:7]<b style="margin: 20px;">QII2_AVSEL</b> (def=0x0)    //    QII2_OPA gain selection
</li>
<li class="content" name="fld_40024800.8" onclick="ElemClick('fld_40024800.8');">
[8:10]<b style="margin: 20px;">QII2_HYPSEL</b> (def=0x0)    //    QII2_CMP hysteresis selection
</li>
<li class="content" name="fld_40024800.12" onclick="ElemClick('fld_40024800.12');">
[12]<b style="margin: 20px;">QII2_DACEN</b> (def=0x0)    //    QII2_DAC enable
</li>
<li class="content" name="fld_40024800.13" onclick="ElemClick('fld_40024800.13');">
[13:16]<b style="margin: 20px;">QII2_DAC</b> (def=0x0)    //    QII2_DAC output voltage selection
</li>
<li class="content" name="fld_40024800.18" onclick="ElemClick('fld_40024800.18');">
[18:19]<b style="margin: 20px;">QII2_CHNSEL</b> (def=0x0)    //    Input selection at the negative end of the QII2_CMP
</li>
<li class="content" name="fld_40024800.20" onclick="ElemClick('fld_40024800.20');">
[20:21]<b style="margin: 20px;">QII2_CHPSEL</b> (def=0x0)    //    Input selection at the positive end of the QII2_CMP
</li>
</ul>
</details></li>
<li class="content" name="reg_40024804"><details ontoggle="ElemCh('reg_40024804');"><summary>0x40024804<b style="margin: 20px;">ISP_CTLR</b>//   ISP control register</summary>
<ul>
<li class="content" name="fld_40024804.0" onclick="ElemClick('fld_40024804.0');">
[0]<b style="margin: 20px;">ISP1_EN</b> (def=0x0)    //    ISP1 module enable
</li>
<li class="content" name="fld_40024804.1" onclick="ElemClick('fld_40024804.1');">
[1:2]<b style="margin: 20px;">ISP1_GAIN</b> (def=0x0)    //    ISP1_OPA gain selection
</li>
<li class="content" name="fld_40024804.3" onclick="ElemClick('fld_40024804.3');">
[3]<b style="margin: 20px;">ISP1_VFBIAS</b> (def=0x0)    //    ISP1 module reference voltage selection
</li>
<li class="content" name="fld_40024804.4" onclick="ElemClick('fld_40024804.4');">
[4]<b style="margin: 20px;">ISP1_NSEL</b> (def=0x0)    //    Input selection at the negative end of the ISP1
</li>
<li class="content" name="fld_40024804.5" onclick="ElemClick('fld_40024804.5');">
[5]<b style="margin: 20px;">ISP1_SEL_IO</b> (def=0x0)    //    The switch ISP1 module outputs to the ADC
</li>
<li class="content" name="fld_40024804.6" onclick="ElemClick('fld_40024804.6');">
[6]<b style="margin: 20px;">QDET1_EN</b> (def=0x0)    //    ISP1 module Q value detection enabled
</li>
<li class="content" name="fld_40024804.7" onclick="ElemClick('fld_40024804.7');">
[7]<b style="margin: 20px;">QDET1_PD30K</b> (def=0x0)    //    The Q value of the ISP1 module detects the 30K resistance enabled
</li>
<li class="content" name="fld_40024804.8" onclick="ElemClick('fld_40024804.8');">
[8]<b style="margin: 20px;">QDET1_VBSEL</b> (def=0x0)    //    The ISP1 module Q value detects the reference voltage enabled
</li>
<li class="content" name="fld_40024804.16" onclick="ElemClick('fld_40024804.16');">
[16]<b style="margin: 20px;">ISP2_EN</b> (def=0x0)    //    ISP2 module enable
</li>
<li class="content" name="fld_40024804.17" onclick="ElemClick('fld_40024804.17');">
[17:18]<b style="margin: 20px;">ISP2_GAIN</b> (def=0x0)    //    ISP2_OPA gain selection
</li>
<li class="content" name="fld_40024804.19" onclick="ElemClick('fld_40024804.19');">
[19]<b style="margin: 20px;">ISP2_VFBIAS</b> (def=0x0)    //    ISP2 module reference voltage selection
</li>
<li class="content" name="fld_40024804.20" onclick="ElemClick('fld_40024804.20');">
[20]<b style="margin: 20px;">ISP2_NSEL</b> (def=0x0)    //    Input selection at the negative end of the ISP2
</li>
<li class="content" name="fld_40024804.21" onclick="ElemClick('fld_40024804.21');">
[21]<b style="margin: 20px;">ISP2_SEL_IO</b> (def=0x0)    //    The switch ISP2 module outputs to the ADC
</li>
<li class="content" name="fld_40024804.22" onclick="ElemClick('fld_40024804.22');">
[22]<b style="margin: 20px;">QDET2_EN</b> (def=0x0)    //    ISP2 module Q value detection enabled
</li>
<li class="content" name="fld_40024804.23" onclick="ElemClick('fld_40024804.23');">
[23]<b style="margin: 20px;">QDET2_PD30K</b> (def=0x0)    //    The Q value of the ISP2 module detects the 30K resistance enabled
</li>
<li class="content" name="fld_40024804.24" onclick="ElemClick('fld_40024804.24');">
[24]<b style="margin: 20px;">QDET2_VBSEL</b> (def=0x0)    //    The ISP2 module Q value detects the reference voltage enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_40024808"><details ontoggle="ElemCh('reg_40024808');"><summary>0x40024808<b style="margin: 20px;">CMP_CTLR</b>//   CMP1_2_3 control register</summary>
<ul>
<li class="content" name="fld_40024808.0" onclick="ElemClick('fld_40024808.0');">
[0]<b style="margin: 20px;">CMP1_FILT_EN</b> (def=0x0)    //    CMP1 output digital filtering function was enabled
</li>
<li class="content" name="fld_40024808.1" onclick="ElemClick('fld_40024808.1');">
[1:5]<b style="margin: 20px;">CMP1_FILT_CFG</b> (def=0x0)    //    CMP1 output digital filter length configuration
</li>
<li class="content" name="fld_40024808.6" onclick="ElemClick('fld_40024808.6');">
[6]<b style="margin: 20px;">CMP2_FILT_EN</b> (def=0x0)    //    CMP2 output digital filtering function was enabled
</li>
<li class="content" name="fld_40024808.7" onclick="ElemClick('fld_40024808.7');">
[7:11]<b style="margin: 20px;">CMP2_FILT_CFG</b> (def=0x0)    //    CMP2 output digital filter length configuration
</li>
<li class="content" name="fld_40024808.12" onclick="ElemClick('fld_40024808.12');">
[12]<b style="margin: 20px;">CMP2_BK_EN</b> (def=0x0)    //    Enable CMP2 output connect to timer 1 brake input
</li>
<li class="content" name="fld_40024808.13" onclick="ElemClick('fld_40024808.13');">
[13]<b style="margin: 20px;">CMP2_INT_EN</b> (def=0x0)    //    Enable CMP2 output interrupt
</li>
<li class="content" name="fld_40024808.14" onclick="ElemClick('fld_40024808.14');">
[14:16]<b style="margin: 20px;">CMP3_TRG_SRC</b> (def=0x0)    //    CMP3 hardware trigger source selection
</li>
<li class="content" name="fld_40024808.17" onclick="ElemClick('fld_40024808.17');">
[17]<b style="margin: 20px;">CMP3_TRG_GATE</b> (def=0x0)    //    CMP3 hardware trigger channel switching
</li>
<li class="content" name="fld_40024808.18" onclick="ElemClick('fld_40024808.18');">
[18]<b style="margin: 20px;">QII_CAP_EN</b> (def=0x0)    //    The QII output is sent internally directly to the TIM3 capture enable bit
</li>
<li class="content" name="fld_40024808.19" onclick="ElemClick('fld_40024808.19');">
[19]<b style="margin: 20px;">CMP3_COM_MODE</b> (def=0x0)    //    CMP3 continues comparison mode is enabled
</li>
<li class="content" name="fld_40024808.20" onclick="ElemClick('fld_40024808.20');">
[20]<b style="margin: 20px;">CMP3_FILT_EN</b> (def=0x0)    //    CMP3 output digital filtering function was enabled
</li>
<li class="content" name="fld_40024808.21" onclick="ElemClick('fld_40024808.21');">
[21:25]<b style="margin: 20px;">CMP3_FILT_CFG</b> (def=0x0)    //    CMP3 output digital filter length configuration
</li>
<li class="content" name="fld_40024808.26" onclick="ElemClick('fld_40024808.26');">
[26]<b style="margin: 20px;">CMP3_BK_EN</b> (def=0x0)    //    Enable CMP3 output connect to timer 1 brake input
</li>
<li class="content" name="fld_40024808.27" onclick="ElemClick('fld_40024808.27');">
[27]<b style="margin: 20px;">CMP3_INT_EN</b> (def=0x0)    //    Enable CMP3 output interrupt
</li>
<li class="content" name="fld_40024808.28" onclick="ElemClick('fld_40024808.28');">
[28]<b style="margin: 20px;">CMP2_TO_IO</b> (def=0x0)    //    The CMP2 push-pull output is internally connected to the IO function
</li>
<li class="content" name="fld_40024808.29" onclick="ElemClick('fld_40024808.29');">
[29]<b style="margin: 20px;">CMP1_TO_IO</b> (def=0x0)    //    The CMP1 push-pull output is internally connected to the IO function
</li>
<li class="content" name="fld_40024808.30" onclick="ElemClick('fld_40024808.30');">
[30]<b style="margin: 20px;">CMP3_CAP</b> (def=0x0)    //    CMP3 compares the output of the 4 channels internally connected to TIMER2
</li>
</ul>
</details></li>
<li class="content" name="reg_4002480C"><details ontoggle="ElemCh('reg_4002480C');"><summary>0x4002480C<b style="margin: 20px;">CMP3_CFGR</b>//   CMP3 configur register</summary>
<ul>
<li class="content" name="fld_4002480C.0" onclick="ElemClick('fld_4002480C.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    CMP3 enable
</li>
<li class="content" name="fld_4002480C.1" onclick="ElemClick('fld_4002480C.1');">
[1:3]<b style="margin: 20px;">PSEL</b> (def=0x7)    //    CMP3 positive channel selection
</li>
<li class="content" name="fld_4002480C.4" onclick="ElemClick('fld_4002480C.4');">
[4:6]<b style="margin: 20px;">NSEL</b> (def=0x7)    //    CMP3 nagetive channel selection
</li>
<li class="content" name="fld_4002480C.7" onclick="ElemClick('fld_4002480C.7');">
[7:8]<b style="margin: 20px;">HYS</b> (def=0x0)    //    CMP3 hysteresis voltage selection
</li>
<li class="content" name="fld_4002480C.9" onclick="ElemClick('fld_4002480C.9');">
[9]<b style="margin: 20px;">RMID_EN</b> (def=0x0)    //    CMP3 virtual center point was enabled
</li>
<li class="content" name="fld_4002480C.10" onclick="ElemClick('fld_4002480C.10');">
[10:13]<b style="margin: 20px;">DACDAT</b> (def=0x0)    //    CMP3 module DAC output selection
</li>
<li class="content" name="fld_4002480C.14" onclick="ElemClick('fld_4002480C.14');">
[14]<b style="margin: 20px;">OEN</b> (def=0x0)    //    enable CMP3 analog output to IO
</li>
<li class="content" name="fld_4002480C.15" onclick="ElemClick('fld_4002480C.15');">
[15]<b style="margin: 20px;">OE</b> (def=0x0)    //    IO output is enabled when CMP3 push-pull output is connected to IO
</li>
<li class="content" name="fld_4002480C.16" onclick="ElemClick('fld_4002480C.16');">
[16]<b style="margin: 20px;">MODE_IOSEL</b> (def=0x0)    //    pin selection when CMP3 push-pull output is connected to IO
</li>
</ul>
</details></li>
<li class="content" name="reg_40024810"><details ontoggle="ElemCh('reg_40024810');"><summary>0x40024810<b style="margin: 20px;">CMP3_SW</b>//   CMP3 switch register</summary>
<ul>
<li class="content" name="fld_40024810.0" onclick="ElemClick('fld_40024810.0');">
[0:1]<b style="margin: 20px;">CH_NUM</b> (def=0x0)    //    CMP3 channel number of TIM2 channels to switch
</li>
<li class="content" name="fld_40024810.2" onclick="ElemClick('fld_40024810.2');">
[2]<b style="margin: 20px;">OUT_POL_CH1</b> (def=0x0)    //    the first channel to compare the output polarity configuration bit
</li>
<li class="content" name="fld_40024810.3" onclick="ElemClick('fld_40024810.3');">
[3]<b style="margin: 20px;">OUT_POL_CH2</b> (def=0x0)    //    the comparison output polarity configuration bit for the second channel
</li>
<li class="content" name="fld_40024810.4" onclick="ElemClick('fld_40024810.4');">
[4]<b style="margin: 20px;">OUT_POL_CH3</b> (def=0x0)    //    the comparison output polarity configuration bit for the third channel
</li>
<li class="content" name="fld_40024810.5" onclick="ElemClick('fld_40024810.5');">
[5]<b style="margin: 20px;">OUT_POL_CH4</b> (def=0x0)    //    the comparison output polarity configuration bit for the channel 4
</li>
</ul>
</details></li>
<li class="content" name="reg_40024814"><details ontoggle="ElemCh('reg_40024814');"><summary>0x40024814<b style="margin: 20px;">CMP_STATR</b>//   CMP state register</summary>
<ul>
<li class="content" name="fld_40024814.0" onclick="ElemClick('fld_40024814.0');">
[0]<b style="margin: 20px;">CMP1_OUT</b> (def=0x0)    //    Turn off the output of CMP1 filter
</li>
<li class="content" name="fld_40024814.1" onclick="ElemClick('fld_40024814.1');">
[1]<b style="margin: 20px;">CMP1_OUT_FILT</b> (def=0x0)    //    Open the output of CMP1 filter
</li>
<li class="content" name="fld_40024814.8" onclick="ElemClick('fld_40024814.8');">
[8]<b style="margin: 20px;">CMP2_OUT</b> (def=0x0)    //    Turn off the output of CMP2 filter
</li>
<li class="content" name="fld_40024814.9" onclick="ElemClick('fld_40024814.9');">
[9]<b style="margin: 20px;">CMP2_OUT_FILT</b> (def=0x0)    //    Open the output of CMP2 filter
</li>
<li class="content" name="fld_40024814.10" onclick="ElemClick('fld_40024814.10');">
[10]<b style="margin: 20px;">CMP2_COMIF</b> (def=0x0)    //    The CMP2 output is a high level interrupt flag bit
</li>
<li class="content" name="fld_40024814.16" onclick="ElemClick('fld_40024814.16');">
[16]<b style="margin: 20px;">CMP3_OUT</b> (def=0x0)    //    Turn off the output of CMP3 filter
</li>
<li class="content" name="fld_40024814.17" onclick="ElemClick('fld_40024814.17');">
[17]<b style="margin: 20px;">CMP3_OUT_FILT</b> (def=0x0)    //    Open the output of CMP3 filter
</li>
<li class="content" name="fld_40024814.18" onclick="ElemClick('fld_40024814.18');">
[18]<b style="margin: 20px;">CMP3_CHOUT0</b> (def=0x0)    //    CMP3 channel switch the comparison output of the channel 0
</li>
<li class="content" name="fld_40024814.19" onclick="ElemClick('fld_40024814.19');">
[19]<b style="margin: 20px;">CMP3_CHOUT1</b> (def=0x0)    //    CMP3 channel switch the comparison output of the first channel
</li>
<li class="content" name="fld_40024814.20" onclick="ElemClick('fld_40024814.20');">
[20]<b style="margin: 20px;">CMP3_CHOUT2</b> (def=0x0)    //    CMP3 channel switch the comparison output of the second channel
</li>
<li class="content" name="fld_40024814.21" onclick="ElemClick('fld_40024814.21');">
[21]<b style="margin: 20px;">CMP3_CHOUT3</b> (def=0x0)    //    CMP3 channel switch the comparison output of the third channel
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40024800.17" onclick="ElemClick('isr_40024800.17');">[17]  <b>OPA</b>    //    OPA and CMP global interrupt</li>
</ul>
</ul>
</details></li>
</ul>
</div>

<div id="col-2">
<form style="position:fixed; top:0px; left:50%" onsubmit="event.preventDefault();">
  <input type="file" id="LoadFile" accept=".html" onchange="LoadFromFile();"/>
  <input id="url_open" placeholder="url" required="" value="">
  <button onclick="LoadHtml();">Load</button>
</form>
<H1>CMP</H1>
<ul>
</ul>

</div>


  </body>
</html>
