============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  04:25:09 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                 Leakage  
   Gate    Instances    Area   Power (nW)     Library    
---------------------------------------------------------
ADDFX1           927  4755.510    300.555    fast_vdd1v0 
ADDHX1             4    15.048      1.073    fast_vdd1v0 
AOI21X1            2     3.420      0.175    fast_vdd1v0 
AOI22X1            2     4.104      0.234    fast_vdd1v0 
INVXL              3     2.052      0.102    fast_vdd1v0 
NAND2BX1           1     1.368      0.103    fast_vdd1v0 
NAND2X1            2     2.052      0.139    fast_vdd1v0 
NAND2XL            3     3.078      0.141    fast_vdd1v0 
NOR2BX1            2     2.736      0.195    fast_vdd1v0 
OAI211X1           1     1.710      0.117    fast_vdd1v0 
OAI2BB1X1          1     1.710      0.118    fast_vdd1v0 
OR2XL              1     1.368      0.084    fast_vdd1v0 
XNOR2X1           44   105.336      7.909    fast_vdd1v0 
XOR2XL             1     2.736      0.167    fast_vdd1v0 
---------------------------------------------------------
total            994  4902.228    311.111                


                                           Leakage  Leakage 
     Type      Instances   Area   Area % Power (nW) Power % 
------------------------------------------------------------
inverter               3    2.052    0.0      0.102     0.0 
logic                991 4900.176  100.0    311.009   100.0 
physical_cells         0    0.000    0.0      0.000     0.0 
------------------------------------------------------------
total                994 4902.228  100.0    311.111   100.0 

