

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU4'
================================================================
* Date:           Sat Nov  4 17:39:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_urem4773 = alloca i32 1"   --->   Operation 11 'alloca' 'phi_urem4773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul4771 = alloca i32 1"   --->   Operation 12 'alloca' 'phi_mul4771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bw_2 = alloca i32 1"   --->   Operation 13 'alloca' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_9, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_8, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 29 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln112_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln112_4"   --->   Operation 30 'read' 'add_ln112_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul4771"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem4773"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%phi_urem4773_load = load i8 %phi_urem4773" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 35 'load' 'phi_urem4773_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_2" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 36 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns)   --->   "%icmp_ln109 = icmp_eq  i8 %bw, i8 255" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 37 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln109 = add i8 %bw, i8 1" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 38 'add' 'add_ln109' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.body8.1.i.split, void %for.end.1.i.exitStub" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 39 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.76ns)   --->   "%add_ln112 = add i8 %add_ln112_4_read, i8 %phi_urem4773_load" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 40 'add' 'add_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i8 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 41 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 42 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 43 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 44 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 45 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 46 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_10 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_9, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 47 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_11 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_8, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 48 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_12 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_7, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 49 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_12' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_13 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_6, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 50 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_13' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_14 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_5, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 51 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_14' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_15 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_4, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 52 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_15' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_16 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_3, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 53 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_16' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_17 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 54 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_17' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_18 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 55 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_18' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_19 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 56 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_19' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_20 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_10" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 57 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_20' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_21 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_14" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 58 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_21' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_22 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 59 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_22' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_23 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 60 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_23' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_24 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 61 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_24' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_25 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 62 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_25' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_26 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 63 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_26' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_27 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_11" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 64 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_27' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_28 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_12" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 65 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_28' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_29 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_13" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 66 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_29' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 67 'load' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 68 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 69 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 70 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 71 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln109_2 = add i8 %phi_urem4773_load, i8 1" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 72 'add' 'add_ln109_2' <Predicate = (!icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.76ns)   --->   "%icmp_ln109_1 = icmp_ult  i8 %add_ln109_2, i8 17" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 73 'icmp' 'icmp_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.39ns)   --->   "%select_ln109 = select i1 %icmp_ln109_1, i8 %add_ln109_2, i8 0" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 74 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln109 = store i8 %add_ln109, i8 %bw_2" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 75 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln109 = store i8 %select_ln109, i8 %phi_urem4773" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 76 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%phi_mul4771_load = load i17 %phi_mul4771" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 77 'load' 'phi_mul4771_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.86ns)   --->   "%add_ln109_1 = add i17 %phi_mul4771_load, i17 482" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 78 'add' 'add_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %phi_mul4771_load, i32 13, i32 16" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 79 'partselect' 'trunc_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_20 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_10" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 80 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_20' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_21 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_14" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 81 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_21' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 82 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_22 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 82 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_22' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_23 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 83 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_23' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_24 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 84 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_24' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_25 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 85 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_25' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 86 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_26 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 86 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_26' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_27 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_11" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 87 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_27' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_28 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_12" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 88 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_28' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_29 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_13" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 89 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_29' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 90 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 90 'load' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 91 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 91 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 92 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 92 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 93 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 93 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 94 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 94 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 95 [1/1] (0.54ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.15f32.i4, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_20, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_21, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_22, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_23, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_24, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_25, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_26, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_27, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_28, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_29, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475, i4 %trunc_ln109_1" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 95 'mux' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.74ns)   --->   "%switch_ln112 = switch i4 %trunc_ln109_1, void %arrayidx12412.1.i.case.14, i4 0, void %arrayidx12412.1.i.case.0, i4 1, void %arrayidx12412.1.i.case.1, i4 2, void %arrayidx12412.1.i.case.2, i4 3, void %arrayidx12412.1.i.case.3, i4 4, void %arrayidx12412.1.i.case.4, i4 5, void %arrayidx12412.1.i.case.5, i4 6, void %arrayidx12412.1.i.case.6, i4 7, void %arrayidx12412.1.i.case.7, i4 8, void %arrayidx12412.1.i.case.8, i4 9, void %arrayidx12412.1.i.case.9, i4 10, void %arrayidx12412.1.i.case.10, i4 11, void %arrayidx12412.1.i.case.11, i4 12, void %arrayidx12412.1.i.case.12, i4 13, void %arrayidx12412.1.i.case.13" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 96 'switch' 'switch_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.74>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln109 = store i17 %add_ln109_1, i17 %phi_mul4771" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 97 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body8.1.i" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 98 'br' 'br_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (1.53ns)   --->   Input mux for Operation 99 '%add15_1_i = fadd i32 %tmp_s, i32 %tmp'
ST_3 : Operation 99 [4/4] (4.90ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 99 'fadd' 'add15_1_i' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 100 [3/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 100 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 101 [2/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 101 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_40" [src/conv2.cpp:110->src/conv2.cpp:52]   --->   Operation 102 'specpipeline' 'specpipeline_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 104 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 105 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 106 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 13)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 107 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 12)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 108 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 11)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 109 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 10)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 110 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 9)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 111 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 8)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 112 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 7)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 113 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 6)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 114 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 5)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 115 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 4)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 116 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 117 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 118 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 119 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 120 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 15) | (trunc_ln109_1 == 14)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 178 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 121 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 13)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 122 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 123 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 11)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 124 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_13" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 125 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 9)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_12" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 126 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 8)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_11" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 127 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 128 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 129 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 130 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 131 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 132 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_14" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 133 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_10" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 134 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 135 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 15) | (trunc_ln109_1 == 14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln114 = bitcast i32 %add15_1_i" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 136 'bitcast' 'bitcast_ln114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln114, i32 23, i32 30" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 137 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i32 %bitcast_ln114" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 138 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.76ns)   --->   "%icmp_ln114 = icmp_ne  i8 %tmp_118, i8 255" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 139 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.92ns)   --->   "%icmp_ln114_1 = icmp_eq  i23 %trunc_ln114, i23 0" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 140 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.62ns)   --->   Input mux for Operation 141 '%tmp_119 = fcmp_olt  i32 %add15_1_i, i32 0'
ST_7 : Operation 141 [2/2] (2.15ns)   --->   "%tmp_119 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 141 'fcmp' 'tmp_119' <Predicate = true> <Delay = 2.15> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln114)   --->   "%or_ln114 = or i1 %icmp_ln114_1, i1 %icmp_ln114" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 142 'or' 'or_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/2] (2.78ns)   --->   "%tmp_119 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 143 'fcmp' 'tmp_119' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln114 = and i1 %or_ln114, i1 %tmp_119" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 144 'and' 'and_ln114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114, void %for.inc.1.i, void %if.then.1.i" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 145 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.74ns)   --->   "%switch_ln115 = switch i4 %trunc_ln109_1, void %arrayidx12412.1.i.case.14815, i4 0, void %arrayidx12412.1.i.case.0801, i4 1, void %arrayidx12412.1.i.case.1802, i4 2, void %arrayidx12412.1.i.case.2803, i4 3, void %arrayidx12412.1.i.case.3804, i4 4, void %arrayidx12412.1.i.case.4805, i4 5, void %arrayidx12412.1.i.case.5806, i4 6, void %arrayidx12412.1.i.case.6807, i4 7, void %arrayidx12412.1.i.case.7808, i4 8, void %arrayidx12412.1.i.case.8809, i4 9, void %arrayidx12412.1.i.case.9810, i4 10, void %arrayidx12412.1.i.case.10811, i4 11, void %arrayidx12412.1.i.case.11812, i4 12, void %arrayidx12412.1.i.case.12813, i4 13, void %arrayidx12412.1.i.case.13814" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 146 'switch' 'switch_ln115' <Predicate = (and_ln114)> <Delay = 0.74>
ST_8 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 147 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 13 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 148 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 13 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 149 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 12 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 150 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 12 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 151 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 11 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 152 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 11 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 153 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 10 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 154 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 10 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_13" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 155 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 9 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 156 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 9 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_12" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 157 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 8 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 158 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 8 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_11" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 159 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 7 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 160 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 7 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 161 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 6 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 162 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 6 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 163 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 5 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 164 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 5 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 165 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 4 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 166 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 4 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 167 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 3 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 168 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 3 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 169 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 2 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 170 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 2 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_14" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 171 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 1 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 172 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 1 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_10" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 173 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 0 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 174 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 0 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 175 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 15 & and_ln114) | (trunc_ln109_1 == 14 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 176 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 15 & and_ln114) | (trunc_ln109_1 == 14 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.1.i" [src/conv2.cpp:116->src/conv2.cpp:52]   --->   Operation 177 'br' 'br_ln116' <Predicate = (and_ln114)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.350ns
The critical path consists of the following:
	'alloca' operation ('phi_urem4773') [18]  (0.000 ns)
	'load' operation ('phi_urem4773_load', src/conv2.cpp:109->src/conv2.cpp:52) on local variable 'phi_urem4773' [43]  (0.000 ns)
	'add' operation ('add_ln109_2', src/conv2.cpp:109->src/conv2.cpp:52) [195]  (0.765 ns)
	'icmp' operation ('icmp_ln109_1', src/conv2.cpp:109->src/conv2.cpp:52) [196]  (0.765 ns)
	'select' operation ('select_ln109', src/conv2.cpp:109->src/conv2.cpp:52) [197]  (0.393 ns)
	'store' operation ('store_ln109', src/conv2.cpp:109->src/conv2.cpp:52) of variable 'select_ln109', src/conv2.cpp:109->src/conv2.cpp:52 on local variable 'phi_urem4773' [200]  (0.427 ns)

 <State 2>: 1.784ns
The critical path consists of the following:
	'load' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_o_20', src/conv2.cpp:112->src/conv2.cpp:52) on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_9' [72]  (1.237 ns)
	'mux' operation ('tmp_s', src/conv2.cpp:112->src/conv2.cpp:52) [87]  (0.547 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add15_1_i', src/conv2.cpp:112->src/conv2.cpp:52) [88]  (4.902 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_1_i', src/conv2.cpp:112->src/conv2.cpp:52) [88]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_1_i', src/conv2.cpp:112->src/conv2.cpp:52) [88]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_1_i', src/conv2.cpp:112->src/conv2.cpp:52) [88]  (6.437 ns)

 <State 7>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.623 ns)
'fcmp' operation ('tmp_119', src/conv2.cpp:114->src/conv2.cpp:52) [142]  (2.159 ns)

 <State 8>: 4.306ns
The critical path consists of the following:
	'fcmp' operation ('tmp_119', src/conv2.cpp:114->src/conv2.cpp:52) [142]  (2.782 ns)
	'and' operation ('and_ln114', src/conv2.cpp:114->src/conv2.cpp:52) [143]  (0.287 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
