<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2024.1" CL="5076996" TimeStamp="Fri Feb 21 21:09:17 2025"/>
  <DSA Vendor="xilinx" BoardId="zcu106" Name="" VersionMajor="0" VersionMinor="0" Description="Vivado generated Hardware Platform" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="true" DefaultOutputType="hw_export">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="design_gat_wrapper"/>
    <Board Name="xilinx.com:zcu106:2.6" Vendor="xilinx.com" Part="xczu7ev-ffvc1156-2-e" BoardPart="xilinx.com:zcu106:part0:2.6">
      <Images>
        <Img Type="HDPI" File="zcu106_board.jpeg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynquplus:xczu7ev:ffvc1156:-2:e">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60">
          <AvailableResources LUT="222866" REG="452320" BRAM="171" DSP="1728"/>
        </Core>
      </Device>
    </Devices>
    <Files>
      <File Type="FULL_BIT" Name="design_gat_wrapper.bit"/>
    </Files>
  </DSA>
</Root>
