;redcode
;assert 1
	SPL 0, <-27
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	DJN -1, @-20
	ADD 270, 60
	JMZ 230, 10
	JMZ 230, 10
	SUB #121, 106
	CMP <0, @2
	SUB <13, 0
	CMP <13, 0
	ADD -0, <20
	MOV -1, <-20
	SUB #400, 2
	JMZ 210, 31
	JMP -7, @-20
	SLT <0, 2
	SUB <13, 0
	CMP @121, 106
	ADD <13, 0
	SUB @121, 103
	DJN -1, @-20
	JMP -1, @-50
	JMZ 230, 10
	ADD @-121, 106
	JMN -1, @-20
	ADD 210, 31
	JMZ 230, 10
	CMP 3, @430
	DJN -1, @-20
	DJN -1, @-20
	SUB 612, @510
	JMP @12, #500
	SUB 612, @510
	JMP @12, #500
	DJN -1, @-32
	DJN -1, @-20
	SUB @121, 103
	ADD -210, @60
	SLT 210, 31
	DJN -1, @-20
	SUB <0, @2
	SPL 0, <-27
	ADD 210, 60
	DJN -1, @-20
	SPL 0, <-727
	CMP -207, <-120
	DJN -1, @-20
	MOV -7, <-20
