{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677035254542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677035254542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 22 11:07:34 2023 " "Processing started: Wed Feb 22 11:07:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677035254542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1677035254542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1677035254542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1677035254810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1677035254810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/student_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/student_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_id " "Found entity 1: student_id" {  } { { "design/student_id.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/student_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677035259780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677035259780 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(9) " "Verilog HDL Expression warning at seven_segment.sv(9): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(10) " "Verilog HDL Expression warning at seven_segment.sv(10): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(11) " "Verilog HDL Expression warning at seven_segment.sv(11): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(12) " "Verilog HDL Expression warning at seven_segment.sv(12): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(13) " "Verilog HDL Expression warning at seven_segment.sv(13): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(14) " "Verilog HDL Expression warning at seven_segment.sv(14): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(15) " "Verilog HDL Expression warning at seven_segment.sv(15): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(16) " "Verilog HDL Expression warning at seven_segment.sv(16): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(17) " "Verilog HDL Expression warning at seven_segment.sv(17): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(18) " "Verilog HDL Expression warning at seven_segment.sv(18): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(19) " "Verilog HDL Expression warning at seven_segment.sv(19): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(20) " "Verilog HDL Expression warning at seven_segment.sv(20): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(21) " "Verilog HDL Expression warning at seven_segment.sv(21): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(22) " "Verilog HDL Expression warning at seven_segment.sv(22): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(23) " "Verilog HDL Expression warning at seven_segment.sv(23): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(24) " "Verilog HDL Expression warning at seven_segment.sv(24): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1677035259782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677035259782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677035259782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "design/ROM.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677035259783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677035259783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/frequency_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/frequency_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "design/frequency_divider.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/frequency_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677035259784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677035259784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.v" "" { Text "C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677035259784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677035259784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1677035259810 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV.v(16) " "Output port \"HEX1\" at DE0_CV.v(16) has no driver" {  } { { "design/DE0_CV.v" "" { Text "C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677035259817 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.v(17) " "Output port \"HEX2\" at DE0_CV.v(17) has no driver" {  } { { "design/DE0_CV.v" "" { Text "C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677035259817 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.v(18) " "Output port \"HEX3\" at DE0_CV.v(18) has no driver" {  } { { "design/DE0_CV.v" "" { Text "C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677035259817 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV.v(19) " "Output port \"HEX4\" at DE0_CV.v(19) has no driver" {  } { { "design/DE0_CV.v" "" { Text "C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677035259817 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV.v(20) " "Output port \"HEX5\" at DE0_CV.v(20) has no driver" {  } { { "design/DE0_CV.v" "" { Text "C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677035259817 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE0_CV.v(27) " "Output port \"LEDR\" at DE0_CV.v(27) has no driver" {  } { { "design/DE0_CV.v" "" { Text "C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677035259817 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.v(30) " "Output port \"SD_CLK\" at DE0_CV.v(30) has no driver" {  } { { "design/DE0_CV.v" "" { Text "C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677035259817 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "student_id student_id:id1 " "Elaborating entity \"student_id\" for hierarchy \"student_id:id1\"" {  } { { "design/DE0_CV.v" "id1" { Text "C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677035259817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 student_id.sv(37) " "Verilog HDL assignment warning at student_id.sv(37): truncated value with size 32 to match size of target (3)" {  } { { "design/student_id.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/student_id.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677035259867 "|DE0_CV|student_id:id1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider student_id:id1\|frequency_divider:div1 " "Elaborating entity \"frequency_divider\" for hierarchy \"student_id:id1\|frequency_divider:div1\"" {  } { { "design/student_id.sv" "div1" { Text "C:/Users/User/Desktop/DE0_CV/design/student_id.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677035259867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 frequency_divider.sv(15) " "Verilog HDL assignment warning at frequency_divider.sv(15): truncated value with size 32 to match size of target (24)" {  } { { "design/frequency_divider.sv" "" { Text "C:/Users/User/Desktop/DE0_CV/design/frequency_divider.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677035259868 "|DE0_CV|student_id:id1|frequency_divider:div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM student_id:id1\|ROM:Rom1 " "Elaborating entity \"ROM\" for hierarchy \"student_id:id1\|ROM:Rom1\"" {  } { { "design/student_id.sv" "Rom1" { Text "C:/Users/User/Desktop/DE0_CV/design/student_id.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677035259868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment student_id:id1\|seven_segment:Seg1 " "Elaborating entity \"seven_segment\" for hierarchy \"student_id:id1\|seven_segment:Seg1\"" {  } { { "design/student_id.sv" "Seg1" { Text "C:/Users/User/Desktop/DE0_CV/design/student_id.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677035259875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677035259923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 22 11:07:39 2023 " "Processing ended: Wed Feb 22 11:07:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677035259923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677035259923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677035259923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677035259923 ""}
