INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment20/Assignment20.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment20/Assignment20.srcs/sources_1/new/mealy_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment20/Assignment20.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment20/Assignment20.srcs/sim_1/new/tb_top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_module
