// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="BackGrRemovalStream_BackGrRemovalStream,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.074000,HLS_SYN_LAT=76825,HLS_SYN_TPT=76826,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=4124,HLS_SYN_LUT=3805,HLS_VERSION=2023_1}" *)

module BackGrRemovalStream (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        input_stream_TDATA,
        input_stream_TKEEP,
        input_stream_TSTRB,
        input_stream_TUSER,
        input_stream_TLAST,
        input_stream_TID,
        input_stream_TDEST,
        output_stream_TDATA,
        output_stream_TKEEP,
        output_stream_TSTRB,
        output_stream_TUSER,
        output_stream_TLAST,
        output_stream_TID,
        output_stream_TDEST,
        output_stream_TVALID,
        output_stream_TREADY,
        input_stream_TVALID,
        input_stream_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [23:0] input_stream_TDATA;
input  [2:0] input_stream_TKEEP;
input  [2:0] input_stream_TSTRB;
input  [0:0] input_stream_TUSER;
input  [0:0] input_stream_TLAST;
input  [0:0] input_stream_TID;
input  [0:0] input_stream_TDEST;
output  [23:0] output_stream_TDATA;
output  [2:0] output_stream_TKEEP;
output  [2:0] output_stream_TSTRB;
output  [0:0] output_stream_TUSER;
output  [0:0] output_stream_TLAST;
output  [0:0] output_stream_TID;
output  [0:0] output_stream_TDEST;
output   output_stream_TVALID;
input   output_stream_TREADY;
input   input_stream_TVALID;
output   input_stream_TREADY;

 reg    ap_rst_n_inv;
wire   [7:0] threshold;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    Loop_row_loop_proc1_U0_ap_start;
wire    Loop_row_loop_proc1_U0_ap_done;
wire    Loop_row_loop_proc1_U0_ap_continue;
wire    Loop_row_loop_proc1_U0_ap_idle;
wire    Loop_row_loop_proc1_U0_ap_ready;
wire   [23:0] Loop_row_loop_proc1_U0_output_stream_TDATA;
wire    Loop_row_loop_proc1_U0_output_stream_TVALID;
wire   [2:0] Loop_row_loop_proc1_U0_output_stream_TKEEP;
wire   [2:0] Loop_row_loop_proc1_U0_output_stream_TSTRB;
wire   [0:0] Loop_row_loop_proc1_U0_output_stream_TUSER;
wire   [0:0] Loop_row_loop_proc1_U0_output_stream_TLAST;
wire   [0:0] Loop_row_loop_proc1_U0_output_stream_TID;
wire   [0:0] Loop_row_loop_proc1_U0_output_stream_TDEST;
wire    Loop_row_loop_proc1_U0_input_stream_TREADY;

BackGrRemovalStream_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .threshold(threshold),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

BackGrRemovalStream_Loop_row_loop_proc1 Loop_row_loop_proc1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_row_loop_proc1_U0_ap_start),
    .ap_done(Loop_row_loop_proc1_U0_ap_done),
    .ap_continue(Loop_row_loop_proc1_U0_ap_continue),
    .ap_idle(Loop_row_loop_proc1_U0_ap_idle),
    .ap_ready(Loop_row_loop_proc1_U0_ap_ready),
    .input_stream_TVALID(input_stream_TVALID),
    .output_stream_TREADY(output_stream_TREADY),
    .output_stream_TDATA(Loop_row_loop_proc1_U0_output_stream_TDATA),
    .output_stream_TVALID(Loop_row_loop_proc1_U0_output_stream_TVALID),
    .output_stream_TKEEP(Loop_row_loop_proc1_U0_output_stream_TKEEP),
    .output_stream_TSTRB(Loop_row_loop_proc1_U0_output_stream_TSTRB),
    .output_stream_TUSER(Loop_row_loop_proc1_U0_output_stream_TUSER),
    .output_stream_TLAST(Loop_row_loop_proc1_U0_output_stream_TLAST),
    .output_stream_TID(Loop_row_loop_proc1_U0_output_stream_TID),
    .output_stream_TDEST(Loop_row_loop_proc1_U0_output_stream_TDEST),
    .threshold(threshold),
    .input_stream_TDATA(input_stream_TDATA),
    .input_stream_TREADY(Loop_row_loop_proc1_U0_input_stream_TREADY),
    .input_stream_TKEEP(input_stream_TKEEP),
    .input_stream_TSTRB(input_stream_TSTRB),
    .input_stream_TUSER(input_stream_TUSER),
    .input_stream_TLAST(input_stream_TLAST),
    .input_stream_TID(input_stream_TID),
    .input_stream_TDEST(input_stream_TDEST)
);

assign Loop_row_loop_proc1_U0_ap_continue = 1'b1;

assign Loop_row_loop_proc1_U0_ap_start = ap_start;

assign ap_done = Loop_row_loop_proc1_U0_ap_done;

assign ap_idle = Loop_row_loop_proc1_U0_ap_idle;

assign ap_ready = Loop_row_loop_proc1_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign input_stream_TREADY = Loop_row_loop_proc1_U0_input_stream_TREADY;

assign output_stream_TDATA = Loop_row_loop_proc1_U0_output_stream_TDATA;

assign output_stream_TDEST = Loop_row_loop_proc1_U0_output_stream_TDEST;

assign output_stream_TID = Loop_row_loop_proc1_U0_output_stream_TID;

assign output_stream_TKEEP = Loop_row_loop_proc1_U0_output_stream_TKEEP;

assign output_stream_TLAST = Loop_row_loop_proc1_U0_output_stream_TLAST;

assign output_stream_TSTRB = Loop_row_loop_proc1_U0_output_stream_TSTRB;

assign output_stream_TUSER = Loop_row_loop_proc1_U0_output_stream_TUSER;

assign output_stream_TVALID = Loop_row_loop_proc1_U0_output_stream_TVALID;


reg find_kernel_block = 0;
// synthesis translate_off
`include "BackGrRemovalStream_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //BackGrRemovalStream

