#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Mar 20 11:46:39 2014
# Process ID: 8381
# Log file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'io0/inst_ADC_TOP/inst_fir'
INFO: [Project 1-491] No black box instances found for design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/DMC_synth_1/DMC.dcp' for cell 'io0/inst_top/inst_DMC'
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml
WARNING: [Opt 31-35] Removing redundant IBUF, io0/inst_top/inst_DMC/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'io0/inst_top/inst_DMC/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_4/DMC.edf:300]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_4/DMC_board.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_4/DMC_board.xdc] for cell 'io0/inst_top/inst_DMC'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_4/DMC_early.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_4/DMC_early.xdc] for cell 'io0/inst_top/inst_DMC'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp/leon3mp.xdc]
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp/leon3mp.xdc]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_4/DMC.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-8381-joel-MacBookPro/dcp_4/DMC.xdc] for cell 'io0/inst_top/inst_DMC'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1409.715 ; gain = 676.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1412.719 ; gain = 3.004

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 177577622

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1452.660 ; gain = 39.941

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 159 cells.
Phase 2 Constant Propagation | Checksum: 1c0b2d4a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1452.660 ; gain = 39.941

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1580 unconnected nets.
INFO: [Opt 31-11] Eliminated 475 unconnected cells.
Phase 3 Sweep | Checksum: 18f943d32

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1452.660 ; gain = 39.941
Ending Logic Optimization Task | Checksum: 18f943d32

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1452.660 ; gain = 39.941
Implement Debug Cores | Checksum: 27a8d909b
Logic Optimization | Checksum: 27a8d909b

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 18f943d32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1455.660 ; gain = 3.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 25 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 50
Ending Power Optimization Task | Checksum: 26961314b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1597.684 ; gain = 145.023
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1597.684 ; gain = 187.969
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1597.688 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1597.688 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1597.688 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: ad78c01b

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:01 . Memory (MB): peak = 1597.688 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: ad78c01b

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:01 . Memory (MB): peak = 1597.688 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: ad78c01b

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:01 . Memory (MB): peak = 1597.688 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 19d09207c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1597.688 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'apb0/sLED_reg[31]_i_1' is driving clock pin of 23 registers. This could lead to large hold time violations. First few involved registers are:
	io0/sLED_reg[9] {LDCE}
	io0/sLED_reg[8] {LDCE}
	io0/sLED_reg[7] {LDCE}
	io0/sLED_reg[6] {LDCE}
	io0/sLED_reg[5] {LDCE}
WARNING: [Place 30-568] A LUT 'adderahb_if/n_0_6241_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	adderahb_if/hrdata_reg[11] {LDCE}
	adderahb_if/hrdata_reg[12] {LDCE}
	adderahb_if/hrdata_reg[13] {LDCE}
	adderahb_if/hrdata_reg[14] {LDCE}
	adderahb_if/hrdata_reg[15] {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 19d09207c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1597.688 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1e1e28d17

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1597.688 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 25204a19a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.688 ; gain = 8.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 31ca3c4ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1605.688 ; gain = 8.000
Phase 1.1.8.1 Place Init Design | Checksum: 26804284d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1605.688 ; gain = 8.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 26804284d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1605.688 ; gain = 8.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 201fce0c6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1605.688 ; gain = 8.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 201fce0c6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1605.688 ; gain = 8.000
Phase 1.1 Placer Initialization Core | Checksum: 201fce0c6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1605.688 ; gain = 8.000
Phase 1 Placer Initialization | Checksum: 201fce0c6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1605.688 ; gain = 8.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 25cdd2477

Time (s): cpu = 00:01:30 ; elapsed = 00:01:12 . Memory (MB): peak = 1605.688 ; gain = 8.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25cdd2477

Time (s): cpu = 00:01:30 ; elapsed = 00:01:12 . Memory (MB): peak = 1605.688 ; gain = 8.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c810d229

Time (s): cpu = 00:01:37 ; elapsed = 00:01:17 . Memory (MB): peak = 1605.688 ; gain = 8.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a08d6928

Time (s): cpu = 00:01:37 ; elapsed = 00:01:18 . Memory (MB): peak = 1605.688 ; gain = 8.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 15c4f9dd0

Time (s): cpu = 00:01:40 ; elapsed = 00:01:20 . Memory (MB): peak = 1605.688 ; gain = 8.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 223371219

Time (s): cpu = 00:01:47 ; elapsed = 00:01:27 . Memory (MB): peak = 1613.691 ; gain = 16.004

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 223371219

Time (s): cpu = 00:01:49 ; elapsed = 00:01:28 . Memory (MB): peak = 1613.691 ; gain = 16.004
Phase 3 Detail Placement | Checksum: 223371219

Time (s): cpu = 00:01:49 ; elapsed = 00:01:28 . Memory (MB): peak = 1613.691 ; gain = 16.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1e670e5c1

Time (s): cpu = 00:01:49 ; elapsed = 00:01:28 . Memory (MB): peak = 1613.691 ; gain = 16.004

Phase 4.2 Post Placement Optimization
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 20735f50a

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1613.691 ; gain = 16.004

Phase 4.2.1.2 updateTiming after Restore Best Placement
Phase 4.2.1.2 updateTiming after Restore Best Placement | Checksum: 20735f50a

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1613.691 ; gain = 16.004
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 20735f50a

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1613.691 ; gain = 16.004
Phase 4.2 Post Placement Optimization | Checksum: 20735f50a

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1613.691 ; gain = 16.004

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 20735f50a

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1613.691 ; gain = 16.004

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 20735f50a

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1613.691 ; gain = 16.004

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 20735f50a

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1613.691 ; gain = 16.004

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 20735f50a

Time (s): cpu = 00:02:16 ; elapsed = 00:01:57 . Memory (MB): peak = 1613.691 ; gain = 16.004

Phase 4.4.4 Print Final WNS
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-3.736 | TNS=-88.856|

Phase 4.4.4 Print Final WNS | Checksum: 20735f50a

Time (s): cpu = 00:02:25 ; elapsed = 00:02:02 . Memory (MB): peak = 1613.691 ; gain = 16.004
Phase 4.4 Placer Reporting | Checksum: 1bbcdbd82

Time (s): cpu = 00:02:26 ; elapsed = 00:02:03 . Memory (MB): peak = 1613.691 ; gain = 16.004

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 13ffe238d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:03 . Memory (MB): peak = 1613.691 ; gain = 16.004
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13ffe238d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:03 . Memory (MB): peak = 1613.691 ; gain = 16.004
Ending Placer Task | Checksum: b5734e83

Time (s): cpu = 00:02:26 ; elapsed = 00:02:03 . Memory (MB): peak = 1613.691 ; gain = 16.004
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 4 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:04 . Memory (MB): peak = 1613.691 ; gain = 16.004
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.76 secs 

report_utilization: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1615.707 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.24 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1615.711 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 11b7a960a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1718.215 ; gain = 102.504
Phase 1 Build RT Design | Checksum: ad595841

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1718.215 ; gain = 102.504

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ad595841

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1718.219 ; gain = 102.508

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: ad595841

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1728.480 ; gain = 112.770

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 10fbe08a9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1753.480 ; gain = 137.770

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 62160154

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1753.480 ; gain = 137.770

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 62160154

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1753.480 ; gain = 137.770
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 62160154

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1753.480 ; gain = 137.770
Phase 2.5 Update Timing | Checksum: 62160154

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1753.480 ; gain = 137.770
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.21  | TNS=-141   | WHS=-0.189 | THS=-104   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 62160154

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1753.480 ; gain = 137.770
Phase 2 Router Initialization | Checksum: 62160154

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1753.480 ; gain = 137.770

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17d94d9df

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1753.480 ; gain = 137.770

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 2377
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: f81d5153

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 1753.480 ; gain = 137.770

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: f81d5153

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1753.480 ; gain = 137.770
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.67  | TNS=-134   | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 10ad265ad

Time (s): cpu = 00:01:29 ; elapsed = 00:01:08 . Memory (MB): peak = 1753.480 ; gain = 137.770

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: de608c08

Time (s): cpu = 00:01:29 ; elapsed = 00:01:08 . Memory (MB): peak = 1753.480 ; gain = 137.770

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: de608c08

Time (s): cpu = 00:01:30 ; elapsed = 00:01:09 . Memory (MB): peak = 1754.988 ; gain = 139.277
Phase 4.1.4 GlobIterForTiming | Checksum: 10ad06f9b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:10 . Memory (MB): peak = 1754.988 ; gain = 139.277
Phase 4.1 Global Iteration 0 | Checksum: 10ad06f9b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:10 . Memory (MB): peak = 1754.988 ; gain = 139.277

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 1489fe1db

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 1754.988 ; gain = 139.277

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 1489fe1db

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 1754.988 ; gain = 139.277
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.67  | TNS=-134   | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 1489fe1db

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 1754.988 ; gain = 139.277
Phase 4.2 Global Iteration 1 | Checksum: 1489fe1db

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 1754.988 ; gain = 139.277
Phase 4 Rip-up And Reroute | Checksum: 1489fe1db

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 1754.988 ; gain = 139.277

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1489fe1db

Time (s): cpu = 00:01:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1754.988 ; gain = 139.277
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.67  | TNS=-134   | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: a4522b33

Time (s): cpu = 00:01:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1754.988 ; gain = 139.277

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a4522b33

Time (s): cpu = 00:01:36 ; elapsed = 00:01:15 . Memory (MB): peak = 1754.988 ; gain = 139.277
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.67  | TNS=-134   | WHS=0.085  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: a4522b33

Time (s): cpu = 00:01:36 ; elapsed = 00:01:15 . Memory (MB): peak = 1754.988 ; gain = 139.277
Phase 6 Post Hold Fix | Checksum: a4522b33

Time (s): cpu = 00:01:36 ; elapsed = 00:01:15 . Memory (MB): peak = 1754.988 ; gain = 139.277

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.66693 %
  Global Horizontal Routing Utilization  = 4.42746 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: a4522b33

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1754.988 ; gain = 139.277

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 9839cf7e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:18 . Memory (MB): peak = 1754.988 ; gain = 139.277

Phase 9 Post Router Timing
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-4.637 | TNS=-133.365| WHS=0.087  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 9839cf7e

Time (s): cpu = 00:01:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1754.988 ; gain = 139.277
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 9839cf7e

Time (s): cpu = 00:01:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1754.988 ; gain = 139.277

Routing Is Done.

Time (s): cpu = 00:01:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1754.992 ; gain = 139.281
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 4 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:28 . Memory (MB): peak = 1754.992 ; gain = 139.281
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1754.992 ; gain = 0.000
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1762.996 ; gain = 8.004
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1763.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 11:52:25 2014...
