

================================================================
== Vivado HLS Report for 'NeuralNetwork'
================================================================
* Date:           Tue Nov 30 08:52:49 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        NeuralNetwork_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.63|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  88104|    3|  88105|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_run_classification_fu_170  |run_classification  |  37222|  88102|  37222|  88102|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    300|    300|         2|          -|          -|    150|    no    |
        |- Loop 2  |  22400|  22400|         2|          -|          -|  11200|    no    |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     76|     95|
|FIFO             |        -|      -|      -|      -|
|Instance         |       12|      9|   1972|   1593|
|Memory           |        9|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    158|
|Register         |        -|      -|     84|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       21|      9|   2132|   1846|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       17|     11|      6|     10|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+------+------+
    |            Instance           |          Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+--------------------------+---------+-------+------+------+
    |NeuralNetwork_NNIO_s_axi_U     |NeuralNetwork_NNIO_s_axi  |       10|      0|   246|   244|
    |grp_run_classification_fu_170  |run_classification        |        2|      9|  1726|  1349|
    +-------------------------------+--------------------------+---------+-------+------+------+
    |Total                          |                          |       12|      9|  1972|  1593|
    +-------------------------------+--------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |bias_s_U     |NeuralNetwork_biag8j  |        1|  0|   0|    150|    8|     1|         1200|
    |weights_s_U  |NeuralNetwork_weifYi  |        8|  0|   0|  11200|    8|     1|        89600|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total        |                      |        9|  0|   0|  11350|   16|     2|        90800|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |i_2_fu_264_p2       |     +    |      0|  47|  19|          14|           1|
    |i_fu_281_p2         |     +    |      0|  29|  13|           8|           1|
    |or_cond1_fu_204_p2  |    and   |      0|   0|   2|           1|           1|
    |or_cond3_fu_228_p2  |    and   |      0|   0|   2|           1|           1|
    |or_cond5_fu_252_p2  |    and   |      0|   0|   2|           1|           1|
    |tmp1_fu_222_p2      |    and   |      0|   0|   2|           1|           1|
    |tmp_2_fu_240_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_3_fu_246_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_4_fu_198_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_7_fu_186_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_8_fu_210_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_9_fu_216_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_i3_fu_258_p2    |   icmp   |      0|   0|   7|          14|          14|
    |tmp_i_fu_275_p2     |   icmp   |      0|   0|   4|           8|           8|
    |tmp_s_fu_180_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_1_fu_234_p2     |    or    |      0|   0|   8|           8|           8|
    |tmp_fu_192_p2       |    or    |      0|   0|   8|           8|           8|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0|  76|  95|         120|          51|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  50|          9|    1|          9|
    |biasWeight_input_r_address0  |  15|          3|   14|         42|
    |bias_s_address0              |  15|          3|    8|         24|
    |bias_s_ce0                   |  15|          3|    1|          3|
    |i_i2_reg_130                 |   9|          2|   14|         28|
    |i_i_reg_141                  |   9|          2|    8|         16|
    |res_2_reg_152                |  15|          3|    8|         24|
    |weights_s_address0           |  15|          3|   14|         42|
    |weights_s_ce0                |  15|          3|    1|          3|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 158|         31|   69|        191|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   8|   0|    8|          0|
    |ap_reg_grp_run_classification_fu_170_ap_start  |   1|   0|    1|          0|
    |i_2_reg_305                                    |  14|   0|   14|          0|
    |i_i2_reg_130                                   |  14|   0|   14|          0|
    |i_i_reg_141                                    |   8|   0|    8|          0|
    |i_reg_323                                      |   8|   0|    8|          0|
    |or_cond5_reg_298                               |   1|   0|    1|          0|
    |res_2_reg_152                                  |   8|   0|    8|          0|
    |tmp_4_i_reg_310                                |  14|   0|   32|         18|
    |tmp_6_i_reg_328                                |   8|   0|   32|         24|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |  84|   0|  126|         42|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_NNIO_AWVALID  |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_AWREADY  | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_AWADDR   |  in |   16|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WVALID   |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WREADY   | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WDATA    |  in |   32|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WSTRB    |  in |    4|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_ARVALID  |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_ARREADY  | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_ARADDR   |  in |   16|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RVALID   | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RREADY   |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RDATA    | out |   32|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RRESP    | out |    2|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_BVALID   | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_BREADY   |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_BRESP    | out |    2|    s_axi   |      NNIO     |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs | NeuralNetwork | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | NeuralNetwork | return value |
|interrupt           | out |    1| ap_ctrl_hs | NeuralNetwork | return value |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	7  / (or_cond1)
	2  / (!or_cond1 & !or_cond3)
	5  / (!or_cond1 & or_cond3)
2 --> 
	8  / (!or_cond5)
	3  / (or_cond5)
3 --> 
	4  / (!tmp_i3)
	8  / (tmp_i3)
4 --> 
	3  / true
5 --> 
	6  / (!tmp_i)
	8  / (tmp_i)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 5.98ns
ST_1: StgValue_9 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([80 x i32]* %input_r) nounwind, !map !38

ST_1: StgValue_10 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([11200 x i8]* %biasWeight_input_r) nounwind, !map !44

ST_1: StgValue_11 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %runNN_r) nounwind, !map !50

ST_1: StgValue_12 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %setBais_r) nounwind, !map !56

ST_1: StgValue_13 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %setWeight_r) nounwind, !map !60

ST_1: StgValue_14 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 0) nounwind, !map !64

ST_1: StgValue_15 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @NeuralNetwork_str) nounwind

ST_1: setWeight_r_read (15)  [1/1] 1.00ns
:7  %setWeight_r_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %setWeight_r) nounwind

ST_1: setBais_r_read (16)  [1/1] 1.00ns
:8  %setBais_r_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %setBais_r) nounwind

ST_1: runNN_r_read (17)  [1/1] 1.00ns
:9  %runNN_r_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %runNN_r) nounwind

ST_1: empty (18)  [1/1] 0.00ns
:10  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([80 x i32]* %input_r, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

ST_1: StgValue_20 (19)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([80 x i32]* %input_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_1: empty_27 (20)  [1/1] 0.00ns
:12  %empty_27 = call i32 (...)* @_ssdm_op_SpecMemCore([11200 x i8]* %biasWeight_input_r, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_1: StgValue_22 (21)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface([11200 x i8]* %biasWeight_input_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_1: StgValue_23 (22)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:108
:14  call void (...)* @_ssdm_op_SpecInterface(i8 %runNN_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_1: StgValue_24 (23)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:109
:15  call void (...)* @_ssdm_op_SpecInterface(i8 %setBais_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_1: StgValue_25 (24)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:110
:16  call void (...)* @_ssdm_op_SpecInterface(i8 %setWeight_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_1: StgValue_26 (25)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:111
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_1: tmp_s (26)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:115
:18  %tmp_s = icmp eq i8 %runNN_r_read, 1

ST_1: tmp_7 (27)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:115
:19  %tmp_7 = icmp eq i8 %setWeight_r_read, 0

ST_1: tmp (28)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:115 (grouped into LUT with out node tmp_4)
:20  %tmp = or i8 %setBais_r_read, %setWeight_r_read

ST_1: tmp_4 (29)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:115 (out node of the LUT)
:21  %tmp_4 = icmp eq i8 %tmp, 0

ST_1: or_cond1 (30)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:115
:22  %or_cond1 = and i1 %tmp_4, %tmp_s

ST_1: StgValue_32 (31)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:115
:23  br i1 %or_cond1, label %1, label %2

ST_1: tmp_8 (33)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:118
:0  %tmp_8 = icmp eq i8 %runNN_r_read, 0

ST_1: tmp_9 (34)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:118
:1  %tmp_9 = icmp eq i8 %setBais_r_read, 1

ST_1: tmp1 (35)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:118 (grouped into LUT with out node or_cond3)
:2  %tmp1 = and i1 %tmp_9, %tmp_7

ST_1: or_cond3 (36)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:118 (out node of the LUT)
:3  %or_cond3 = and i1 %tmp1, %tmp_8

ST_1: StgValue_37 (37)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:118
:4  br i1 %or_cond3, label %.preheader4.preheader, label %4

ST_1: tmp_1 (39)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:122 (grouped into LUT with out node tmp_2)
:0  %tmp_1 = or i8 %setBais_r_read, %runNN_r_read

ST_1: tmp_2 (40)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:122 (out node of the LUT)
:1  %tmp_2 = icmp eq i8 %tmp_1, 0

ST_1: tmp_3 (41)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:122
:2  %tmp_3 = icmp eq i8 %setWeight_r_read, 1

ST_1: or_cond5 (42)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:122
:3  %or_cond5 = and i1 %tmp_2, %tmp_3

ST_1: StgValue_42 (62)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:12->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
.preheader4.preheader:0  br label %.preheader4

ST_1: res (79)  [2/2] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:116
:0  %res = call fastcc zeroext i8 @run_classification([80 x i32]* %input_r) nounwind


 <State 2>: 1.77ns
ST_2: StgValue_44 (43)  [1/1] 1.77ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:122
:4  br i1 %or_cond5, label %.preheader.preheader, label %._crit_edge

ST_2: StgValue_45 (45)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:33->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
.preheader.preheader:0  br label %.preheader


 <State 3>: 3.01ns
ST_3: i_i2 (47)  [1/1] 0.00ns
.preheader:0  %i_i2 = phi i14 [ %i_2, %5 ], [ 0, %.preheader.preheader ]

ST_3: tmp_i3 (48)  [1/1] 3.01ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:33->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
.preheader:1  %tmp_i3 = icmp eq i14 %i_i2, -5184

ST_3: empty_29 (49)  [1/1] 0.00ns
.preheader:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11200, i64 11200, i64 11200) nounwind

ST_3: i_2 (50)  [1/1] 2.34ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:33->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
.preheader:3  %i_2 = add i14 %i_i2, 1

ST_3: StgValue_50 (51)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:33->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
.preheader:4  br i1 %tmp_i3, label %._crit_edge.loopexit, label %5

ST_3: tmp_4_i (53)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:35->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
:0  %tmp_4_i = zext i14 %i_i2 to i32

ST_3: biasWeight_input_r_a_1 (54)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:35->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
:1  %biasWeight_input_r_a_1 = getelementptr [11200 x i8]* %biasWeight_input_r, i32 0, i32 %tmp_4_i

ST_3: biasWeight_input_r_l_1 (55)  [2/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:35->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
:2  %biasWeight_input_r_l_1 = load i8* %biasWeight_input_r_a_1, align 1

ST_3: StgValue_54 (60)  [1/1] 1.77ns
._crit_edge.loopexit:0  br label %._crit_edge


 <State 4>: 5.82ns
ST_4: biasWeight_input_r_l_1 (55)  [1/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:35->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
:2  %biasWeight_input_r_l_1 = load i8* %biasWeight_input_r_a_1, align 1

ST_4: weights_addr (56)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:35->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
:3  %weights_addr = getelementptr inbounds [11200 x i8]* @weights_s, i32 0, i32 %tmp_4_i

ST_4: StgValue_57 (57)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:35->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
:4  store i8 %biasWeight_input_r_l_1, i8* %weights_addr, align 1

ST_4: StgValue_58 (58)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:33->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
:5  br label %.preheader


 <State 5>: 2.91ns
ST_5: i_i (64)  [1/1] 0.00ns
.preheader4:0  %i_i = phi i8 [ %i, %3 ], [ 0, %.preheader4.preheader ]

ST_5: tmp_i (65)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:12->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
.preheader4:1  %tmp_i = icmp eq i8 %i_i, -106

ST_5: empty_28 (66)  [1/1] 0.00ns
.preheader4:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150) nounwind

ST_5: i (67)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:12->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
.preheader4:3  %i = add i8 %i_i, 1

ST_5: StgValue_63 (68)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:12->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
.preheader4:4  br i1 %tmp_i, label %._crit_edge.loopexit7, label %3

ST_5: tmp_6_i (70)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:14->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
:0  %tmp_6_i = zext i8 %i_i to i32

ST_5: biasWeight_input_r_a (71)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:14->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
:1  %biasWeight_input_r_a = getelementptr [11200 x i8]* %biasWeight_input_r, i32 0, i32 %tmp_6_i

ST_5: biasWeight_input_r_l (72)  [2/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:14->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
:2  %biasWeight_input_r_l = load i8* %biasWeight_input_r_a, align 1

ST_5: StgValue_67 (77)  [1/1] 1.77ns
._crit_edge.loopexit7:0  br label %._crit_edge


 <State 6>: 5.82ns
ST_6: biasWeight_input_r_l (72)  [1/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:14->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
:2  %biasWeight_input_r_l = load i8* %biasWeight_input_r_a, align 1

ST_6: bias_addr (73)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:14->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
:3  %bias_addr = getelementptr inbounds [150 x i8]* @bias_s, i32 0, i32 %tmp_6_i

ST_6: StgValue_70 (74)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:14->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
:4  store i8 %biasWeight_input_r_l, i8* %bias_addr, align 1

ST_6: StgValue_71 (75)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:12->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:119
:5  br label %.preheader4


 <State 7>: 1.77ns
ST_7: res (79)  [1/2] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:116
:0  %res = call fastcc zeroext i8 @run_classification([80 x i32]* %input_r) nounwind

ST_7: StgValue_73 (80)  [1/1] 1.77ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:117
:1  br label %._crit_edge


 <State 8>: 0.00ns
ST_8: res_2 (82)  [1/1] 0.00ns
._crit_edge:0  %res_2 = phi i8 [ %res, %1 ], [ -2, %4 ], [ -1, %._crit_edge.loopexit ], [ -1, %._crit_edge.loopexit7 ]

ST_8: StgValue_75 (83)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:127
._crit_edge:1  ret i8 %res_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ biasWeight_input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ runNN_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ setBais_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ setWeight_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9             (specbitsmap      ) [ 000000000]
StgValue_10            (specbitsmap      ) [ 000000000]
StgValue_11            (specbitsmap      ) [ 000000000]
StgValue_12            (specbitsmap      ) [ 000000000]
StgValue_13            (specbitsmap      ) [ 000000000]
StgValue_14            (specbitsmap      ) [ 000000000]
StgValue_15            (spectopmodule    ) [ 000000000]
setWeight_r_read       (read             ) [ 000000000]
setBais_r_read         (read             ) [ 000000000]
runNN_r_read           (read             ) [ 000000000]
empty                  (specmemcore      ) [ 000000000]
StgValue_20            (specinterface    ) [ 000000000]
empty_27               (specmemcore      ) [ 000000000]
StgValue_22            (specinterface    ) [ 000000000]
StgValue_23            (specinterface    ) [ 000000000]
StgValue_24            (specinterface    ) [ 000000000]
StgValue_25            (specinterface    ) [ 000000000]
StgValue_26            (specinterface    ) [ 000000000]
tmp_s                  (icmp             ) [ 000000000]
tmp_7                  (icmp             ) [ 000000000]
tmp                    (or               ) [ 000000000]
tmp_4                  (icmp             ) [ 000000000]
or_cond1               (and              ) [ 010000000]
StgValue_32            (br               ) [ 000000000]
tmp_8                  (icmp             ) [ 000000000]
tmp_9                  (icmp             ) [ 000000000]
tmp1                   (and              ) [ 000000000]
or_cond3               (and              ) [ 010000000]
StgValue_37            (br               ) [ 000000000]
tmp_1                  (or               ) [ 000000000]
tmp_2                  (icmp             ) [ 000000000]
tmp_3                  (icmp             ) [ 000000000]
or_cond5               (and              ) [ 001000000]
StgValue_42            (br               ) [ 010001100]
StgValue_44            (br               ) [ 001111011]
StgValue_45            (br               ) [ 001110000]
i_i2                   (phi              ) [ 000100000]
tmp_i3                 (icmp             ) [ 000110000]
empty_29               (speclooptripcount) [ 000000000]
i_2                    (add              ) [ 001110000]
StgValue_50            (br               ) [ 000000000]
tmp_4_i                (zext             ) [ 000010000]
biasWeight_input_r_a_1 (getelementptr    ) [ 000010000]
StgValue_54            (br               ) [ 001111011]
biasWeight_input_r_l_1 (load             ) [ 000000000]
weights_addr           (getelementptr    ) [ 000000000]
StgValue_57            (store            ) [ 000000000]
StgValue_58            (br               ) [ 001110000]
i_i                    (phi              ) [ 000001000]
tmp_i                  (icmp             ) [ 000001100]
empty_28               (speclooptripcount) [ 000000000]
i                      (add              ) [ 010001100]
StgValue_63            (br               ) [ 000000000]
tmp_6_i                (zext             ) [ 000000100]
biasWeight_input_r_a   (getelementptr    ) [ 000000100]
StgValue_67            (br               ) [ 001101111]
biasWeight_input_r_l   (load             ) [ 000000000]
bias_addr              (getelementptr    ) [ 000000000]
StgValue_70            (store            ) [ 000000000]
StgValue_71            (br               ) [ 010001100]
res                    (call             ) [ 001101011]
StgValue_73            (br               ) [ 001101011]
res_2                  (phi              ) [ 000000001]
StgValue_75            (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="biasWeight_input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biasWeight_input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="runNN_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runNN_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="setBais_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setBais_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="setWeight_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setWeight_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="NeuralNetwork_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_classification"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="setWeight_r_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="setWeight_r_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="setBais_r_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="setBais_r_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="runNN_r_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="runNN_r_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="biasWeight_input_r_a_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="14" slack="0"/>
<pin id="88" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biasWeight_input_r_a_1/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="14" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="biasWeight_input_r_l_1/3 biasWeight_input_r_l/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="weights_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="1"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="StgValue_57_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="biasWeight_input_r_a_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biasWeight_input_r_a/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="bias_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="1"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_70_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/6 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_i2_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="1"/>
<pin id="132" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_i2_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="152" class="1005" name="res_2_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_2 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="res_2_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="2" slack="2"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="4" bw="1" slack="1"/>
<pin id="163" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="1" slack="2"/>
<pin id="165" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="8" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_run_classification_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="0" index="3" bw="8" slack="0"/>
<pin id="175" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_7_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="or_cond1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_8_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_9_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_cond3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_cond5_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond5/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_i3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="0"/>
<pin id="260" dir="0" index="1" bw="14" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_4_i_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_6_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/5 "/>
</bind>
</comp>

<comp id="298" class="1005" name="or_cond5_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond5 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="14" slack="0"/>
<pin id="307" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_4_i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="315" class="1005" name="biasWeight_input_r_a_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="14" slack="1"/>
<pin id="317" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="biasWeight_input_r_a_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="i_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_6_i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="333" class="1005" name="biasWeight_input_r_a_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="1"/>
<pin id="335" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="biasWeight_input_r_a "/>
</bind>
</comp>

<comp id="338" class="1005" name="res_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="2"/>
<pin id="340" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="91" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="91" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="152" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="152" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="169"><net_src comp="152" pin="1"/><net_sink comp="157" pin=6"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="78" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="66" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="72" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="66" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="180" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="78" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="72" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="186" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="210" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="72" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="78" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="66" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="240" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="134" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="134" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="134" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="279"><net_src comp="145" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="145" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="145" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="301"><net_src comp="252" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="264" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="313"><net_src comp="270" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="318"><net_src comp="84" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="326"><net_src comp="281" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="331"><net_src comp="287" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="336"><net_src comp="109" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="341"><net_src comp="170" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_s | {4 }
	Port: bias_s | {6 }
 - Input state : 
	Port: NeuralNetwork : input_r | {1 7 }
	Port: NeuralNetwork : biasWeight_input_r | {3 4 5 6 }
	Port: NeuralNetwork : runNN_r | {1 }
	Port: NeuralNetwork : setBais_r | {1 }
	Port: NeuralNetwork : setWeight_r | {1 }
	Port: NeuralNetwork : weights_s | {1 7 }
	Port: NeuralNetwork : bias_s | {1 7 }
  - Chain level:
	State 1
		or_cond1 : 1
		StgValue_32 : 1
		tmp1 : 1
		or_cond3 : 1
		StgValue_37 : 1
		or_cond5 : 1
	State 2
	State 3
		tmp_i3 : 1
		i_2 : 1
		StgValue_50 : 2
		tmp_4_i : 1
		biasWeight_input_r_a_1 : 2
		biasWeight_input_r_l_1 : 3
	State 4
		StgValue_57 : 1
	State 5
		tmp_i : 1
		i : 1
		StgValue_63 : 2
		tmp_6_i : 1
		biasWeight_input_r_a : 2
		biasWeight_input_r_l : 3
	State 6
		StgValue_70 : 1
	State 7
	State 8
		StgValue_75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_run_classification_fu_170 |    2    |    9    | 26.5935 |   1959  |   801   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|    add   |           i_2_fu_264          |    0    |    0    |    0    |    47   |    19   |
|          |            i_fu_281           |    0    |    0    |    0    |    29   |    13   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_s_fu_180         |    0    |    0    |    0    |    0    |    4    |
|          |          tmp_7_fu_186         |    0    |    0    |    0    |    0    |    4    |
|          |          tmp_4_fu_198         |    0    |    0    |    0    |    0    |    4    |
|          |          tmp_8_fu_210         |    0    |    0    |    0    |    0    |    4    |
|   icmp   |          tmp_9_fu_216         |    0    |    0    |    0    |    0    |    4    |
|          |          tmp_2_fu_240         |    0    |    0    |    0    |    0    |    4    |
|          |          tmp_3_fu_246         |    0    |    0    |    0    |    0    |    4    |
|          |         tmp_i3_fu_258         |    0    |    0    |    0    |    0    |    7    |
|          |          tmp_i_fu_275         |    0    |    0    |    0    |    0    |    4    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|    or    |           tmp_fu_192          |    0    |    0    |    0    |    0    |    8    |
|          |          tmp_1_fu_234         |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        or_cond1_fu_204        |    0    |    0    |    0    |    0    |    2    |
|    and   |          tmp1_fu_222          |    0    |    0    |    0    |    0    |    2    |
|          |        or_cond3_fu_228        |    0    |    0    |    0    |    0    |    2    |
|          |        or_cond5_fu_252        |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |  setWeight_r_read_read_fu_66  |    0    |    0    |    0    |    0    |    0    |
|   read   |   setBais_r_read_read_fu_72   |    0    |    0    |    0    |    0    |    0    |
|          |    runNN_r_read_read_fu_78    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   zext   |         tmp_4_i_fu_270        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_6_i_fu_287        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    2    |    9    | 26.5935 |   2035  |   896   |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|  bias_s |    1   |    0   |    0   |
|weights_s|    8   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    9   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|biasWeight_input_r_a_1_reg_315|   14   |
| biasWeight_input_r_a_reg_333 |   14   |
|          i_2_reg_305         |   14   |
|         i_i2_reg_130         |   14   |
|          i_i_reg_141         |    8   |
|           i_reg_323          |    8   |
|       or_cond5_reg_298       |    1   |
|         res_2_reg_152        |    8   |
|          res_reg_338         |    8   |
|        tmp_4_i_reg_310       |   32   |
|        tmp_6_i_reg_328       |   32   |
+------------------------------+--------+
|             Total            |   153  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   4  |  14  |   56   ||    21   |
|   res_2_reg_152  |  p0  |   2  |   8  |   16   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   ||  3.546  ||    21   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    9   |   26   |  2035  |   896  |
|   Memory  |    9   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   21   |
|  Register |    -   |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   11   |    9   |   30   |  2188  |   917  |
+-----------+--------+--------+--------+--------+--------+
