{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691109399452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691109399453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 21:36:39 2023 " "Processing started: Thu Aug 03 21:36:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691109399453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691109399453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691109399453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691109399892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691109399892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp74ls283.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alp74ls283.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS283 " "Found entity 1: ALP74LS283" {  } { { "ALP74LS283.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/ALP74LS283.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691109414180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sap1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1 " "Found entity 1: SAP1" {  } { { "SAP1.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691109414182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP1 " "Elaborating entity \"SAP1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691109414224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controladorsequencializador.bdf 1 1 " "Using design file controladorsequencializador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorSequencializador " "Found entity 1: ControladorSequencializador" {  } { { "controladorsequencializador.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/controladorsequencializador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414268 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorSequencializador ControladorSequencializador:inst3 " "Elaborating entity \"ControladorSequencializador\" for hierarchy \"ControladorSequencializador:inst3\"" {  } { { "SAP1.bdf" "inst3" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 480 272 384 736 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414269 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls107.bdf 1 1 " "Using design file alp74ls107.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS107 " "Found entity 1: ALP74LS107" {  } { { "alp74ls107.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls107.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414281 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS107 ControladorSequencializador:inst3\|ALP74LS107:inst6 " "Elaborating entity \"ALP74LS107\" for hierarchy \"ControladorSequencializador:inst3\|ALP74LS107:inst6\"" {  } { { "controladorsequencializador.bdf" "inst6" { Schematic "C:/Users/Adryan/Capivarias/SAP1/controladorsequencializador.bdf" { { 104 1176 1272 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ri.bdf 1 1 " "Using design file ri.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RI " "Found entity 1: RI" {  } { { "ri.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/ri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RI RI:inst1 " "Elaborating entity \"RI\" for hierarchy \"RI:inst1\"" {  } { { "SAP1.bdf" "inst1" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 440 528 648 696 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414296 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls173.bdf 1 1 " "Using design file alp74ls173.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS173 " "Found entity 1: ALP74LS173" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414308 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS173 RI:inst1\|ALP74LS173:inst " "Elaborating entity \"ALP74LS173\" for hierarchy \"RI:inst1\|ALP74LS173:inst\"" {  } { { "ri.bdf" "inst" { Schematic "C:/Users/Adryan/Capivarias/SAP1/ri.bdf" { { 112 568 664 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contadordeprograma.bdf 1 1 " "Using design file contadordeprograma.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorDePrograma " "Found entity 1: ContadorDePrograma" {  } { { "contadordeprograma.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/contadordeprograma.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414321 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorDePrograma ContadorDePrograma:inst " "Elaborating entity \"ContadorDePrograma\" for hierarchy \"ContadorDePrograma:inst\"" {  } { { "SAP1.bdf" "inst" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { -96 520 616 32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414322 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls126.bdf 1 1 " "Using design file alp74ls126.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS126 " "Found entity 1: ALP74LS126" {  } { { "alp74ls126.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls126.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414334 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS126 ContadorDePrograma:inst\|ALP74LS126:inst2 " "Elaborating entity \"ALP74LS126\" for hierarchy \"ContadorDePrograma:inst\|ALP74LS126:inst2\"" {  } { { "contadordeprograma.bdf" "inst2" { Schematic "C:/Users/Adryan/Capivarias/SAP1/contadordeprograma.bdf" { { 520 1024 1120 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorsubtrator.bdf 1 1 " "Using design file somadorsubtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorSubtrator " "Found entity 1: SomadorSubtrator" {  } { { "somadorsubtrator.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414348 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorSubtrator SomadorSubtrator:inst6 " "Elaborating entity \"SomadorSubtrator\" for hierarchy \"SomadorSubtrator:inst6\"" {  } { { "SAP1.bdf" "inst6" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { -8 1296 1416 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls83.bdf 1 1 " "Using design file alp74ls83.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS83 " "Found entity 1: ALP74LS83" {  } { { "alp74ls83.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls83.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS83 SomadorSubtrator:inst6\|ALP74LS83:inst18 " "Elaborating entity \"ALP74LS83\" for hierarchy \"SomadorSubtrator:inst6\|ALP74LS83:inst18\"" {  } { { "somadorsubtrator.bdf" "inst18" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { { 40 600 696 232 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414361 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acumulador.bdf 1 1 " "Using design file acumulador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/acumulador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:inst100 " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:inst100\"" {  } { { "SAP1.bdf" "inst100" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { -120 1096 1192 200 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alpram16x8.bdf 1 1 " "Using design file alpram16x8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALPRAM16x8 " "Found entity 1: ALPRAM16x8" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALPRAM16x8 ALPRAM16x8:inst10 " "Elaborating entity \"ALPRAM16x8\" for hierarchy \"ALPRAM16x8:inst10\"" {  } { { "SAP1.bdf" "inst10" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 1248 560 680 1536 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414390 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst " "Block or symbol \"ALP174xx374\" of instance \"inst\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 240 608 704 464 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst5 " "Block or symbol \"ALP174xx374\" of instance \"inst5\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 248 872 968 472 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst6 " "Block or symbol \"ALP174xx374\" of instance \"inst6\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 240 1136 1232 464 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst7 " "Block or symbol \"ALP174xx374\" of instance \"inst7\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 240 1400 1496 464 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst8 " "Block or symbol \"ALP174xx374\" of instance \"inst8\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 560 608 704 784 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst9 " "Block or symbol \"ALP174xx374\" of instance \"inst9\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 560 872 968 784 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst10 " "Block or symbol \"ALP174xx374\" of instance \"inst10\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 560 1136 1232 784 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst11 " "Block or symbol \"ALP174xx374\" of instance \"inst11\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 560 1400 1496 784 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst12 " "Block or symbol \"ALP174xx374\" of instance \"inst12\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 880 608 704 1104 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst13 " "Block or symbol \"ALP174xx374\" of instance \"inst13\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 880 872 968 1104 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst14 " "Block or symbol \"ALP174xx374\" of instance \"inst14\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 880 1136 1232 1104 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst15 " "Block or symbol \"ALP174xx374\" of instance \"inst15\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 880 1400 1496 1104 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst16 " "Block or symbol \"ALP174xx374\" of instance \"inst16\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1200 608 704 1424 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst17 " "Block or symbol \"ALP174xx374\" of instance \"inst17\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1200 872 968 1424 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst18 " "Block or symbol \"ALP174xx374\" of instance \"inst18\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1200 1136 1232 1424 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst19 " "Block or symbol \"ALP174xx374\" of instance \"inst19\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1200 1400 1496 1424 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691109414392 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp174xx374.bdf 1 1 " "Using design file alp174xx374.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP174xx374 " "Found entity 1: ALP174xx374" {  } { { "alp174xx374.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp174xx374.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP174xx374 ALPRAM16x8:inst10\|ALP174xx374:inst14 " "Elaborating entity \"ALP174xx374\" for hierarchy \"ALPRAM16x8:inst10\|ALP174xx374:inst14\"" {  } { { "alpram16x8.bdf" "inst14" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 880 1136 1232 1104 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls154.bdf 1 1 " "Using design file alp74ls154.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS154 " "Found entity 1: ALP74LS154" {  } { { "alp74ls154.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls154.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414416 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS154 ALPRAM16x8:inst10\|ALP74LS154:inst2 " "Elaborating entity \"ALP74LS154\" for hierarchy \"ALPRAM16x8:inst10\|ALP74LS154:inst2\"" {  } { { "alpram16x8.bdf" "inst2" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 416 288 408 736 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414416 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls157.bdf 1 1 " "Using design file alp74ls157.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS157 " "Found entity 1: ALP74LS157" {  } { { "alp74ls157.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS157 ALP74LS157:inst5 " "Elaborating entity \"ALP74LS157\" for hierarchy \"ALP74LS157:inst5\"" {  } { { "SAP1.bdf" "inst5" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 1096 304 528 1240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rem.bdf 1 1 " "Using design file rem.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REM " "Found entity 1: REM" {  } { { "rem.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/rem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REM REM:inst4 " "Elaborating entity \"REM\" for hierarchy \"REM:inst4\"" {  } { { "SAP1.bdf" "inst4" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 768 560 656 928 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorb.bdf 1 1 " "Using design file registradorb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorB " "Found entity 1: RegistradorB" {  } { { "registradorb.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/registradorb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorB RegistradorB:inst7 " "Elaborating entity \"RegistradorB\" for hierarchy \"RegistradorB:inst7\"" {  } { { "SAP1.bdf" "inst7" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 192 864 960 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414458 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorsaida.bdf 1 1 " "Using design file registradorsaida.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorSaida " "Found entity 1: RegistradorSaida" {  } { { "registradorsaida.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/registradorsaida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691109414470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691109414470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorSaida RegistradorSaida:inst11 " "Elaborating entity \"RegistradorSaida\" for hierarchy \"RegistradorSaida:inst11\"" {  } { { "SAP1.bdf" "inst11" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 992 864 960 1216 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109414470 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1691109414743 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1691109414743 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst2\|inst17 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst2\|inst17\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst2\|inst19 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst2\|inst19\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst2\|inst26 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst2\|inst26\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst2\|inst28 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst2\|inst28\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst\|inst17 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst\|inst17\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst\|inst19 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst\|inst19\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst\|inst26 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst\|inst26\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst\|inst28 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst\|inst28\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REM:inst4\|ALP74LS173:inst\|inst17 " "Converted tri-state buffer \"REM:inst4\|ALP74LS173:inst\|inst17\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REM:inst4\|ALP74LS173:inst\|inst19 " "Converted tri-state buffer \"REM:inst4\|ALP74LS173:inst\|inst19\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REM:inst4\|ALP74LS173:inst\|inst26 " "Converted tri-state buffer \"REM:inst4\|ALP74LS173:inst\|inst26\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REM:inst4\|ALP74LS173:inst\|inst28 " "Converted tri-state buffer \"REM:inst4\|ALP74LS173:inst\|inst28\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RI:inst1\|ALP74LS173:inst1\|inst17 " "Converted tri-state buffer \"RI:inst1\|ALP74LS173:inst1\|inst17\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RI:inst1\|ALP74LS173:inst1\|inst19 " "Converted tri-state buffer \"RI:inst1\|ALP74LS173:inst1\|inst19\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RI:inst1\|ALP74LS173:inst1\|inst26 " "Converted tri-state buffer \"RI:inst1\|ALP74LS173:inst1\|inst26\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RI:inst1\|ALP74LS173:inst1\|inst28 " "Converted tri-state buffer \"RI:inst1\|ALP74LS173:inst1\|inst28\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691109414744 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1691109414744 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALP74LS157:inst5\|inst14~0 " "Found clock multiplexer ALP74LS157:inst5\|inst14~0" {  } { { "alp74ls157.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls157.bdf" { { 192 576 624 256 "inst14" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691109414781 "|SAP1|ALP74LS157:inst5|inst14~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALP74LS157:inst5\|inst5~0 " "Found clock multiplexer ALP74LS157:inst5\|inst5~0" {  } { { "alp74ls157.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls157.bdf" { { 192 288 336 256 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691109414781 "|SAP1|ALP74LS157:inst5|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALP74LS157:inst5\|inst9~0 " "Found clock multiplexer ALP74LS157:inst5\|inst9~0" {  } { { "alp74ls157.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls157.bdf" { { 192 432 480 256 "inst9" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691109414781 "|SAP1|ALP74LS157:inst5|inst9~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALP74LS157:inst5\|inst~0 " "Found clock multiplexer ALP74LS157:inst5\|inst~0" {  } { { "alp74ls157.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls157.bdf" { { 192 144 192 256 "inst" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691109414781 "|SAP1|ALP74LS157:inst5|inst~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1691109414781 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst\|inst17 DISPLAY0 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst17\" to the node \"DISPLAY0\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691109415293 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst\|inst19 DISPLAY1 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst19\" to the node \"DISPLAY1\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691109415293 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst\|inst26 DISPLAY2 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst26\" to the node \"DISPLAY2\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691109415293 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst\|inst28 DISPLAY3 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst28\" to the node \"DISPLAY3\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691109415293 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst2\|inst17 DISPLAY4 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst17\" to the node \"DISPLAY4\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691109415293 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst2\|inst19 DISPLAY5 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst19\" to the node \"DISPLAY5\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691109415293 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst2\|inst26 DISPLAY6 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst26\" to the node \"DISPLAY6\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691109415293 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst2\|inst28 DISPLAY7 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst28\" to the node \"DISPLAY7\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691109415293 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "acumulador:inst100\|ALP74LS173:inst2\|inst28 SomadorSubtrator:inst6\|ALP74LS83:inst18\|45 " "Converted the fanout from the always-enabled tri-state buffer \"acumulador:inst100\|ALP74LS173:inst2\|inst28\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst18\|45\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691109415293 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1691109415293 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst1\|inst28 SomadorSubtrator:inst6\|ALP74LS83:inst2\|22 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst1\|inst28\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst2\|22\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst1\|inst26 SomadorSubtrator:inst6\|ALP74LS83:inst2\|21 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst1\|inst26\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst2\|21\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst1\|inst19 SomadorSubtrator:inst6\|ALP74LS83:inst2\|20 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst1\|inst19\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst2\|20\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst1\|inst17 SomadorSubtrator:inst6\|ALP74LS83:inst2\|19 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst1\|inst17\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst2\|19\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst2\|inst17 SomadorSubtrator:inst6\|ALP74LS83:inst18\|19 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst2\|inst17\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst18\|19\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst2\|inst19 SomadorSubtrator:inst6\|ALP74LS83:inst18\|20 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst2\|inst19\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst18\|20\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst2\|inst26 SomadorSubtrator:inst6\|ALP74LS83:inst18\|21 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst2\|inst26\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst18\|21\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415294 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1691109415294 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SomadorSubtrator:inst6\|inst14 RegistradorSaida:inst11\|ALP74LS173:inst2\|inst20 " "Converted the fan-out from the tri-state buffer \"SomadorSubtrator:inst6\|inst14\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst20\" into an OR gate" {  } { { "somadorsubtrator.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { { 24 960 1008 56 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SomadorSubtrator:inst6\|inst15 RegistradorSaida:inst11\|ALP74LS173:inst2\|inst21 " "Converted the fan-out from the tri-state buffer \"SomadorSubtrator:inst6\|inst15\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst21\" into an OR gate" {  } { { "somadorsubtrator.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { { 88 960 1008 120 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SomadorSubtrator:inst6\|inst16 RegistradorSaida:inst11\|ALP74LS173:inst2\|inst22 " "Converted the fan-out from the tri-state buffer \"SomadorSubtrator:inst6\|inst16\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst22\" into an OR gate" {  } { { "somadorsubtrator.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { { 152 960 1008 184 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SomadorSubtrator:inst6\|inst17 RegistradorSaida:inst11\|ALP74LS173:inst2\|inst23 " "Converted the fan-out from the tri-state buffer \"SomadorSubtrator:inst6\|inst17\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst23\" into an OR gate" {  } { { "somadorsubtrator.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { { 216 960 1008 248 "inst17" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ContadorDePrograma:inst\|ALP74LS126:inst2\|inst RegistradorSaida:inst11\|ALP74LS173:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"ContadorDePrograma:inst\|ALP74LS126:inst2\|inst\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst20\" into an OR gate" {  } { { "alp74ls126.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls126.bdf" { { 248 280 328 280 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ContadorDePrograma:inst\|ALP74LS126:inst2\|inst2 RegistradorSaida:inst11\|ALP74LS173:inst\|inst21 " "Converted the fan-out from the tri-state buffer \"ContadorDePrograma:inst\|ALP74LS126:inst2\|inst2\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst21\" into an OR gate" {  } { { "alp74ls126.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls126.bdf" { { 320 376 424 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ContadorDePrograma:inst\|ALP74LS126:inst2\|inst3 RegistradorSaida:inst11\|ALP74LS173:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"ContadorDePrograma:inst\|ALP74LS126:inst2\|inst3\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst22\" into an OR gate" {  } { { "alp74ls126.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls126.bdf" { { 376 496 544 408 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ContadorDePrograma:inst\|ALP74LS126:inst2\|inst4 RegistradorSaida:inst11\|ALP74LS173:inst\|inst23 " "Converted the fan-out from the tri-state buffer \"ContadorDePrograma:inst\|ALP74LS126:inst2\|inst4\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst23\" into an OR gate" {  } { { "alp74ls126.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls126.bdf" { { 424 616 664 456 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691109415296 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1691109415296 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691109415618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691109416505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691109416505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691109416593 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691109416593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "382 " "Implemented 382 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691109416593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691109416593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691109416636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 21:36:56 2023 " "Processing ended: Thu Aug 03 21:36:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691109416636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691109416636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691109416636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691109416636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1691109418297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691109418298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 21:36:57 2023 " "Processing started: Thu Aug 03 21:36:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691109418298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1691109418298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1691109418298 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1691109418424 ""}
{ "Info" "0" "" "Project  = SAP1" {  } {  } 0 0 "Project  = SAP1" 0 0 "Fitter" 0 0 1691109418425 ""}
{ "Info" "0" "" "Revision = SAP1" {  } {  } 0 0 "Revision = SAP1" 0 0 "Fitter" 0 0 1691109418425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691109418550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691109418551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SAP1 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"SAP1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691109418562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691109418613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691109418613 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691109418737 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1691109418743 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691109418874 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691109418874 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691109418874 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691109418874 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691109418874 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691109418874 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691109418874 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691109418877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691109418877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691109418877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691109418877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691109418877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691109418877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691109418877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691109418877 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691109418877 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1691109418878 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1691109418878 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1691109418878 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1691109418878 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691109418879 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1691109419111 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAP1.sdc " "Synopsys Design Constraints File file not found: 'SAP1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691109419657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691109419658 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1691109419664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1691109419665 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691109419666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst29  " "Automatically promoted node inst29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REM:inst4\|ALP74LS173:inst\|inst21 " "Destination node REM:inst4\|ALP74LS173:inst\|inst21" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 488 680 760 552 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REM:inst4\|ALP74LS173:inst\|inst23 " "Destination node REM:inst4\|ALP74LS173:inst\|inst23" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 488 968 1048 552 "inst23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REM:inst4\|ALP74LS173:inst\|inst20 " "Destination node REM:inst4\|ALP74LS173:inst\|inst20" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 488 536 616 552 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REM:inst4\|ALP74LS173:inst\|inst22 " "Destination node REM:inst4\|ALP74LS173:inst\|inst22" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 488 824 904 552 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALPRAM16x8:inst10\|inst38~0 " "Destination node ALPRAM16x8:inst10\|inst38~0" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 832 680 728 896 "inst38" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALPRAM16x8:inst10\|inst39~0 " "Destination node ALPRAM16x8:inst10\|inst39~0" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1152 680 728 1216 "inst39" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALPRAM16x8:inst10\|inst37~0 " "Destination node ALPRAM16x8:inst10\|inst37~0" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 512 680 728 576 "inst37" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALPRAM16x8:inst10\|inst36~0 " "Destination node ALPRAM16x8:inst10\|inst36~0" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 192 680 728 256 "inst36" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALPRAM16x8:inst10\|inst23~0 " "Destination node ALPRAM16x8:inst10\|inst23~0" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 832 1472 1520 896 "inst23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALPRAM16x8:inst10\|inst25~0 " "Destination node ALPRAM16x8:inst10\|inst25~0" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1152 1472 1520 1216 "inst25" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691109419711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1691109419711 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691109419711 ""}  } { { "SAP1.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 472 -624 -576 536 "inst29" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691109419711 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALPRAM16x8:inst10\|inst21  " "Automatically promoted node ALPRAM16x8:inst10\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691109419712 ""}  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 192 1472 1520 256 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691109419712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALPRAM16x8:inst10\|inst22  " "Automatically promoted node ALPRAM16x8:inst10\|inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691109419712 ""}  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 512 1472 1520 576 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691109419712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALPRAM16x8:inst10\|inst23  " "Automatically promoted node ALPRAM16x8:inst10\|inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691109419712 ""}  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 832 1472 1520 896 "inst23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691109419712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALPRAM16x8:inst10\|inst24  " "Automatically promoted node ALPRAM16x8:inst10\|inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691109419712 ""}  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 192 1208 1256 256 "inst24" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691109419712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALPRAM16x8:inst10\|inst25  " "Automatically promoted node ALPRAM16x8:inst10\|inst25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691109419712 ""}  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1152 1472 1520 1216 "inst25" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691109419712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALPRAM16x8:inst10\|inst29  " "Automatically promoted node ALPRAM16x8:inst10\|inst29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691109419712 ""}  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 512 1208 1256 576 "inst29" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691109419712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALPRAM16x8:inst10\|inst30  " "Automatically promoted node ALPRAM16x8:inst10\|inst30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691109419712 ""}  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 832 1208 1256 896 "inst30" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691109419712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALPRAM16x8:inst10\|inst31  " "Automatically promoted node ALPRAM16x8:inst10\|inst31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691109419712 ""}  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1152 1208 1256 1216 "inst31" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691109419712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALPRAM16x8:inst10\|inst32  " "Automatically promoted node ALPRAM16x8:inst10\|inst32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691109419712 ""}  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 192 944 992 256 "inst32" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691109419712 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691109420214 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691109420216 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691109420216 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691109420219 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691109420221 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691109420222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691109420222 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691109420223 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691109420290 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691109420291 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691109420291 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 2.5V 18 23 0 " "Number of I/O pins in group: 41 (unused VREF, 2.5V VCCIO, 18 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1691109420294 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1691109420294 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1691109420294 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691109420295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691109420295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 24 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691109420295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691109420295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691109420295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691109420295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691109420295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691109420295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691109420295 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1691109420295 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1691109420295 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691109420375 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1691109420384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691109421134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691109421271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691109421287 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691109425419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691109425419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691109429602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "C:/Users/Adryan/Capivarias/SAP1/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691109431069 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691109431069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691109435012 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691109435012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691109435017 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691109435255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691109435270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691109435732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691109435732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691109436386 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691109437688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adryan/Capivarias/SAP1/output_files/SAP1.fit.smsg " "Generated suppressed messages file C:/Users/Adryan/Capivarias/SAP1/output_files/SAP1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691109438044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5832 " "Peak virtual memory: 5832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691109438767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 21:37:18 2023 " "Processing ended: Thu Aug 03 21:37:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691109438767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691109438767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691109438767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691109438767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1691109440034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691109440035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 21:37:19 2023 " "Processing started: Thu Aug 03 21:37:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691109440035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1691109440035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1691109440035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1691109440406 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1691109440943 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1691109440990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691109441380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 21:37:21 2023 " "Processing ended: Thu Aug 03 21:37:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691109441380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691109441380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691109441380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1691109441380 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1691109442051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1691109442785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691109442786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 21:37:22 2023 " "Processing started: Thu Aug 03 21:37:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691109442786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1691109442786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SAP1 -c SAP1 " "Command: quartus_sta SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1691109442786 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1691109442904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1691109443098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1691109443098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109443147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109443147 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAP1.sdc " "Synopsys Design Constraints File file not found: 'SAP1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1691109443340 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109443340 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKMANUAL CLKMANUAL " "create_clock -period 1.000 -name CLKMANUAL CLKMANUAL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691109443343 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKAUTO CLKAUTO " "create_clock -period 1.000 -name CLKAUTO CLKAUTO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691109443343 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ContadorDePrograma:inst\|ALP74LS107:inst3\|inst ContadorDePrograma:inst\|ALP74LS107:inst3\|inst " "create_clock -period 1.000 -name ContadorDePrograma:inst\|ALP74LS107:inst3\|inst ContadorDePrograma:inst\|ALP74LS107:inst3\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691109443343 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ContadorDePrograma:inst\|ALP74LS107:inst\|inst ContadorDePrograma:inst\|ALP74LS107:inst\|inst " "create_clock -period 1.000 -name ContadorDePrograma:inst\|ALP74LS107:inst\|inst ContadorDePrograma:inst\|ALP74LS107:inst\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691109443343 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ContadorDePrograma:inst\|ALP74LS107:inst4\|inst ContadorDePrograma:inst\|ALP74LS107:inst4\|inst " "create_clock -period 1.000 -name ContadorDePrograma:inst\|ALP74LS107:inst4\|inst ContadorDePrograma:inst\|ALP74LS107:inst4\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691109443343 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691109443343 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1691109443349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691109443351 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1691109443352 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1691109443371 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1691109443484 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691109443495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.053 " "Worst-case setup slack is -13.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.053            -372.035 CLKMANUAL  " "  -13.053            -372.035 CLKMANUAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.142              -6.142 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst  " "   -6.142              -6.142 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.055              -6.055 ContadorDePrograma:inst\|ALP74LS107:inst\|inst  " "   -6.055              -6.055 ContadorDePrograma:inst\|ALP74LS107:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.864              -5.864 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst  " "   -5.864              -5.864 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.921              -4.921 CLKAUTO  " "   -4.921              -4.921 CLKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109443502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.079 " "Worst-case hold slack is -1.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.079              -2.244 CLKMANUAL  " "   -1.079              -2.244 CLKMANUAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst  " "    0.412               0.000 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst  " "    0.698               0.000 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 ContadorDePrograma:inst\|ALP74LS107:inst\|inst  " "    0.788               0.000 ContadorDePrograma:inst\|ALP74LS107:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.925               0.000 CLKAUTO  " "    4.925               0.000 CLKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109443526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691109443550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691109443559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -257.277 CLKMANUAL  " "   -3.000            -257.277 CLKMANUAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 CLKAUTO  " "   -3.000              -4.487 CLKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst  " "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst  " "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst\|inst  " "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109443572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109443572 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691109443600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1691109443634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1691109446037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691109446182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691109446200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.060 " "Worst-case setup slack is -12.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.060            -347.514 CLKMANUAL  " "  -12.060            -347.514 CLKMANUAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.604              -5.604 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst  " "   -5.604              -5.604 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500              -5.500 ContadorDePrograma:inst\|ALP74LS107:inst\|inst  " "   -5.500              -5.500 ContadorDePrograma:inst\|ALP74LS107:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.344              -5.344 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst  " "   -5.344              -5.344 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.381              -4.381 CLKAUTO  " "   -4.381              -4.381 CLKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109446214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.928 " "Worst-case hold slack is -0.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928              -1.852 CLKMANUAL  " "   -0.928              -1.852 CLKMANUAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst  " "    0.368               0.000 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst  " "    0.644               0.000 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 ContadorDePrograma:inst\|ALP74LS107:inst\|inst  " "    0.721               0.000 ContadorDePrograma:inst\|ALP74LS107:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.427               0.000 CLKAUTO  " "    4.427               0.000 CLKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109446227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691109446245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691109446250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -258.641 CLKMANUAL  " "   -3.000            -258.641 CLKMANUAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 CLKAUTO  " "   -3.000              -4.487 CLKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst  " "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst  " "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst\|inst  " "   -1.487              -1.487 ContadorDePrograma:inst\|ALP74LS107:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109446269 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691109446294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691109446526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691109446531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.936 " "Worst-case setup slack is -4.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.936            -125.589 CLKMANUAL  " "   -4.936            -125.589 CLKMANUAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.051              -2.051 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst  " "   -2.051              -2.051 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.008              -2.008 ContadorDePrograma:inst\|ALP74LS107:inst\|inst  " "   -2.008              -2.008 ContadorDePrograma:inst\|ALP74LS107:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.959              -1.959 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst  " "   -1.959              -1.959 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644              -1.644 CLKAUTO  " "   -1.644              -1.644 CLKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109446534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.852 " "Worst-case hold slack is -0.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.852              -3.710 CLKMANUAL  " "   -0.852              -3.710 CLKMANUAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst  " "    0.170               0.000 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst  " "    0.250               0.000 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 ContadorDePrograma:inst\|ALP74LS107:inst\|inst  " "    0.267               0.000 ContadorDePrograma:inst\|ALP74LS107:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.126               0.000 CLKAUTO  " "    2.126               0.000 CLKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109446554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691109446566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691109446576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -174.258 CLKMANUAL  " "   -3.000            -174.258 CLKMANUAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.074 CLKAUTO  " "   -3.000              -4.074 CLKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst  " "   -1.000              -1.000 ContadorDePrograma:inst\|ALP74LS107:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst  " "   -1.000              -1.000 ContadorDePrograma:inst\|ALP74LS107:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ContadorDePrograma:inst\|ALP74LS107:inst\|inst  " "   -1.000              -1.000 ContadorDePrograma:inst\|ALP74LS107:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691109446588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691109446588 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691109447756 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691109447759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691109447878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 21:37:27 2023 " "Processing ended: Thu Aug 03 21:37:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691109447878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691109447878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691109447878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1691109447878 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus Prime Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1691109448595 ""}
