INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link
	Log files: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link
WARNING: [v++ 60-2441] The option '--advanced.prop solution.hls_pre_tcl' is being deprecated. Please use '--hls.pre_tcl' option instead
INFO: [v++ 60-1548] Creating build summary session with primary output /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary, at Tue Dec 19 04:44:26 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html', at Tue Dec 19 04:44:26 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [04:44:33] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/user/yanlun/LFADS_new/LFADs2/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo -keep --config /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --temp_dir /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/user/yanlun/LFADS_new/LFADs2/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [04:44:37] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/hw.hpfm -clkid 0 -ip /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/iprepo/xilinx_com_hls_alveo_hls4ml_1_0,alveo_hls4ml -o /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [04:44:41] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.496 ; gain = 0.000 ; free physical = 723436 ; free virtual = 991659
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [04:44:41] cfgen started: /tools/Xilinx/Vitis/2022.2/bin/cfgen  -sp alveo_hls4ml_1.in1:HBM[0] -sp alveo_hls4ml_1.in2:HBM[1] -sp alveo_hls4ml_1.out:HBM[2] -dpa_mem_offload false -dmclkid 0 -r /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml, num: 1  {alveo_hls4ml_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in1, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in2, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: out, sptag: HBM[2]
INFO: [SYSTEM_LINK 82-37] [04:44:51] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 465.496 ; gain = 0.000 ; free physical = 723451 ; free virtual = 991673
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [04:44:51] cf2bd started: /tools/Xilinx/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd --temp_dir /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link --output_dir /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [04:44:55] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.496 ; gain = 0.000 ; free physical = 723477 ; free virtual = 991705
INFO: [v++ 60-1441] [04:44:55] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 532.492 ; gain = 0.000 ; free physical = 723626 ; free virtual = 991853
INFO: [v++ 60-1443] [04:44:55] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -rtd /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw.rtd -nofilter /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw_full.rtd -xclbin /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -o /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [04:45:00] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 532.492 ; gain = 0.000 ; free physical = 723636 ; free virtual = 991866
INFO: [v++ 60-1443] [04:45:00] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [04:45:01] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.75 . Memory (MB): peak = 532.492 ; gain = 0.000 ; free physical = 723581 ; free virtual = 991810
INFO: [v++ 60-1443] [04:45:01] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --kernel_frequency 199 --remote_ip_cache /home/user/yanlun/LFADS_new/LFADs2/.ipcache --output_dir /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --log_dir /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link --report_dir /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link --config /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini -k /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link --no-info --iprepo /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 --messageDb /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/vpl.pb /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform
[04:45:14] Run vpl: Step create_project: Started
Creating Vivado project.
[04:45:27] Run vpl: Step create_project: Completed
[04:45:27] Run vpl: Step create_bd: Started
[04:45:58] Run vpl: Step create_bd: Completed
[04:45:58] Run vpl: Step update_bd: Started
[04:45:59] Run vpl: Step update_bd: Completed
[04:45:59] Run vpl: Step generate_target: Started
[04:47:08] Run vpl: Step generate_target: Completed
[04:47:08] Run vpl: Step config_hw_runs: Started
[04:48:16] Run vpl: Step config_hw_runs: Completed
[04:48:16] Run vpl: Step synth: Started
[04:48:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:49:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:49:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:50:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:50:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:51:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:51:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:52:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:52:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:53:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:53:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:54:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:54:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:55:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:55:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:56:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:56:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:57:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:57:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:58:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:58:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:59:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:59:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:00:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:00:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:01:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:01:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:02:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:02:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:03:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:03:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:04:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:04:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:05:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:05:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:06:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:06:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:07:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:07:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:08:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:08:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:09:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:09:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:10:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:10:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:11:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:11:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:12:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:12:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:13:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:13:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:14:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:14:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:15:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:15:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:16:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:16:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:17:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:17:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:18:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:18:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:19:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:19:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:20:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:20:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:21:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:21:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:22:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:22:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:23:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:23:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:24:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:24:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:25:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:25:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:26:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:26:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:27:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:27:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:28:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:28:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:29:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:30:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:30:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:31:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:31:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:32:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:32:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:33:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:33:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:34:01] Top-level synthesis in progress.
[05:34:32] Top-level synthesis in progress.
[05:35:02] Top-level synthesis in progress.
[05:35:32] Top-level synthesis in progress.
[05:36:04] Run vpl: Step synth: Completed
[05:36:04] Run vpl: Step impl: Started
[05:52:42] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 07m 39s 

[05:52:42] Starting logic optimization..
[05:54:43] Phase 1 Retarget
[05:55:13] Phase 2 Constant propagation
[05:55:43] Phase 3 Sweep
[05:56:44] Phase 4 BUFG optimization
[05:56:44] Phase 5 Shift Register Optimization
[05:57:14] Phase 6 Post Processing Netlist
[05:58:45] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 06m 02s 

[05:58:45] Starting logic placement..
[05:59:15] Phase 1 Placer Initialization
[05:59:15] Phase 1.1 Placer Initialization Netlist Sorting
[06:03:16] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[06:04:47] Phase 1.3 Build Placer Netlist Model
[06:09:49] Phase 1.4 Constrain Clocks/Macros
[06:10:20] Phase 2 Global Placement
[06:10:20] Phase 2.1 Floorplanning
[06:11:20] Phase 2.1.1 Partition Driven Placement
[06:11:20] Phase 2.1.1.1 PBP: Partition Driven Placement
[06:12:51] Phase 2.1.1.2 PBP: Clock Region Placement
[06:14:22] Phase 2.1.1.3 PBP: Discrete Incremental
[06:14:53] Phase 2.1.1.4 PBP: Compute Congestion
[06:14:53] Phase 2.1.1.5 PBP: Macro Placement
[06:15:23] Phase 2.1.1.6 PBP: UpdateTiming
[06:15:54] Phase 2.1.1.7 PBP: Add part constraints
[06:15:54] Phase 2.2 Physical Synthesis After Floorplan
[06:17:25] Phase 2.3 Update Timing before SLR Path Opt
[06:17:25] Phase 2.4 Post-Processing in Floorplanning
[06:17:25] Phase 2.5 Global Placement Core
[06:28:04] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[06:28:34] Phase 2.5.2 Physical Synthesis In Placer
[06:33:38] Phase 3 Detail Placement
[06:34:09] Phase 3.1 Commit Multi Column Macros
[06:34:39] Phase 3.2 Commit Most Macros & LUTRAMs
[06:37:11] Phase 3.3 Small Shape DP
[06:37:11] Phase 3.3.1 Small Shape Clustering
[06:37:41] Phase 3.3.2 Flow Legalize Slice Clusters
[06:37:41] Phase 3.3.3 Slice Area Swap
[06:38:12] Phase 3.3.3.1 Slice Area Swap Initial
[06:39:43] Phase 3.4 Place Remaining
[06:39:43] Phase 3.5 Re-assign LUT pins
[06:40:13] Phase 3.6 Pipeline Register Optimization
[06:40:13] Phase 3.7 Fast Optimization
[06:41:44] Phase 4 Post Placement Optimization and Clean-Up
[06:41:44] Phase 4.1 Post Commit Optimization
[06:45:17] Phase 4.1.1 Post Placement Optimization
[06:45:48] Phase 4.1.1.1 BUFG Insertion
[06:45:48] Phase 1 Physical Synthesis Initialization
[06:48:20] Phase 4.1.1.2 BUFG Replication
[06:48:20] Phase 4.1.1.3 Post Placement Timing Optimization
[06:52:23] Phase 4.1.1.4 Replication
[06:53:54] Phase 4.2 Post Placement Cleanup
[06:53:54] Phase 4.3 Placer Reporting
[06:53:54] Phase 4.3.1 Print Estimated Congestion
[06:54:24] Phase 4.4 Final Placement Cleanup
[07:00:59] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 02m 14s 

[07:00:59] Starting logic routing..
[07:02:00] Phase 1 Build RT Design
[07:06:04] Phase 2 Router Initialization
[07:06:04] Phase 2.1 Fix Topology Constraints
[07:06:34] Phase 2.2 Pre Route Cleanup
[07:07:04] Phase 2.3 Global Clock Net Routing
[07:08:36] Phase 2.4 Update Timing
[07:14:10] Phase 2.5 Update Timing for Bus Skew
[07:14:10] Phase 2.5.1 Update Timing
[07:16:42] Phase 3 Initial Routing
[07:16:42] Phase 3.1 Global Routing
[07:19:44] Phase 4 Rip-up And Reroute
[07:19:44] Phase 4.1 Global Iteration 0
[07:35:57] Phase 4.2 Global Iteration 1
[07:41:01] Phase 4.3 Global Iteration 2
[07:45:04] Phase 4.4 Global Iteration 3
[07:49:38] Phase 4.5 Global Iteration 4
[07:54:12] Phase 5 Delay and Skew Optimization
[07:54:12] Phase 5.1 Delay CleanUp
[07:54:12] Phase 5.1.1 Update Timing
[07:55:43] Phase 5.1.2 Update Timing
[07:58:15] Phase 5.2 Clock Skew Optimization
[07:58:45] Phase 6 Post Hold Fix
[07:58:45] Phase 6.1 Hold Fix Iter
[07:58:45] Phase 6.1.1 Update Timing
[08:00:47] Phase 6.1.2 Lut RouteThru Assignment for hold
[08:01:48] Phase 6.2 Additional Hold Fix
[08:05:20] Phase 7 Leaf Clock Prog Delay Opt
[08:12:57] Phase 7.1 Delay CleanUp
[08:12:57] Phase 7.1.1 Update Timing
[08:14:28] Phase 7.1.2 Update Timing
[08:17:00] Phase 7.2 Hold Fix Iter
[08:17:00] Phase 7.2.1 Update Timing
[08:22:04] Phase 8 Route finalize
[08:22:34] Phase 9 Verifying routed nets
[08:23:05] Phase 10 Depositing Routes
[08:24:05] Phase 11 Resolve XTalk
[08:24:36] Phase 12 Post Router Timing
[08:27:39] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 26m 39s 

[08:27:39] Starting bitstream generation..
[08:45:24] Creating bitmap...
[08:59:38] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[08:59:38] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 31m 58s 
Check VPL, containing 1 checks, has run: 0 errors
[09:02:04] Run vpl: Step impl: Completed
[09:02:05] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [09:02:05] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:39 ; elapsed = 04:17:04 . Memory (MB): peak = 532.492 ; gain = 0.000 ; free physical = 594829 ; free virtual = 940879
INFO: [v++ 60-1443] [09:02:05] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 199
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/address_map.xml -sdsl /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -xclbin /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -rtd /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd -o /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [09:02:11] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 532.492 ; gain = 0.000 ; free physical = 594927 ; free virtual = 940980
INFO: [v++ 60-1443] [09:02:11] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd --append-section :JSON:/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd --add-section BUILD_METADATA:JSON:/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml --add-section SYSTEM_METADATA:RAW:/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 58599326 bytes
Format : RAW
File   : '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2559 bytes
Format : JSON
File   : '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 1279524 bytes
Format : RAW
File   : '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 25249 bytes
Format : RAW
File   : '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (59934365 bytes) to the output file: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [09:02:11] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 532.492 ; gain = 0.000 ; free physical = 594867 ; free virtual = 940977
INFO: [v++ 60-1443] [09:02:11] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.info --input /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [09:02:11] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.67 . Memory (MB): peak = 532.492 ; gain = 0.000 ; free physical = 594857 ; free virtual = 940967
INFO: [v++ 60-1443] [09:02:11] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [09:02:11] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 532.492 ; gain = 0.000 ; free physical = 594856 ; free virtual = 940966
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.ltx
INFO: [v++ 60-586] Created build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html
	Timing Report: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/vivado.log
	Steps Log File: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 4h 17m 56s
INFO: [v++ 60-1653] Closing dispatch client.
