Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Jan 16 19:58:33 2022
| Host         : LAPTOP-K9RA0OS9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               6 |            3 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|    Clock Signal   |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG    | FSM/FSM_onehot_state_reg[1]_inv_2    | FSM/FSM_onehot_state_reg[1]_inv_3 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | FSM/FSM_onehot_state_reg[1]_inv_1[0] | FSM/FSM_onehot_state_reg[2]_0     |                1 |              1 |         1.00 |
|  C_D_1Hz/clk_sig2 |                                      |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | FSM/LED_INDICADOR_LLEGADDA_OBUF      | reset_IBUF                        |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG    | Segundo_decodificador/__1/i__n_0     |                                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG    | Segundo_decodificador//i__n_0        |                                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG    |                                      |                                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    |                                      | reset_IBUF                        |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG    |                                      | C_D_1Hz/clk_sig2_1                |                8 |             31 |         3.88 |
+-------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+


