// Seed: 3114449522
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign module_1.id_1 = 0;
  assign id_1 = id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd1
) ();
  integer id_1, _id_2, id_3, id_4;
  assign id_2 = id_2;
  logic [7:0] id_5;
  wire id_6;
  module_0 modCall_1 (id_6);
  always id_5[id_2 : ""] = id_6;
  always
    if (1 > 1) begin : LABEL_0
      {-1, id_5 ^ id_6, -1, -1} = 1;
    end else begin : LABEL_1
      id_3 <= 1;
    end
  wire id_7;
  wire id_8;
  bit  id_9;
  final if ((1)) id_9 <= -1;
  wire id_10;
endmodule
