{
 "builder": {
  "_logger": "hdl_checker.builders.fallback",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   }
  ],
  "_version": "<undefined>",
  "_work_folder": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\_hdl_checker",
  "__class__": "Fallback"
 },
 "config_file": null,
 "database": {
  "sources": [],
  "inferred_libraries": [],
  "design_units": [
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\Decode.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Decode",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\REG32.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "REG32",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\ALUControl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ALUControl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Jacob\\AppData\\Local\\Temp\\nvim.0\\WupG5J\\tmp_bdf_azh.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Control",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\RegFile.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RegFile",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Jacob\\AppData\\Local\\Temp\\nvim.0\\jxLTO4\\tmp_9_9s1oq.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Processor",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\simulation\\clock.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Clock",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Jacob\\AppData\\Local\\Temp\\nvim.0\\bRefxy\\tmpwpfeppeo.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ALU",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\ALU.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ALU",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\RV32I.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RV32I",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\Control.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Control",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\inst_fetch.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "InstructionFetch",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\RISCV\\Processor.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Processor",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}