#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:12:35 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Sat Oct 19 13:00:05 2024
# Process ID: 29296
# Log file: C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/vivado.log
# Journal file: C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\HP\Desktop\Verilog Projects\Vedic_Multiplier\Vedic_Multiplier.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
close [ open {C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/twelve_bit_adder.v} w ]
add_files {{C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/twelve_bit_adder.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/eight_bit_adder.v} w ]
add_files {{C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/eight_bit_adder.v}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7k70tfbg676-1
Top: vedic
ERROR: [Synth 8-2715] syntax error near [ [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v:38]
INFO: [Synth 8-2350] module vedic ignored due to previous errors [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v:23]
Failed to read verilog 'C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v'
    while executing
"rt::read_verilog {
      {C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/ha.v}
      {C:/Users/HP/Desktop/V..."
    ("uplevel" body line 21)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7k70tfbg676-1
Top: vedic
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:36]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:49]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:96]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:108]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:121]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:134]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:187]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:201]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:215]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:243]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:257]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:268]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:278]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:421]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:451]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:470]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:491]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:511]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:528]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:545]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:566]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:576]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:616]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:631]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:642]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:695]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:708]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:721]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:735]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:749]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:759]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:779]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:795]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:805]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:820]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:830]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:848]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:858]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:873]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:889]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:900]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:910]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:920]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:930]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:940]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:950]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:968]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:987]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:1017]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:1826]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:1836]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:1882]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:1953]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2059]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2104]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2118]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2135]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2208]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2282]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2361]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2478]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2612]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2764]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2773]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2785]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2798]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2818]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2832]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2849]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2867]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2885]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2902]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2915]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2928]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2941]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2954]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2974]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:2988]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3034]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3048]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3066]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3086]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3106]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR_1 [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3124]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDS [C:/Users/HP/Desktop/Vivado/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:32:38 . Memory (MB): peak = 875.891 ; gain = 745.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vedic' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v:23]
ERROR: [Synth 8-439] module 'four_bit_multiplier' not found [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v:29]
ERROR: [Synth 8-285] failed synthesizing module 'vedic' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:44 ; elapsed = 00:32:40 . Memory (MB): peak = 878.289 ; gain = 748.199
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
1 Infos, 0 Warnings, 100 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7k70tfbg676-1
Top: vedic
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:49 ; elapsed = 00:33:37 . Memory (MB): peak = 881.109 ; gain = 751.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vedic' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v:23]
INFO: [Synth 8-638] synthesizing module 'four_bit_multipler' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:23]
INFO: [Synth 8-638] synthesizing module 'two_bit_multiplier' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/two_bit_multiplier.v:23]
INFO: [Synth 8-638] synthesizing module 'ha' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/ha.v:23]
INFO: [Synth 8-256] done synthesizing module 'ha' (1#1) [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/ha.v:23]
INFO: [Synth 8-256] done synthesizing module 'two_bit_multiplier' (2#1) [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/two_bit_multiplier.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'two_bit_multiplier' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:30]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'two_bit_multiplier' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:31]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'two_bit_multiplier' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:32]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'two_bit_multiplier' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:33]
INFO: [Synth 8-638] synthesizing module 'six_bit_adder' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/six_bit_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'six_bit_adder' (3#1) [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/six_bit_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'four_bit_adder' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'four_bit_adder' (4#1) [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'four_bit_multipler' (5#1) [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:23]
INFO: [Synth 8-638] synthesizing module 'twelve_bit_adder' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/twelve_bit_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'twelve_bit_adder' (6#1) [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/twelve_bit_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'eight_bit_adder' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/eight_bit_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'eight_bit_adder' (7#1) [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/eight_bit_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'vedic' (8#1) [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:50 ; elapsed = 00:33:37 . Memory (MB): peak = 881.109 ; gain = 751.020
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockRegion.xml
Loading clock buffers from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockBuffers.xml
Loading clock placement rules from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k70t/fbg676/Package.xml
Loading io standards from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:03 ; elapsed = 00:33:44 . Memory (MB): peak = 1225.063 ; gain = 1094.973
17 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1225.063 ; gain = 343.953
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/eight_bit_adder.v" into library work [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/eight_bit_adder.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_adder.v" into library work [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_adder.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v" into library work [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/ha.v" into library work [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/ha.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/six_bit_adder.v" into library work [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/six_bit_adder.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/twelve_bit_adder.v" into library work [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/twelve_bit_adder.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/two_bit_multiplier.v" into library work [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/two_bit_multiplier.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v" into library work [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v:1]
[Sat Oct 19 13:34:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.runs/synth_1/runme.log
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.sim/sim_1/behav/testbench.prj"   xil_defaultlib.testbench   xil_defaultlib.glbl"
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/HP/Desktop/Vivado/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.sim/sim_1/behav/testbench.prj xil_defaultlib.testbench xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/two_bit_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_multiplier
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/six_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_bit_adder
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/twelve_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twelve_bit_adder
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_multipler
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/eight_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_adder
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port out [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:30]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port out [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port out [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port out [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.two_bit_multiplier
Compiling module xil_defaultlib.six_bit_adder
Compiling module xil_defaultlib.four_bit_adder
Compiling module xil_defaultlib.four_bit_multipler
Compiling module xil_defaultlib.twelve_bit_adder
Compiling module xil_defaultlib.eight_bit_adder
Compiling module xil_defaultlib.vedic
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {testbench_behav.log}"
Vivado Simulator 2014.1
Time resolution is 1 ps
$finish called at time : 15 ns : File "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sim_1/new/testbench.v" Line 34
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'testbench_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 13:35:53 2024...
