### Hi there ðŸ‘‹

- I am an graduate Computer Engineering student at Columbia University. My classes consist of Digial VLSI design, Advanced Logic Design, Formal Verification, and Analog Electornic     Circuits. 
- The programming languages I currently know are Verilog, C/C++, Java, Python, VHDl, and Matlab.
- Experience using Cadence to for circuit schematic, simulation, and layout.
- Experience with ModelSim, and PrimeTime for the Verilog Digital Design Flow.


