[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortMultiDim/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 87
LIB: work
FILE f<11>:${SURELOG_DIR}/tests/PortMultiDim/dut.sv
n<> u<86> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<86> s<85> l<1:1> el<1:0>
  n<> u<85> t<Source_text> p<86> c<84> l<1:1> el<8:10>
    n<> u<84> t<Description> p<85> c<83> l<1:1> el<8:10>
      n<> u<83> t<Module_declaration> p<84> c<28> l<1:1> el<8:10>
        n<> u<28> t<Module_ansi_header> p<83> c<2> s<50> l<1:1> el<3:3>
          n<module> u<2> t<Module_keyword> p<28> s<3> l<1:1> el<1:7>
          n<ibex_multdiv_fast> u<3> t<StringConst> p<28> s<27> l<1:8> el<1:25>
          n<> u<27> t<List_of_port_declarations> p<28> c<26> l<1:26> el<3:2>
            n<> u<26> t<Ansi_port_declaration> p<27> c<19> l<2:5> el<2:38>
              n<> u<19> t<Net_port_header> p<26> c<4> s<20> l<2:5> el<2:23>
                n<> u<4> t<PortDir_Inp> p<19> s<18> l<2:5> el<2:10>
                n<> u<18> t<Net_port_type> p<19> c<17> l<2:11> el<2:23>
                  n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<2:11> el<2:23>
                    n<> u<16> t<Data_type> p<17> c<5> l<2:11> el<2:23>
                      n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:11> el<2:16>
                      n<> u<15> t<Packed_dimension> p<16> c<14> l<2:17> el<2:23>
                        n<> u<14> t<Constant_range> p<15> c<9> l<2:18> el<2:22>
                          n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:18> el<2:20>
                            n<> u<8> t<Constant_primary> p<9> c<7> l<2:18> el<2:20>
                              n<> u<7> t<Primary_literal> p<8> c<6> l<2:18> el<2:20>
                                n<33> u<6> t<IntConst> p<7> l<2:18> el<2:20>
                          n<> u<13> t<Constant_expression> p<14> c<12> l<2:21> el<2:22>
                            n<> u<12> t<Constant_primary> p<13> c<11> l<2:21> el<2:22>
                              n<> u<11> t<Primary_literal> p<12> c<10> l<2:21> el<2:22>
                                n<0> u<10> t<IntConst> p<11> l<2:21> el<2:22>
              n<imd_val_q_i> u<20> t<StringConst> p<26> s<25> l<2:24> el<2:35>
              n<> u<25> t<Unpacked_dimension> p<26> c<24> l<2:35> el<2:38>
                n<> u<24> t<Constant_expression> p<25> c<23> l<2:36> el<2:37>
                  n<> u<23> t<Constant_primary> p<24> c<22> l<2:36> el<2:37>
                    n<> u<22> t<Primary_literal> p<23> c<21> l<2:36> el<2:37>
                      n<2> u<21> t<IntConst> p<22> l<2:36> el<2:37>
        n<> u<50> t<Non_port_module_item> p<83> c<49> s<81> l<5:3> el<5:33>
          n<> u<49> t<Module_or_generate_item> p<50> c<48> l<5:3> el<5:33>
            n<> u<48> t<Module_common_item> p<49> c<47> l<5:3> el<5:33>
              n<> u<47> t<Module_or_generate_item_declaration> p<48> c<46> l<5:3> el<5:33>
                n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<5:3> el<5:33>
                  n<> u<45> t<Data_declaration> p<46> c<44> l<5:3> el<5:33>
                    n<> u<44> t<Variable_declaration> p<45> c<40> l<5:3> el<5:33>
                      n<> u<40> t<Data_type> p<44> c<29> s<43> l<5:3> el<5:15>
                        n<> u<29> t<IntVec_TypeLogic> p<40> s<39> l<5:3> el<5:8>
                        n<> u<39> t<Packed_dimension> p<40> c<38> l<5:9> el<5:15>
                          n<> u<38> t<Constant_range> p<39> c<33> l<5:10> el<5:14>
                            n<> u<33> t<Constant_expression> p<38> c<32> s<37> l<5:10> el<5:12>
                              n<> u<32> t<Constant_primary> p<33> c<31> l<5:10> el<5:12>
                                n<> u<31> t<Primary_literal> p<32> c<30> l<5:10> el<5:12>
                                  n<31> u<30> t<IntConst> p<31> l<5:10> el<5:12>
                            n<> u<37> t<Constant_expression> p<38> c<36> l<5:13> el<5:14>
                              n<> u<36> t<Constant_primary> p<37> c<35> l<5:13> el<5:14>
                                n<> u<35> t<Primary_literal> p<36> c<34> l<5:13> el<5:14>
                                  n<0> u<34> t<IntConst> p<35> l<5:13> el<5:14>
                      n<> u<43> t<List_of_variable_decl_assignments> p<44> c<42> l<5:16> el<5:32>
                        n<> u<42> t<Variable_decl_assignment> p<43> c<41> l<5:16> el<5:32>
                          n<op_denominator_q> u<41> t<StringConst> p<42> l<5:16> el<5:32>
        n<> u<81> t<Non_port_module_item> p<83> c<80> s<82> l<6:3> el<6:50>
          n<> u<80> t<Module_or_generate_item> p<81> c<79> l<6:3> el<6:50>
            n<> u<79> t<Module_common_item> p<80> c<78> l<6:3> el<6:50>
              n<> u<78> t<Continuous_assign> p<79> c<77> l<6:3> el<6:50>
                n<> u<77> t<List_of_net_assignments> p<78> c<76> l<6:10> el<6:49>
                  n<> u<76> t<Net_assignment> p<77> c<55> l<6:10> el<6:49>
                    n<> u<55> t<Net_lvalue> p<76> c<52> s<75> l<6:10> el<6:26>
                      n<> u<52> t<Ps_or_hierarchical_identifier> p<55> c<51> s<54> l<6:10> el<6:26>
                        n<op_denominator_q> u<51> t<StringConst> p<52> l<6:10> el<6:26>
                      n<> u<54> t<Constant_select> p<55> c<53> l<6:27> el<6:27>
                        n<> u<53> t<Constant_bit_select> p<54> l<6:27> el<6:27>
                    n<> u<75> t<Expression> p<76> c<74> l<6:29> el<6:49>
                      n<> u<74> t<Primary> p<75> c<73> l<6:29> el<6:49>
                        n<> u<73> t<Complex_func_call> p<74> c<56> l<6:29> el<6:49>
                          n<imd_val_q_i> u<56> t<StringConst> p<73> s<72> l<6:29> el<6:40>
                          n<> u<72> t<Select> p<73> c<61> l<6:40> el<6:49>
                            n<> u<61> t<Bit_select> p<72> c<60> s<71> l<6:40> el<6:43>
                              n<> u<60> t<Expression> p<61> c<59> l<6:41> el<6:42>
                                n<> u<59> t<Primary> p<60> c<58> l<6:41> el<6:42>
                                  n<> u<58> t<Primary_literal> p<59> c<57> l<6:41> el<6:42>
                                    n<1> u<57> t<IntConst> p<58> l<6:41> el<6:42>
                            n<> u<71> t<Part_select_range> p<72> c<70> l<6:44> el<6:48>
                              n<> u<70> t<Constant_range> p<71> c<65> l<6:44> el<6:48>
                                n<> u<65> t<Constant_expression> p<70> c<64> s<69> l<6:44> el<6:46>
                                  n<> u<64> t<Constant_primary> p<65> c<63> l<6:44> el<6:46>
                                    n<> u<63> t<Primary_literal> p<64> c<62> l<6:44> el<6:46>
                                      n<31> u<62> t<IntConst> p<63> l<6:44> el<6:46>
                                n<> u<69> t<Constant_expression> p<70> c<68> l<6:47> el<6:48>
                                  n<> u<68> t<Constant_primary> p<69> c<67> l<6:47> el<6:48>
                                    n<> u<67> t<Primary_literal> p<68> c<66> l<6:47> el<6:48>
                                      n<0> u<66> t<IntConst> p<67> l<6:47> el<6:48>
        n<> u<82> t<ENDMODULE> p<83> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortMultiDim/dut.sv:1:1: No timescale set for "ibex_multdiv_fast".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortMultiDim/dut.sv:1:1: Compile module "work@ibex_multdiv_fast".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
Constant                                              10
ContAssign                                             1
Design                                                 1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 1
Operation                                              1
PartSelect                                             1
Port                                                   1
Range                                                  3
RefObj                                                 2
RefTypespec                                            3
VarSelect                                              1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortMultiDim/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortMultiDim/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortMultiDim/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@ibex_multdiv_fast
  |vpiDefName:work@ibex_multdiv_fast
  |vpiNet:
  \_LogicNet: (work@ibex_multdiv_fast.imd_val_q_i), line:2:24, endln:2:35
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiName:imd_val_q_i
    |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@ibex_multdiv_fast.op_denominator_q), line:5:16, endln:5:32
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_multdiv_fast.op_denominator_q)
      |vpiParent:
      \_LogicNet: (work@ibex_multdiv_fast.op_denominator_q), line:5:16, endln:5:32
      |vpiFullName:work@ibex_multdiv_fast.op_denominator_q
      |vpiActual:
      \_LogicTypespec: , line:5:3, endln:5:15
    |vpiName:op_denominator_q
    |vpiFullName:work@ibex_multdiv_fast.op_denominator_q
    |vpiNetType:36
  |vpiPort:
  \_Port: (imd_val_q_i), line:2:24, endln:2:35
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiName:imd_val_q_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@ibex_multdiv_fast.imd_val_q_i.imd_val_q_i), line:2:24, endln:2:35
      |vpiParent:
      \_Port: (imd_val_q_i), line:2:24, endln:2:35
      |vpiName:imd_val_q_i
      |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i.imd_val_q_i
      |vpiActual:
      \_LogicNet: (work@ibex_multdiv_fast.imd_val_q_i), line:2:24, endln:2:35
    |vpiTypedef:
    \_RefTypespec: (work@ibex_multdiv_fast.imd_val_q_i)
      |vpiParent:
      \_Port: (imd_val_q_i), line:2:24, endln:2:35
      |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i
      |vpiActual:
      \_ArrayTypespec: , line:2:11, endln:2:37
  |vpiContAssign:
  \_ContAssign: , line:6:10, endln:6:49
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_VarSelect: (work@ibex_multdiv_fast.imd_val_q_i), line:6:29, endln:6:49
      |vpiParent:
      \_ContAssign: , line:6:10, endln:6:49
      |vpiName:imd_val_q_i
      |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i
      |vpiIndex:
      \_Constant: , line:6:41, endln:6:42
        |vpiParent:
        \_VarSelect: (work@ibex_multdiv_fast.imd_val_q_i), line:6:29, endln:6:49
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_PartSelect: imd_val_q_i (work@ibex_multdiv_fast.imd_val_q_i.imd_val_q_i), line:6:44, endln:6:48
        |vpiParent:
        \_VarSelect: (work@ibex_multdiv_fast.imd_val_q_i), line:6:29, endln:6:49
        |vpiName:imd_val_q_i
        |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i.imd_val_q_i
        |vpiDefName:imd_val_q_i
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:6:44, endln:6:46
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:6:47, endln:6:48
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@ibex_multdiv_fast.op_denominator_q), line:6:10, endln:6:26
      |vpiParent:
      \_ContAssign: , line:6:10, endln:6:49
      |vpiName:op_denominator_q
      |vpiFullName:work@ibex_multdiv_fast.op_denominator_q
      |vpiActual:
      \_LogicNet: (work@ibex_multdiv_fast.op_denominator_q), line:5:16, endln:5:32
\_weaklyReferenced:
\_ArrayTypespec: , line:2:11, endln:2:37
  |vpiParent:
  \_Port: (imd_val_q_i), line:2:24, endln:2:35
  |vpiArrayType:1
  |vpiRange:
  \_Range: , line:2:36, endln:2:37
    |vpiParent:
    \_ArrayTypespec: , line:2:11, endln:2:37
    |vpiLeftRange:
    \_Constant: 
      |vpiParent:
      \_Range: , line:2:36, endln:2:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_Operation: , line:2:36, endln:2:37
      |vpiParent:
      \_Range: , line:2:36, endln:2:37
      |vpiOpType:11
      |vpiOperand:
      \_Constant: , line:2:36, endln:2:37
        |vpiParent:
        \_Operation: , line:2:36, endln:2:37
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_Constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_RefTypespec: (work@ibex_multdiv_fast.imd_val_q_i)
    |vpiParent:
    \_ArrayTypespec: , line:2:11, endln:2:37
    |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i
    |vpiActual:
    \_LogicTypespec: , line:2:11, endln:2:23
\_LogicTypespec: , line:2:11, endln:2:23
  |vpiRange:
  \_Range: , line:2:17, endln:2:23
    |vpiParent:
    \_LogicTypespec: , line:2:11, endln:2:23
    |vpiLeftRange:
    \_Constant: , line:2:18, endln:2:20
      |vpiParent:
      \_Range: , line:2:17, endln:2:23
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:2:21, endln:2:22
      |vpiParent:
      \_Range: , line:2:17, endln:2:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:5:3, endln:5:15
  |vpiRange:
  \_Range: , line:5:9, endln:5:15
    |vpiParent:
    \_LogicTypespec: , line:5:3, endln:5:15
    |vpiLeftRange:
    \_Constant: , line:5:10, endln:5:12
      |vpiParent:
      \_Range: , line:5:9, endln:5:15
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:5:13, endln:5:14
      |vpiParent:
      \_Range: , line:5:9, endln:5:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
