# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../imports" \
"../../../../../imports/wiredly.v" \

sv xil_defaultlib  --include "../../../../../imports" \
"../../../../../imports/ddr3_model.sv" \

verilog xil_defaultlib  --include "../../../../../imports" \
"../../../../../imports/sim_tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
