Timing Analyzer report for openMSP430_fpga
Tue May  7 04:41:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'
 15. Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 24. Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 25. Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 26. Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 34. Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 35. Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 36. Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Tue May  7 04:41:32 2019 ;
+-----------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period   ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 1000.000 ; 1.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+----------+-----------------+--------------+------+
; Fmax     ; Restricted Fmax ; Clock Name   ; Note ;
+----------+-----------------+--------------+------+
; 0.88 MHz ; 0.88 MHz        ; FPGA_CLK1_50 ;      ;
+----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -1.365 ; -13.618       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.344 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 995.630 ; 0.000         ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------------+-------+----------------+
; Clock        ; Slack ; End Point TNS  ;
+--------------+-------+----------------+
; FPGA_CLK1_50 ; 0.897 ; 0.000          ;
+--------------+-------+----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; FPGA_CLK1_50 ; 10.000 ; 0.000                     ;
+--------------+--------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.365 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.248      ; 11.641     ;
; -1.332 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.250      ; 11.610     ;
; -1.329 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.245      ; 11.602     ;
; -1.323 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.262      ; 11.613     ;
; -1.290 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.264      ; 11.582     ;
; -1.287 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.259      ; 11.574     ;
; -1.263 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.248      ; 11.539     ;
; -1.259 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.254      ; 11.541     ;
; -1.249 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.244      ; 11.521     ;
; -1.239 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.245      ; 11.512     ;
; -1.226 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.256      ; 11.510     ;
; -1.223 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.251      ; 11.502     ;
; -1.221 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.262      ; 11.511     ;
; -1.210 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.269      ; 11.507     ;
; -1.207 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.258      ; 11.493     ;
; -1.206 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.247      ; 11.481     ;
; -1.203 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.242      ; 11.473     ;
; -1.201 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.262      ; 11.491     ;
; -1.190 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.247      ; 11.465     ;
; -1.182 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.252      ; 11.462     ;
; -1.177 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.271      ; 11.476     ;
; -1.176 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.247      ; 11.451     ;
; -1.174 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.266      ; 11.468     ;
; -1.171 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.243      ; 11.442     ;
; -1.168 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.264      ; 11.460     ;
; -1.165 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.259      ; 11.452     ;
; -1.165 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.256      ; 11.449     ;
; -1.157 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.254      ; 11.439     ;
; -1.149 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.254      ; 11.431     ;
; -1.148 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.261      ; 11.437     ;
; -1.146 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.249      ; 11.423     ;
; -1.143 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.249      ; 11.420     ;
; -1.143 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.250      ; 11.421     ;
; -1.140 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.244      ; 11.412     ;
; -1.137 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.245      ; 11.410     ;
; -1.132 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.258      ; 11.418     ;
; -1.129 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.257      ; 11.414     ;
; -1.129 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.253      ; 11.410     ;
; -1.123 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.241      ; 11.392     ;
; -1.120 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.254      ; 11.402     ;
; -1.108 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.269      ; 11.405     ;
; -1.105 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.265      ; 11.398     ;
; -1.099 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.262      ; 11.389     ;
; -1.094 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.265      ; 11.387     ;
; -1.091 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.264      ; 11.383     ;
; -1.087 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.256      ; 11.371     ;
; -1.086 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.259      ; 11.373     ;
; -1.085 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.258      ; 11.371     ;
; -1.084 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.251      ; 11.363     ;
; -1.084 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.253      ; 11.365     ;
; -1.080 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.252      ; 11.360     ;
; -1.074 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.247      ; 11.349     ;
; -1.072 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.267      ; 11.367     ;
; -1.069 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.262      ; 11.359     ;
; -1.066 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.248      ; 11.342     ;
; -1.065 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.249      ; 11.342     ;
; -1.064 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.244      ; 11.336     ;
; -1.063 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.256      ; 11.347     ;
; -1.060 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.243      ; 11.331     ;
; -1.058 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.253      ; 11.339     ;
; -1.056 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.250      ; 11.334     ;
; -1.053 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.261      ; 11.342     ;
; -1.050 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.256      ; 11.334     ;
; -1.049 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.278      ; 11.355     ;
; -1.049 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.252      ; 11.329     ;
; -1.049 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.256      ; 11.333     ;
; -1.045 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.240      ; 11.313     ;
; -1.035 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.268      ; 11.331     ;
; -1.032 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.252      ; 11.312     ;
; -1.026 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.261      ; 11.315     ;
; -1.025 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.255      ; 11.308     ;
; -1.023 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.252      ; 11.303     ;
; -1.022 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.250      ; 11.300     ;
; -1.020 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.247      ; 11.295     ;
; -1.018 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.254      ; 11.300     ;
; -1.016 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.258      ; 11.302     ;
; -1.016 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.264      ; 11.308     ;
; -1.015 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.562      ; 11.605     ;
; -1.013 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.253      ; 11.294     ;
; -1.007 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.257      ; 11.292     ;
; -1.007 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.251      ; 11.286     ;
; -1.004 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.250      ; 11.282     ;
; -1.003 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.265      ; 11.296     ;
; -1.001 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.246      ; 11.275     ;
; -0.992 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.246      ; 11.266     ;
; -0.990 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.266      ; 11.284     ;
; -0.990 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.255      ; 11.273     ;
; -0.989 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.261      ; 11.278     ;
; -0.988 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.247      ; 11.263     ;
; -0.985 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.270      ; 11.283     ;
; -0.984 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.259      ; 11.271     ;
; -0.982 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.242      ; 11.252     ;
; -0.982 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.564      ; 11.574     ;
; -0.979 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.559      ; 11.566     ;
; -0.971 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.251      ; 11.250     ;
; -0.971 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.254      ; 11.253     ;
; -0.970 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.255      ; 11.253     ;
; -0.965 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.261      ; 11.254     ;
; -0.962 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.562      ; 11.552     ;
; -0.959 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.248      ; 11.235     ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.344 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                                  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[3]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[3]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[3]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[3]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_INIT                      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_INIT                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[3]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[3]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[3]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.580      ;
; 0.373 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; reset_dly_chain[1]                                                                                                   ; reset_dly_chain[0]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; reset_dly_chain[3]                                                                                                   ; reset_dly_chain[2]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; reset_dly_chain[5]                                                                                                   ; reset_dly_chain[4]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; omsp_timerA:timerA_0|tacctl1[12]                                                                                     ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                     ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[4]                                                                                                   ; reset_dly_chain[3]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[6]                                                                                                   ; reset_dly_chain[5]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; reset_dly_chain[2]                                                                                                   ; reset_dly_chain[1]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; reset_dly_chain[7]                                                                                                   ; reset_dly_chain[6]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]              ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.595      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.577      ;
; 0.388 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.606      ;
; 0.397 ; omsp_timerA:timerA_0|clk_div[0]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.616      ;
; 0.399 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.617      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.296      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.663 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.256      ;
; 995.742 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[14]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.178      ;
; 995.742 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[15]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.178      ;
; 995.742 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[15]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.178      ;
; 995.742 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[11]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.178      ;
; 995.742 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[10]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.178      ;
; 995.742 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[9]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.178      ;
; 995.742 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.178      ;
; 995.742 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.178      ;
; 995.772 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.148      ;
; 995.772 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.148      ;
; 995.772 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.148      ;
; 995.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 4.144      ;
; 995.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 4.145      ;
; 995.804 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[8]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 4.125      ;
; 995.804 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 4.125      ;
; 995.819 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.106      ;
; 995.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[0]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 4.084      ;
; 995.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 4.084      ;
; 995.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 4.084      ;
; 995.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 4.084      ;
; 995.937 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.983      ;
; 995.937 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.983      ;
; 995.937 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.983      ;
; 995.937 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.983      ;
; 995.937 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.983      ;
; 995.937 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.983      ;
; 995.937 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.983      ;
; 995.937 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.983      ;
; 995.943 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.977      ;
; 995.943 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.977      ;
; 995.943 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.977      ;
; 995.943 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.977      ;
; 995.943 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.977      ;
; 995.956 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.958      ;
; 995.956 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.958      ;
; 995.956 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.958      ;
; 995.956 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.958      ;
; 995.956 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.958      ;
; 995.956 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.958      ;
; 995.956 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.958      ;
; 995.956 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.958      ;
; 995.956 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.958      ;
; 996.029 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.895      ;
; 996.029 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.895      ;
; 996.029 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[9]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.895      ;
; 996.029 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.895      ;
; 996.029 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.895      ;
; 996.029 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.895      ;
; 996.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.793      ;
; 996.130 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.793      ;
; 996.136 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.789      ;
; 996.136 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.789      ;
; 996.136 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.789      ;
; 996.137 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[15]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.287      ; 4.145      ;
; 996.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.790      ;
; 996.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.790      ;
; 996.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.790      ;
; 996.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[6]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.790      ;
; 996.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.790      ;
; 996.146 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.257      ; 4.106      ;
; 996.167 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.260      ; 4.088      ;
; 996.185 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.738      ;
; 996.185 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.738      ;
; 996.194 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.731      ;
; 996.195 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.288      ; 4.088      ;
; 996.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.727      ;
; 996.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[9]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.727      ;
; 996.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.727      ;
; 996.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[11]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.723      ;
; 996.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[3]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.723      ;
; 996.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.723      ;
; 996.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.723      ;
; 996.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.723      ;
; 996.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[1]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.723      ;
; 996.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.723      ;
; 996.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[10]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.723      ;
; 996.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[3]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.723      ;
; 996.209 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[7]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.715      ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.897 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|cap1_taken                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.116      ;
; 0.897 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[1]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.116      ;
; 0.897 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[11]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.116      ;
; 0.897 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.116      ;
; 0.897 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.116      ;
; 0.897 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.116      ;
; 0.897 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.116      ;
; 0.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.124      ;
; 0.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.124      ;
; 0.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.124      ;
; 0.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.124      ;
; 0.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.124      ;
; 0.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.124      ;
; 1.177 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.453      ; 1.787      ;
; 1.177 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.453      ; 1.787      ;
; 1.177 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.453      ; 1.787      ;
; 1.279 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.498      ;
; 1.299 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.518      ;
; 1.299 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.518      ;
; 1.299 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.518      ;
; 1.299 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.518      ;
; 1.299 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.518      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.319 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.563      ;
; 1.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[14]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 1.579      ;
; 1.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[13]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 1.579      ;
; 1.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[12]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 1.579      ;
; 1.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[15]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 1.579      ;
; 1.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[2]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 1.579      ;
; 1.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[7]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 1.579      ;
; 1.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 1.579      ;
; 1.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl0[15]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.569      ;
; 1.349 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.569      ;
; 1.354 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.573      ;
; 1.354 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.573      ;
; 1.354 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.573      ;
; 1.354 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.573      ;
; 1.354 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl0[4]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.573      ;
; 1.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.609      ;
; 1.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.609      ;
; 1.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.609      ;
; 1.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.609      ;
; 1.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.609      ;
; 1.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.609      ;
; 1.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.609      ;
; 1.368 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.574      ;
; 1.368 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.574      ;
; 1.368 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.574      ;
; 1.368 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.574      ;
; 1.368 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.574      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.579      ;
; 1.380 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[0]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.614      ;
; 1.398 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.640      ;
; 1.398 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.640      ;
; 1.398 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.640      ;
; 1.448 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.692      ;
; 1.448 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.692      ;
; 1.493 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[0]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.733      ;
; 1.493 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[4]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.733      ;
; 1.493 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[2]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.733      ;
; 1.493 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[0]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.733      ;
; 1.493 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[0]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.733      ;
; 1.504 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.748      ;
; 1.504 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.748      ;
; 1.504 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.748      ;
; 1.504 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.748      ;
; 1.504 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.748      ;
; 1.539 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.757      ;
; 1.539 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.757      ;
; 1.539 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.757      ;
; 1.539 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.757      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1995.259 ns




+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+----------+-----------------+--------------+------+
; Fmax     ; Restricted Fmax ; Clock Name   ; Note ;
+----------+-----------------+--------------+------+
; 0.98 MHz ; 0.98 MHz        ; FPGA_CLK1_50 ;      ;
+----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -0.242 ; -1.020        ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.299 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 996.045 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.808 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; 10.000 ; 0.000                    ;
+--------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.242 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.232      ; 10.494     ;
; -0.215 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.234      ; 10.469     ;
; -0.215 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.229      ; 10.464     ;
; -0.207 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.225      ; 10.452     ;
; -0.200 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.219      ; 10.439     ;
; -0.180 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.227      ; 10.427     ;
; -0.180 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.222      ; 10.422     ;
; -0.175 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.231      ; 10.426     ;
; -0.173 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.221      ; 10.414     ;
; -0.173 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.216      ; 10.409     ;
; -0.164 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.216      ; 10.400     ;
; -0.148 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.233      ; 10.401     ;
; -0.148 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.228      ; 10.396     ;
; -0.137 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.218      ; 10.375     ;
; -0.137 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.213      ; 10.370     ;
; -0.122 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.228      ; 10.370     ;
; -0.119 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.241      ; 10.380     ;
; -0.113 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.232      ; 10.365     ;
; -0.099 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.220      ; 10.339     ;
; -0.092 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.243      ; 10.355     ;
; -0.092 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.238      ; 10.350     ;
; -0.087 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.221      ; 10.328     ;
; -0.080 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.215      ; 10.315     ;
; -0.078 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.225      ; 10.323     ;
; -0.072 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.222      ; 10.314     ;
; -0.072 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.217      ; 10.309     ;
; -0.071 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.219      ; 10.310     ;
; -0.068 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.230      ; 10.318     ;
; -0.055 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.227      ; 10.302     ;
; -0.046 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.231      ; 10.297     ;
; -0.045 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.225      ; 10.290     ;
; -0.044 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.212      ; 10.276     ;
; -0.038 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.227      ; 10.285     ;
; -0.035 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.216      ; 10.271     ;
; -0.033 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.223      ; 10.276     ;
; -0.026 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.217      ; 10.263     ;
; -0.014 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.223      ; 10.257     ;
; -0.012 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.236      ; 10.268     ;
; -0.011 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.229      ; 10.260     ;
; -0.011 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.224      ; 10.255     ;
; -0.010 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.226      ; 10.256     ;
; -0.010 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.218      ; 10.248     ;
; -0.003 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.212      ; 10.235     ;
; -0.001 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.229      ; 10.250     ;
; -0.001 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.225      ; 10.246     ;
; 0.001  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.237      ; 10.256     ;
; 0.010  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.214      ; 10.224     ;
; 0.010  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.241      ; 10.251     ;
; 0.013  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.225      ; 10.232     ;
; 0.013  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.220      ; 10.227     ;
; 0.015  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.238      ; 10.243     ;
; 0.015  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.233      ; 10.238     ;
; 0.017  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.228      ; 10.231     ;
; 0.017  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.223      ; 10.226     ;
; 0.021  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.216      ; 10.215     ;
; 0.022  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.224      ; 10.222     ;
; 0.025  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.229      ; 10.224     ;
; 0.026  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.227      ; 10.221     ;
; 0.026  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.222      ; 10.216     ;
; 0.030  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.220      ; 10.210     ;
; 0.033  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.209      ; 10.196     ;
; 0.036  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.221      ; 10.205     ;
; 0.039  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.249      ; 10.230     ;
; 0.052  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.231      ; 10.199     ;
; 0.052  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.226      ; 10.194     ;
; 0.055  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.239      ; 10.204     ;
; 0.063  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.223      ; 10.180     ;
; 0.063  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.218      ; 10.175     ;
; 0.071  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.236      ; 10.185     ;
; 0.071  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.224      ; 10.173     ;
; 0.074  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.242      ; 10.188     ;
; 0.075  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.218      ; 10.163     ;
; 0.078  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.234      ; 10.176     ;
; 0.081  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.236      ; 10.175     ;
; 0.082  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.223      ; 10.161     ;
; 0.084  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.217      ; 10.153     ;
; 0.091  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.227      ; 10.156     ;
; 0.098  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.213      ; 10.135     ;
; 0.098  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.226      ; 10.148     ;
; 0.098  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.221      ; 10.143     ;
; 0.101  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.501      ; 10.420     ;
; 0.106  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.248      ; 10.162     ;
; 0.106  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.229      ; 10.143     ;
; 0.106  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.219      ; 10.133     ;
; 0.108  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.232      ; 10.144     ;
; 0.110  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.222      ; 10.132     ;
; 0.111  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.219      ; 10.128     ;
; 0.111  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.214      ; 10.123     ;
; 0.113  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.223      ; 10.130     ;
; 0.115  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.223      ; 10.128     ;
; 0.117  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.233      ; 10.136     ;
; 0.117  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.236      ; 10.139     ;
; 0.119  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.226      ; 10.127     ;
; 0.119  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.221      ; 10.122     ;
; 0.128  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.225      ; 10.117     ;
; 0.128  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.503      ; 10.395     ;
; 0.128  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.498      ; 10.390     ;
; 0.136  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.225      ; 10.109     ;
; 0.138  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.235      ; 10.117     ;
; 0.144  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.501      ; 10.377     ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.299 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                                  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[3]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[3]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[3]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[3]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_INIT                      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_INIT                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[3]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[3]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[3]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 0.511      ;
; 0.339 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[1]                                                                                                   ; reset_dly_chain[0]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[3]                                                                                                   ; reset_dly_chain[2]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[5]                                                                                                   ; reset_dly_chain[4]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                     ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]              ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reset_dly_chain[4]                                                                                                   ; reset_dly_chain[3]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reset_dly_chain[6]                                                                                                   ; reset_dly_chain[5]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; omsp_timerA:timerA_0|tacctl1[12]                                                                                     ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; reset_dly_chain[2]                                                                                                   ; reset_dly_chain[1]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; reset_dly_chain[7]                                                                                                   ; reset_dly_chain[6]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.540      ;
; 0.347 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.545      ;
; 0.352 ; omsp_timerA:timerA_0|clk_div[0]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.551      ;
; 0.356 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.554      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                 ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.045 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 3.891      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.837      ;
; 996.176 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[14]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.753      ;
; 996.176 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[15]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.753      ;
; 996.176 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[15]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.753      ;
; 996.176 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[11]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.753      ;
; 996.176 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[10]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.753      ;
; 996.176 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[9]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.753      ;
; 996.176 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.753      ;
; 996.176 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.753      ;
; 996.211 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[8]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 3.727      ;
; 996.211 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 3.727      ;
; 996.213 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.716      ;
; 996.213 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.716      ;
; 996.213 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.716      ;
; 996.216 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.718      ;
; 996.222 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 3.717      ;
; 996.226 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.701      ;
; 996.259 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[0]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.667      ;
; 996.259 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.667      ;
; 996.259 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.667      ;
; 996.259 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.667      ;
; 996.344 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.587      ;
; 996.344 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.587      ;
; 996.344 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.587      ;
; 996.344 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.587      ;
; 996.344 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.587      ;
; 996.344 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.587      ;
; 996.344 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.587      ;
; 996.344 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.587      ;
; 996.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 3.563      ;
; 996.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 3.563      ;
; 996.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 3.563      ;
; 996.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 3.563      ;
; 996.367 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 3.563      ;
; 996.379 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.544      ;
; 996.379 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.544      ;
; 996.379 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.544      ;
; 996.379 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.544      ;
; 996.379 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.544      ;
; 996.379 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.544      ;
; 996.379 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.544      ;
; 996.379 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.544      ;
; 996.379 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.544      ;
; 996.433 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.500      ;
; 996.433 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.500      ;
; 996.433 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[9]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.500      ;
; 996.433 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.500      ;
; 996.433 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.500      ;
; 996.433 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.500      ;
; 996.508 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 3.718      ;
; 996.509 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.425      ;
; 996.509 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.425      ;
; 996.509 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.425      ;
; 996.515 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.417      ;
; 996.515 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.417      ;
; 996.536 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 3.401      ;
; 996.536 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 3.401      ;
; 996.536 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 3.401      ;
; 996.536 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[6]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 3.401      ;
; 996.536 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 3.401      ;
; 996.539 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[15]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.261      ; 3.717      ;
; 996.566 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.233      ; 3.662      ;
; 996.588 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[11]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.346      ;
; 996.588 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[3]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.346      ;
; 996.588 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.346      ;
; 996.588 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.346      ;
; 996.588 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.346      ;
; 996.588 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[1]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.346      ;
; 996.588 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.346      ;
; 996.588 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[10]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.346      ;
; 996.588 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.343      ;
; 996.590 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.344      ;
; 996.590 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.061     ; 3.344      ;
; 996.593 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.260      ; 3.662      ;
; 996.594 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.060     ; 3.341      ;
; 996.595 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[3]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 3.343      ;
; 996.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[7]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.337      ;
; 996.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[5]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.337      ;
; 996.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[10]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.337      ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|cap1_taken                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.006      ;
; 0.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[1]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.006      ;
; 0.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[11]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.006      ;
; 0.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.006      ;
; 0.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.006      ;
; 0.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.006      ;
; 0.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.006      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.016      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.016      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.016      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.016      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.016      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.016      ;
; 1.077 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.408      ; 1.629      ;
; 1.077 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.408      ; 1.629      ;
; 1.077 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.408      ; 1.629      ;
; 1.160 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.359      ;
; 1.160 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.359      ;
; 1.160 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.359      ;
; 1.160 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.359      ;
; 1.175 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.374      ;
; 1.175 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.374      ;
; 1.175 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.374      ;
; 1.175 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.374      ;
; 1.175 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.374      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.419      ;
; 1.219 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[14]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.440      ;
; 1.219 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[13]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.440      ;
; 1.219 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[12]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.440      ;
; 1.219 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[15]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.440      ;
; 1.219 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[2]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.440      ;
; 1.219 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[7]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.440      ;
; 1.219 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.440      ;
; 1.219 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.440      ;
; 1.229 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl0[15]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.428      ;
; 1.229 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.428      ;
; 1.231 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.431      ;
; 1.231 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.431      ;
; 1.231 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.431      ;
; 1.231 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.431      ;
; 1.231 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl0[4]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.431      ;
; 1.245 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.433      ;
; 1.245 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.433      ;
; 1.245 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.433      ;
; 1.245 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.433      ;
; 1.245 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.433      ;
; 1.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 1.471      ;
; 1.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 1.471      ;
; 1.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 1.471      ;
; 1.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 1.471      ;
; 1.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 1.471      ;
; 1.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 1.471      ;
; 1.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 1.471      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.440      ;
; 1.263 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[0]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 1.475      ;
; 1.274 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.495      ;
; 1.274 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.495      ;
; 1.274 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.495      ;
; 1.318 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.539      ;
; 1.318 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.539      ;
; 1.365 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[0]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 1.584      ;
; 1.365 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[4]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 1.584      ;
; 1.365 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[2]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 1.584      ;
; 1.365 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[0]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 1.584      ;
; 1.365 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[0]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 1.584      ;
; 1.371 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.593      ;
; 1.371 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.593      ;
; 1.371 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.593      ;
; 1.371 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.593      ;
; 1.371 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 1.593      ;
; 1.400 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.600      ;
; 1.400 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.600      ;
; 1.400 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.600      ;
; 1.400 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.600      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1995.726 ns




+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 4.096 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.179 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Fast 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 997.258 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.491 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; 10.000 ; 0.000                    ;
+--------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 4.096 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.871      ; 6.784      ;
; 4.102 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.871      ; 6.778      ;
; 4.102 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.878      ; 6.785      ;
; 4.111 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.685      ; 6.583      ;
; 4.113 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.878      ; 6.774      ;
; 4.117 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.874      ; 6.766      ;
; 4.118 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.869      ; 6.760      ;
; 4.118 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.870      ; 6.761      ;
; 4.121 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.878      ; 6.766      ;
; 4.123 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.874      ; 6.760      ;
; 4.123 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.881      ; 6.767      ;
; 4.124 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.869      ; 6.754      ;
; 4.124 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.876      ; 6.761      ;
; 4.125 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.870      ; 6.754      ;
; 4.132 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.688      ; 6.565      ;
; 4.133 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.683      ; 6.559      ;
; 4.134 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.881      ; 6.756      ;
; 4.135 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.871      ; 6.745      ;
; 4.135 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.876      ; 6.750      ;
; 4.138 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.684      ; 6.555      ;
; 4.139 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.873      ; 6.743      ;
; 4.140 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.868      ; 6.737      ;
; 4.142 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.881      ; 6.748      ;
; 4.143 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.876      ; 6.742      ;
; 4.145 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.874      ; 6.738      ;
; 4.146 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.873      ; 6.736      ;
; 4.147 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.868      ; 6.730      ;
; 4.149 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.874      ; 6.734      ;
; 4.156 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.874      ; 6.727      ;
; 4.157 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.869      ; 6.721      ;
; 4.159 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.687      ; 6.537      ;
; 4.160 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.682      ; 6.531      ;
; 4.166 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.877      ; 6.720      ;
; 4.167 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.872      ; 6.714      ;
; 4.170 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.877      ; 6.716      ;
; 4.171 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.872      ; 6.710      ;
; 4.173 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.691      ; 6.527      ;
; 4.179 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.698      ; 6.528      ;
; 4.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.873      ; 6.695      ;
; 4.189 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.873      ; 6.693      ;
; 4.190 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.872      ; 6.691      ;
; 4.193 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.869      ; 6.685      ;
; 4.194 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.689      ; 6.504      ;
; 4.194 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.694      ; 6.509      ;
; 4.195 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.689      ; 6.503      ;
; 4.196 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.872      ; 6.685      ;
; 4.196 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.879      ; 6.692      ;
; 4.199 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.869      ; 6.679      ;
; 4.199 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.876      ; 6.686      ;
; 4.200 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.701      ; 6.510      ;
; 4.201 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.696      ; 6.504      ;
; 4.202 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.874      ; 6.681      ;
; 4.205 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.686      ; 6.490      ;
; 4.207 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.879      ; 6.681      ;
; 4.208 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.683      ; 6.484      ;
; 4.208 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.876      ; 6.677      ;
; 4.209 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.871      ; 6.671      ;
; 4.210 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.876      ; 6.675      ;
; 4.210 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.876      ; 6.675      ;
; 4.211 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.871      ; 6.669      ;
; 4.212 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.871      ; 6.668      ;
; 4.215 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.692      ; 6.486      ;
; 4.215 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.879      ; 6.673      ;
; 4.215 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.868      ; 6.662      ;
; 4.216 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.687      ; 6.480      ;
; 4.218 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.870      ; 6.661      ;
; 4.218 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.876      ; 6.667      ;
; 4.219 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.871      ; 6.661      ;
; 4.222 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.868      ; 6.655      ;
; 4.223 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.877      ; 6.663      ;
; 4.224 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.866      ; 6.651      ;
; 4.224 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.872      ; 6.657      ;
; 4.224 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.870      ; 6.655      ;
; 4.224 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.877      ; 6.662      ;
; 4.229 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.872      ; 6.652      ;
; 4.230 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.866      ; 6.645      ;
; 4.230 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.873      ; 6.652      ;
; 4.232 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.685      ; 6.462      ;
; 4.232 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.869      ; 6.646      ;
; 4.233 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.684      ; 6.460      ;
; 4.235 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.695      ; 6.469      ;
; 4.235 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.682      ; 6.456      ;
; 4.235 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.877      ; 6.651      ;
; 4.239 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.680      ; 6.450      ;
; 4.239 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.875      ; 6.645      ;
; 4.240 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.869      ; 6.638      ;
; 4.241 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.873      ; 6.641      ;
; 4.242 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.872      ; 6.639      ;
; 4.243 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.875      ; 6.641      ;
; 4.243 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.877      ; 6.643      ;
; 4.246 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.872      ; 6.635      ;
; 4.246 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.865      ; 6.628      ;
; 4.247 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.872      ; 6.634      ;
; 4.247 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.869      ; 6.631      ;
; 4.249 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                            ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.873      ; 6.633      ;
; 4.253 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.690      ; 6.446      ;
; 4.253 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.865      ; 6.621      ;
; 4.255 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.703      ; 6.457      ;
; 4.256 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.698      ; 6.451      ;
; 4.257 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.693      ; 6.445      ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.179 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[3]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                                  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[3]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[3]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[3]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[3]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_INIT                      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_INIT                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[3]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[3]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; omsp_timerA:timerA_0|tacctl1[12]                                                                                     ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_dly_chain[1]                                                                                                   ; reset_dly_chain[0]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_dly_chain[3]                                                                                                   ; reset_dly_chain[2]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_dly_chain[4]                                                                                                   ; reset_dly_chain[3]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_dly_chain[5]                                                                                                   ; reset_dly_chain[4]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                     ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; reset_dly_chain[6]                                                                                                   ; reset_dly_chain[5]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]              ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; reset_dly_chain[2]                                                                                                   ; reset_dly_chain[1]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; reset_dly_chain[7]                                                                                                   ; reset_dly_chain[6]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.317      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 0.307      ;
; 0.206 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; omsp_timerA:timerA_0|clk_div[0]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.328      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                 ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.258 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.688      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.283 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.657      ;
; 997.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[14]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.584      ;
; 997.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[15]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.584      ;
; 997.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[15]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.584      ;
; 997.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[11]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.584      ;
; 997.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[10]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.584      ;
; 997.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[9]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.584      ;
; 997.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.584      ;
; 997.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.584      ;
; 997.375 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.565      ;
; 997.375 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.565      ;
; 997.375 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.565      ;
; 997.376 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[8]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 2.573      ;
; 997.376 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 2.573      ;
; 997.377 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.563      ;
; 997.394 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[0]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.545      ;
; 997.394 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.545      ;
; 997.394 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.545      ;
; 997.394 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.545      ;
; 997.422 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.523      ;
; 997.422 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 2.527      ;
; 997.481 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.461      ;
; 997.481 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.461      ;
; 997.481 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.461      ;
; 997.481 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.461      ;
; 997.481 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.461      ;
; 997.481 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.461      ;
; 997.481 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.461      ;
; 997.481 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.461      ;
; 997.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.051     ; 2.444      ;
; 997.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.051     ; 2.444      ;
; 997.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.051     ; 2.444      ;
; 997.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.051     ; 2.444      ;
; 997.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.051     ; 2.444      ;
; 997.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.051     ; 2.444      ;
; 997.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.051     ; 2.444      ;
; 997.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.051     ; 2.444      ;
; 997.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.051     ; 2.444      ;
; 997.496 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.445      ;
; 997.496 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.445      ;
; 997.496 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.445      ;
; 997.496 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.445      ;
; 997.496 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.445      ;
; 997.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.400      ;
; 997.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.400      ;
; 997.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[9]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.400      ;
; 997.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.400      ;
; 997.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.400      ;
; 997.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.400      ;
; 997.599 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.135      ; 2.523      ;
; 997.613 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.332      ;
; 997.613 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.332      ;
; 997.613 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[15]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.153      ; 2.527      ;
; 997.613 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.332      ;
; 997.620 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.322      ;
; 997.620 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.322      ;
; 997.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.325      ;
; 997.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.325      ;
; 997.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.325      ;
; 997.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[6]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.325      ;
; 997.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.325      ;
; 997.628 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.137      ; 2.496      ;
; 997.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.152      ; 2.496      ;
; 997.650 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.298      ;
; 997.650 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[9]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.298      ;
; 997.650 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.298      ;
; 997.651 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[3]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 2.298      ;
; 997.658 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.282      ;
; 997.658 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.282      ;
; 997.658 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.282      ;
; 997.658 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.282      ;
; 997.658 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[8]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.282      ;
; 997.666 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[11]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.278      ;
; 997.666 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[3]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.278      ;
; 997.666 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.278      ;
; 997.666 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.278      ;
; 997.666 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.278      ;
; 997.666 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[1]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.278      ;
; 997.666 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.278      ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.491 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|cap1_taken                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.611      ;
; 0.491 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[1]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.611      ;
; 0.491 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[11]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.611      ;
; 0.491 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.611      ;
; 0.491 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.611      ;
; 0.491 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.611      ;
; 0.491 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.611      ;
; 0.494 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.614      ;
; 0.646 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.249      ; 0.979      ;
; 0.646 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.249      ; 0.979      ;
; 0.646 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.249      ; 0.979      ;
; 0.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.815      ;
; 0.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.815      ;
; 0.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.815      ;
; 0.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.815      ;
; 0.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.820      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.712 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.848      ;
; 0.736 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl0[4]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.855      ;
; 0.741 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[14]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.877      ;
; 0.741 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[13]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.877      ;
; 0.741 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[12]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.877      ;
; 0.741 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[15]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.877      ;
; 0.741 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[2]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.877      ;
; 0.741 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[7]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.877      ;
; 0.741 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl0[15]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.861      ;
; 0.741 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.861      ;
; 0.741 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.877      ;
; 0.741 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.877      ;
; 0.758 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 0.870      ;
; 0.758 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 0.870      ;
; 0.758 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 0.870      ;
; 0.758 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 0.870      ;
; 0.758 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 0.870      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.026      ; 0.873      ;
; 0.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.903      ;
; 0.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.903      ;
; 0.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.903      ;
; 0.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.903      ;
; 0.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.903      ;
; 0.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.903      ;
; 0.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.903      ;
; 0.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[0]                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 0.905      ;
; 0.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.919      ;
; 0.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.919      ;
; 0.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.919      ;
; 0.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.919      ;
; 0.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl2[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.919      ;
; 0.815 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[0]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.949      ;
; 0.815 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[4]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.949      ;
; 0.815 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[2]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.949      ;
; 0.815 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[0]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.949      ;
; 0.815 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[0]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.949      ;
; 0.818 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.954      ;
; 0.818 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.954      ;
; 0.818 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.954      ;
; 0.818 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.954      ;
; 0.818 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 0.954      ;
; 0.836 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.955      ;
; 0.836 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.955      ;
; 0.836 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.955      ;
; 0.836 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.955      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1997.240 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.365  ; 0.179 ; 995.630  ; 0.491   ; 10.000              ;
;  FPGA_CLK1_50    ; -1.365  ; 0.179 ; 995.630  ; 0.491   ; 10.000              ;
; Design-wide TNS  ; -13.618 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50    ; -13.618 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TL_ADDR[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TL_ADDR[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR_CE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WAR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK2_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; TL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; TL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADDR_CE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; WAR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; TL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; TL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADDR_CE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; WAR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADDR_CE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; WAR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 26752    ; 1588644  ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 26752    ; 1588644  ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Recovery Transfers                                                      ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1122     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Removal Transfers                                                       ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1122     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 2164  ; 2164 ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                   ;
+--------------------------------------------------------------------------------------------------+--------------+------+---------------+
; Target                                                                                           ; Clock        ; Type ; Status        ;
+--------------------------------------------------------------------------------------------------+--------------+------+---------------+
; FPGA_CLK1_50                                                                                     ; FPGA_CLK1_50 ; Base ; Constrained   ;
; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_IDLE  ;              ; Base ; Unconstrained ;
; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]           ;              ; Base ; Unconstrained ;
; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|state_reg.STATE_IDLE ;              ; Base ; Unconstrained ;
+--------------------------------------------------------------------------------------------------+--------------+------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_CLK1_50 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR_CE     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TL_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TL_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_CLK1_50 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR_CE     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TL_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TL_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May  7 04:41:31 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 360 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332060): Node: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|erase_ram~56 is being clocked by omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_IDLE
Warning (332060): Node: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|erase_ram~75 is being clocked by omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]
Warning (332060): Node: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|erase_ram~75 is being clocked by omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|state_reg.STATE_IDLE
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.365             -13.618 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 995.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   995.630               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.897               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.000               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1995.259 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|erase_ram~56 is being clocked by omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_IDLE
Warning (332060): Node: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|erase_ram~75 is being clocked by omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]
Warning (332060): Node: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|erase_ram~75 is being clocked by omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|state_reg.STATE_IDLE
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.242              -1.020 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 996.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   996.045               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.808
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.808               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.000               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1995.726 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|erase_ram~56 is being clocked by omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_IDLE
Warning (332060): Node: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|erase_ram~75 is being clocked by omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]
Warning (332060): Node: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|erase_ram~75 is being clocked by omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|state_reg.STATE_IDLE
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info (332146): Worst-case setup slack is 4.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.096               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 997.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   997.258               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.491               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.000               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1997.240 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 855 megabytes
    Info: Processing ended: Tue May  7 04:41:38 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


