Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 10 14:24:22 2023
| Host         : ADUAED10599LPLX running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.699        0.000                      0                  138        0.187        0.000                      0                  138        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      83.000          12.048          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.699        0.000                      0                  138        0.187        0.000                      0                  138        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.699ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.001ns (19.933%)  route 4.021ns (80.067%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.567     5.111    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.567 f  keys_mem_address_reg[5]/Q
                         net (fo=6, routed)           0.874     6.441    keys_mem_address_reg__0[5]
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  input_xt_stream[7]_i_4/O
                         net (fo=15, routed)          0.599     7.163    input_xt_stream[7]_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.280 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.794     8.075    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     8.379 r  Ks_BUFG_inst/O
                         net (fo=42, routed)          1.754    10.133    Ks_BUFG
    SLICE_X45Y44         FDRE                                         r  Kf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    87.813    clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  Kf_reg[0]/C
                         clock pessimism              0.259    88.072    
                         clock uncertainty           -0.035    88.037    
    SLICE_X45Y44         FDRE (Setup_fdre_C_CE)      -0.205    87.832    Kf_reg[0]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 77.699    

Slack (MET) :             77.699ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.001ns (19.933%)  route 4.021ns (80.067%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.567     5.111    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.567 f  keys_mem_address_reg[5]/Q
                         net (fo=6, routed)           0.874     6.441    keys_mem_address_reg__0[5]
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  input_xt_stream[7]_i_4/O
                         net (fo=15, routed)          0.599     7.163    input_xt_stream[7]_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.280 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.794     8.075    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     8.379 r  Ks_BUFG_inst/O
                         net (fo=42, routed)          1.754    10.133    Ks_BUFG
    SLICE_X44Y45         FDRE                                         r  Kf_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    87.813    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  Kf_reg[10]/C
                         clock pessimism              0.259    88.072    
                         clock uncertainty           -0.035    88.037    
    SLICE_X44Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.832    Kf_reg[10]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 77.699    

Slack (MET) :             77.699ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.001ns (19.933%)  route 4.021ns (80.067%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.567     5.111    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.567 f  keys_mem_address_reg[5]/Q
                         net (fo=6, routed)           0.874     6.441    keys_mem_address_reg__0[5]
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  input_xt_stream[7]_i_4/O
                         net (fo=15, routed)          0.599     7.163    input_xt_stream[7]_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.280 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.794     8.075    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     8.379 r  Ks_BUFG_inst/O
                         net (fo=42, routed)          1.754    10.133    Ks_BUFG
    SLICE_X45Y44         FDRE                                         r  Kf_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    87.813    clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  Kf_reg[16]/C
                         clock pessimism              0.259    88.072    
                         clock uncertainty           -0.035    88.037    
    SLICE_X45Y44         FDRE (Setup_fdre_C_CE)      -0.205    87.832    Kf_reg[16]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 77.699    

Slack (MET) :             77.699ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.001ns (19.933%)  route 4.021ns (80.067%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.567     5.111    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.567 f  keys_mem_address_reg[5]/Q
                         net (fo=6, routed)           0.874     6.441    keys_mem_address_reg__0[5]
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  input_xt_stream[7]_i_4/O
                         net (fo=15, routed)          0.599     7.163    input_xt_stream[7]_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.280 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.794     8.075    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     8.379 r  Ks_BUFG_inst/O
                         net (fo=42, routed)          1.754    10.133    Ks_BUFG
    SLICE_X44Y44         FDRE                                         r  Kf_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    87.813    clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  Kf_reg[17]/C
                         clock pessimism              0.259    88.072    
                         clock uncertainty           -0.035    88.037    
    SLICE_X44Y44         FDRE (Setup_fdre_C_CE)      -0.205    87.832    Kf_reg[17]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 77.699    

Slack (MET) :             77.699ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.001ns (19.933%)  route 4.021ns (80.067%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.567     5.111    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.567 f  keys_mem_address_reg[5]/Q
                         net (fo=6, routed)           0.874     6.441    keys_mem_address_reg__0[5]
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  input_xt_stream[7]_i_4/O
                         net (fo=15, routed)          0.599     7.163    input_xt_stream[7]_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.280 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.794     8.075    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     8.379 r  Ks_BUFG_inst/O
                         net (fo=42, routed)          1.754    10.133    Ks_BUFG
    SLICE_X44Y44         FDRE                                         r  Kf_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    87.813    clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  Kf_reg[18]/C
                         clock pessimism              0.259    88.072    
                         clock uncertainty           -0.035    88.037    
    SLICE_X44Y44         FDRE (Setup_fdre_C_CE)      -0.205    87.832    Kf_reg[18]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 77.699    

Slack (MET) :             77.699ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.001ns (19.933%)  route 4.021ns (80.067%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.567     5.111    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.567 f  keys_mem_address_reg[5]/Q
                         net (fo=6, routed)           0.874     6.441    keys_mem_address_reg__0[5]
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  input_xt_stream[7]_i_4/O
                         net (fo=15, routed)          0.599     7.163    input_xt_stream[7]_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.280 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.794     8.075    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     8.379 r  Ks_BUFG_inst/O
                         net (fo=42, routed)          1.754    10.133    Ks_BUFG
    SLICE_X44Y45         FDRE                                         r  Kf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    87.813    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  Kf_reg[1]/C
                         clock pessimism              0.259    88.072    
                         clock uncertainty           -0.035    88.037    
    SLICE_X44Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.832    Kf_reg[1]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 77.699    

Slack (MET) :             77.699ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.001ns (19.933%)  route 4.021ns (80.067%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.567     5.111    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.567 f  keys_mem_address_reg[5]/Q
                         net (fo=6, routed)           0.874     6.441    keys_mem_address_reg__0[5]
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  input_xt_stream[7]_i_4/O
                         net (fo=15, routed)          0.599     7.163    input_xt_stream[7]_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.280 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.794     8.075    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     8.379 r  Ks_BUFG_inst/O
                         net (fo=42, routed)          1.754    10.133    Ks_BUFG
    SLICE_X44Y44         FDRE                                         r  Kf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    87.813    clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  Kf_reg[2]/C
                         clock pessimism              0.259    88.072    
                         clock uncertainty           -0.035    88.037    
    SLICE_X44Y44         FDRE (Setup_fdre_C_CE)      -0.205    87.832    Kf_reg[2]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 77.699    

Slack (MET) :             77.699ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.001ns (19.933%)  route 4.021ns (80.067%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.567     5.111    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.567 f  keys_mem_address_reg[5]/Q
                         net (fo=6, routed)           0.874     6.441    keys_mem_address_reg__0[5]
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  input_xt_stream[7]_i_4/O
                         net (fo=15, routed)          0.599     7.163    input_xt_stream[7]_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.280 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.794     8.075    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     8.379 r  Ks_BUFG_inst/O
                         net (fo=42, routed)          1.754    10.133    Ks_BUFG
    SLICE_X44Y44         FDRE                                         r  Kf_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    87.813    clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  Kf_reg[8]/C
                         clock pessimism              0.259    88.072    
                         clock uncertainty           -0.035    88.037    
    SLICE_X44Y44         FDRE (Setup_fdre_C_CE)      -0.205    87.832    Kf_reg[8]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 77.699    

Slack (MET) :             77.699ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.001ns (19.933%)  route 4.021ns (80.067%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.567     5.111    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.567 f  keys_mem_address_reg[5]/Q
                         net (fo=6, routed)           0.874     6.441    keys_mem_address_reg__0[5]
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  input_xt_stream[7]_i_4/O
                         net (fo=15, routed)          0.599     7.163    input_xt_stream[7]_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.280 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.794     8.075    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     8.379 r  Ks_BUFG_inst/O
                         net (fo=42, routed)          1.754    10.133    Ks_BUFG
    SLICE_X44Y45         FDRE                                         r  Kf_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    87.813    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  Kf_reg[9]/C
                         clock pessimism              0.259    88.072    
                         clock uncertainty           -0.035    88.037    
    SLICE_X44Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.832    Kf_reg[9]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 77.699    

Slack (MET) :             77.699ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Ks_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.001ns (19.933%)  route 4.021ns (80.067%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.567     5.111    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.567 f  keys_mem_address_reg[5]/Q
                         net (fo=6, routed)           0.874     6.441    keys_mem_address_reg__0[5]
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  input_xt_stream[7]_i_4/O
                         net (fo=15, routed)          0.599     7.163    input_xt_stream[7]_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.280 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.794     8.075    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     8.379 r  Ks_BUFG_inst/O
                         net (fo=42, routed)          1.754    10.133    Ks_BUFG
    SLICE_X44Y45         FDRE                                         r  Ks_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    87.813    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  Ks_reg[10]/C
                         clock pessimism              0.259    88.072    
                         clock uncertainty           -0.035    88.037    
    SLICE_X44Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.832    Ks_reg[10]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 77.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Kt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.468    clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  Kt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Kt_reg[0]/Q
                         net (fo=1, routed)           0.083     1.715    R1/input_xt_stream_reg[2][0]
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  R1/input_xt_stream[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    R1_n_28
    SLICE_X39Y47         FDRE                                         r  input_xt_stream_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.982    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  input_xt_stream_reg[0]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.092     1.573    input_xt_stream_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Kt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.468    clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Kt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Kt_reg[1]/Q
                         net (fo=1, routed)           0.082     1.714    R1/input_xt_stream_reg[2][1]
    SLICE_X39Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  R1/input_xt_stream[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    R1_n_27
    SLICE_X39Y48         FDRE                                         r  input_xt_stream_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.982    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  input_xt_stream_reg[1]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091     1.572    input_xt_stream_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Ks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.393%)  route 0.127ns (40.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.565     1.469    clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Ks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Ks_reg[0]/Q
                         net (fo=2, routed)           0.127     1.737    Ks_reg_n_0_[0]
    SLICE_X44Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    current_state[0]
    SLICE_X44Y47         FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.835     1.984    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X44Y47         FDRE (Hold_fdre_C_D)         0.091     1.576    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.049%)  route 0.158ns (45.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  R1/r_Rx_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[0]/Q
                         net (fo=9, routed)           0.158     1.766    R1/r_Rx_Byte[0]
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  R1/key_storage_mem[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    R1_n_11
    SLICE_X42Y46         FDRE                                         r  key_storage_mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.982    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  key_storage_mem_reg[3][0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121     1.604    key_storage_mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.748%)  route 0.173ns (48.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  R1/r_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[1]/Q
                         net (fo=9, routed)           0.173     1.781    R1/r_Rx_Byte[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  R1/key_storage_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    R1_n_7
    SLICE_X42Y45         FDRE                                         r  key_storage_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.982    clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  key_storage_mem_reg[2][1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.121     1.604    key_storage_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.927%)  route 0.147ns (44.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  R1/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[2]/Q
                         net (fo=9, routed)           0.147     1.754    R1/r_Rx_Byte[2]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  R1/key_storage_mem[3][2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    R1_n_9
    SLICE_X41Y47         FDRE                                         r  key_storage_mem_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.834     1.983    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  key_storage_mem_reg[3][2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.092     1.576    key_storage_mem_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 R1/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X40Y46         FDSE                                         r  R1/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  R1/r_Clock_Count_reg[2]/Q
                         net (fo=11, routed)          0.144     1.752    R1/r_Clock_Count_reg_n_0_[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  R1/r_Clock_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    R1/r_Clock_Count[5]_i_1_n_0
    SLICE_X41Y46         FDSE                                         r  R1/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.982    R1/clk_IBUF_BUFG
    SLICE_X41Y46         FDSE                                         r  R1/r_Clock_Count_reg[5]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X41Y46         FDSE (Hold_fdse_C_D)         0.092     1.572    R1/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.468    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  input_xt_stream_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  input_xt_stream_reg[3]/Q
                         net (fo=2, routed)           0.148     1.757    R1/Q[3]
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  R1/input_xt_stream[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    R1_n_26
    SLICE_X39Y48         FDRE                                         r  input_xt_stream_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.982    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  input_xt_stream_reg[2]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.576    input_xt_stream_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 R1/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  R1/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148     1.615 f  R1/r_SM_Main_reg[2]/Q
                         net (fo=10, routed)          0.103     1.717    R1/r_SM_Main_reg_n_0_[2]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.098     1.815 r  R1/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    R1/r_SM_Main[1]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  R1/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  R1/r_SM_Main_reg[1]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121     1.588    R1/r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Kf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.468    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  Kf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Kf_reg[1]/Q
                         net (fo=2, routed)           0.148     1.757    Kf_reg_n_0_[1]
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    next_state[1]
    SLICE_X45Y45         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.834     1.983    clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092     1.573    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         83.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.000      80.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y48   FSM_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y48   FSM_output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y48   FSM_output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y44   Kf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y45   Kf_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y44   Kf_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y44   Kf_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y44   Kf_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y45   Kf_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y44   Kf_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y45   Kf_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y44   Kf_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y44   Kf_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y44   Kf_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y45   Kf_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y44   Kf_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y44   Kf_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y45   Kf_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y45   Ks_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   FSM_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   FSM_output_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   FSM_output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   Kf_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y45   Kf_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   Kf_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   Kf_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   Kf_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y45   Kf_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   Kf_reg[2]/C



