ARM GAS  /tmp/ccOCDEla.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	SystemInit
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	SystemInit:
  28              	.LFB130:
  29              		.file 1 "../lib_shared/Core/Src/system_stm32f4xx.c"
   1:../lib_shared/Core/Src/system_stm32f4xx.c **** /**
   2:../lib_shared/Core/Src/system_stm32f4xx.c ****   ******************************************************************************
   3:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:../lib_shared/Core/Src/system_stm32f4xx.c ****   *
   7:../lib_shared/Core/Src/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:../lib_shared/Core/Src/system_stm32f4xx.c ****   *   user application:
   9:../lib_shared/Core/Src/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:../lib_shared/Core/Src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  11:../lib_shared/Core/Src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:../lib_shared/Core/Src/system_stm32f4xx.c ****   *
  13:../lib_shared/Core/Src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:../lib_shared/Core/Src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:../lib_shared/Core/Src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:../lib_shared/Core/Src/system_stm32f4xx.c ****   *                                     
  17:../lib_shared/Core/Src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:../lib_shared/Core/Src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:../lib_shared/Core/Src/system_stm32f4xx.c ****   *                                 during program execution.
  20:../lib_shared/Core/Src/system_stm32f4xx.c ****   *
  21:../lib_shared/Core/Src/system_stm32f4xx.c ****   *
  22:../lib_shared/Core/Src/system_stm32f4xx.c ****   ******************************************************************************
  23:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @attention
  24:../lib_shared/Core/Src/system_stm32f4xx.c ****   *
  25:../lib_shared/Core/Src/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2017 STMicroelectronics</center></h2>
  26:../lib_shared/Core/Src/system_stm32f4xx.c ****   *
  27:../lib_shared/Core/Src/system_stm32f4xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  28:../lib_shared/Core/Src/system_stm32f4xx.c ****   * are permitted provided that the following conditions are met:
  29:../lib_shared/Core/Src/system_stm32f4xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
ARM GAS  /tmp/ccOCDEla.s 			page 2


  30:../lib_shared/Core/Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer.
  31:../lib_shared/Core/Src/system_stm32f4xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  32:../lib_shared/Core/Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  33:../lib_shared/Core/Src/system_stm32f4xx.c ****   *      and/or other materials provided with the distribution.
  34:../lib_shared/Core/Src/system_stm32f4xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  35:../lib_shared/Core/Src/system_stm32f4xx.c ****   *      may be used to endorse or promote products derived from this software
  36:../lib_shared/Core/Src/system_stm32f4xx.c ****   *      without specific prior written permission.
  37:../lib_shared/Core/Src/system_stm32f4xx.c ****   *
  38:../lib_shared/Core/Src/system_stm32f4xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  39:../lib_shared/Core/Src/system_stm32f4xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  40:../lib_shared/Core/Src/system_stm32f4xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  41:../lib_shared/Core/Src/system_stm32f4xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  42:../lib_shared/Core/Src/system_stm32f4xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  43:../lib_shared/Core/Src/system_stm32f4xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  44:../lib_shared/Core/Src/system_stm32f4xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  45:../lib_shared/Core/Src/system_stm32f4xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  46:../lib_shared/Core/Src/system_stm32f4xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  47:../lib_shared/Core/Src/system_stm32f4xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  48:../lib_shared/Core/Src/system_stm32f4xx.c ****   *
  49:../lib_shared/Core/Src/system_stm32f4xx.c ****   ******************************************************************************
  50:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
  51:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  52:../lib_shared/Core/Src/system_stm32f4xx.c **** /** @addtogroup CMSIS
  53:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @{
  54:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
  55:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  56:../lib_shared/Core/Src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  57:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @{
  58:../lib_shared/Core/Src/system_stm32f4xx.c ****   */  
  59:../lib_shared/Core/Src/system_stm32f4xx.c ****   
  60:../lib_shared/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  61:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @{
  62:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
  63:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  64:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  65:../lib_shared/Core/Src/system_stm32f4xx.c **** #include "stm32f4xx.h"
  66:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  67:../lib_shared/Core/Src/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  68:../lib_shared/Core/Src/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  69:../lib_shared/Core/Src/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  70:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  71:../lib_shared/Core/Src/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  72:../lib_shared/Core/Src/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  73:../lib_shared/Core/Src/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  74:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  75:../lib_shared/Core/Src/system_stm32f4xx.c **** /**
  76:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @}
  77:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
  78:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  79:../lib_shared/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  80:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @{
  81:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
  82:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  83:../lib_shared/Core/Src/system_stm32f4xx.c **** /**
  84:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @}
  85:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
  86:../lib_shared/Core/Src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccOCDEla.s 			page 3


  87:../lib_shared/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  88:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @{
  89:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
  90:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  91:../lib_shared/Core/Src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  92:../lib_shared/Core/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  93:../lib_shared/Core/Src/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  94:../lib_shared/Core/Src/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  95:../lib_shared/Core/Src/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  96:../lib_shared/Core/Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  97:../lib_shared/Core/Src/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
  98:../lib_shared/Core/Src/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
  99:../lib_shared/Core/Src/system_stm32f4xx.c ****  
 100:../lib_shared/Core/Src/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
 101:../lib_shared/Core/Src/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 102:../lib_shared/Core/Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 103:../lib_shared/Core/Src/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
 104:../lib_shared/Core/Src/system_stm32f4xx.c ****           STM32F479xx */
 105:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 106:../lib_shared/Core/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 107:../lib_shared/Core/Src/system_stm32f4xx.c ****      Internal SRAM. */
 108:../lib_shared/Core/Src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 109:../lib_shared/Core/Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 110:../lib_shared/Core/Src/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 111:../lib_shared/Core/Src/system_stm32f4xx.c **** /******************************************************************************/
 112:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 113:../lib_shared/Core/Src/system_stm32f4xx.c **** /**
 114:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @}
 115:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 116:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 117:../lib_shared/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 118:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @{
 119:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 120:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 121:../lib_shared/Core/Src/system_stm32f4xx.c **** /**
 122:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @}
 123:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 124:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 125:../lib_shared/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 126:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @{
 127:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 128:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 129:../lib_shared/Core/Src/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 130:../lib_shared/Core/Src/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 131:../lib_shared/Core/Src/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 132:../lib_shared/Core/Src/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 133:../lib_shared/Core/Src/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 134:../lib_shared/Core/Src/system_stm32f4xx.c ****                variable is updated automatically.
 135:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 136:../lib_shared/Core/Src/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 137:../lib_shared/Core/Src/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 138:../lib_shared/Core/Src/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 139:../lib_shared/Core/Src/system_stm32f4xx.c **** /**
 140:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @}
 141:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 142:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 143:../lib_shared/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
ARM GAS  /tmp/ccOCDEla.s 			page 4


 144:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @{
 145:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 146:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 147:../lib_shared/Core/Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 148:../lib_shared/Core/Src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 149:../lib_shared/Core/Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 150:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 151:../lib_shared/Core/Src/system_stm32f4xx.c **** /**
 152:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @}
 153:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 154:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 155:../lib_shared/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 156:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @{
 157:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 158:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 159:../lib_shared/Core/Src/system_stm32f4xx.c **** /**
 160:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 161:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 162:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         configuration.
 163:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @param  None
 164:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @retval None
 165:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 166:../lib_shared/Core/Src/system_stm32f4xx.c **** void SystemInit(void)
 167:../lib_shared/Core/Src/system_stm32f4xx.c **** {
  30              		.loc 1 167 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 168:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 169:../lib_shared/Core/Src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 170:../lib_shared/Core/Src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  35              		.loc 1 170 5 view .LVU1
  36              		.loc 1 170 16 is_stmt 0 view .LVU2
  37 0000 1049     		ldr	r1, .L4
 171:../lib_shared/Core/Src/system_stm32f4xx.c ****   #endif
 172:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 173:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Set HSION bit */
 174:../lib_shared/Core/Src/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  38              		.loc 1 174 11 view .LVU3
  39 0002 114B     		ldr	r3, .L4+4
 170:../lib_shared/Core/Src/system_stm32f4xx.c ****   #endif
  40              		.loc 1 170 16 view .LVU4
  41 0004 D1F88820 		ldr	r2, [r1, #136]
  42 0008 42F47002 		orr	r2, r2, #15728640
 167:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
  43              		.loc 1 167 1 view .LVU5
  44 000c 10B4     		push	{r4}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 4
  47              		.cfi_offset 4, -4
 170:../lib_shared/Core/Src/system_stm32f4xx.c ****   #endif
  48              		.loc 1 170 16 view .LVU6
  49 000e C1F88820 		str	r2, [r1, #136]
  50              		.loc 1 174 3 is_stmt 1 view .LVU7
  51              		.loc 1 174 11 is_stmt 0 view .LVU8
  52 0012 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccOCDEla.s 			page 5


 175:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 176:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Reset CFGR register */
 177:../lib_shared/Core/Src/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
 178:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 179:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 180:../lib_shared/Core/Src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 181:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 182:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 183:../lib_shared/Core/Src/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
  53              		.loc 1 183 16 view .LVU9
  54 0014 0D4C     		ldr	r4, .L4+8
 177:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  55              		.loc 1 177 13 view .LVU10
  56 0016 0020     		movs	r0, #0
 174:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  57              		.loc 1 174 11 view .LVU11
  58 0018 42F00102 		orr	r2, r2, #1
  59 001c 1A60     		str	r2, [r3]
 177:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  60              		.loc 1 177 3 is_stmt 1 view .LVU12
 177:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  61              		.loc 1 177 13 is_stmt 0 view .LVU13
  62 001e 9860     		str	r0, [r3, #8]
 180:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  63              		.loc 1 180 3 is_stmt 1 view .LVU14
 180:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  64              		.loc 1 180 11 is_stmt 0 view .LVU15
  65 0020 1A68     		ldr	r2, [r3]
  66 0022 22F08472 		bic	r2, r2, #17301504
  67 0026 22F48032 		bic	r2, r2, #65536
  68 002a 1A60     		str	r2, [r3]
  69              		.loc 1 183 3 is_stmt 1 view .LVU16
  70              		.loc 1 183 16 is_stmt 0 view .LVU17
  71 002c 5C60     		str	r4, [r3, #4]
 184:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 185:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 186:../lib_shared/Core/Src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  72              		.loc 1 186 3 is_stmt 1 view .LVU18
  73              		.loc 1 186 11 is_stmt 0 view .LVU19
  74 002e 1A68     		ldr	r2, [r3]
 187:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 188:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Disable all interrupts */
 189:../lib_shared/Core/Src/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
 190:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 191:../lib_shared/Core/Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 192:../lib_shared/Core/Src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 193:../lib_shared/Core/Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 194:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 195:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 196:../lib_shared/Core/Src/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 197:../lib_shared/Core/Src/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 198:../lib_shared/Core/Src/system_stm32f4xx.c **** #else
 199:../lib_shared/Core/Src/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  75              		.loc 1 199 13 view .LVU20
  76 0030 4FF00064 		mov	r4, #134217728
 186:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  77              		.loc 1 186 11 view .LVU21
ARM GAS  /tmp/ccOCDEla.s 			page 6


  78 0034 22F48022 		bic	r2, r2, #262144
  79 0038 1A60     		str	r2, [r3]
 189:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  80              		.loc 1 189 3 is_stmt 1 view .LVU22
 189:../lib_shared/Core/Src/system_stm32f4xx.c **** 
  81              		.loc 1 189 12 is_stmt 0 view .LVU23
  82 003a D860     		str	r0, [r3, #12]
  83              		.loc 1 199 3 is_stmt 1 view .LVU24
  84              		.loc 1 199 13 is_stmt 0 view .LVU25
  85 003c 8C60     		str	r4, [r1, #8]
 200:../lib_shared/Core/Src/system_stm32f4xx.c **** #endif
 201:../lib_shared/Core/Src/system_stm32f4xx.c **** }
  86              		.loc 1 201 1 view .LVU26
  87 003e 5DF8044B 		ldr	r4, [sp], #4
  88              	.LCFI1:
  89              		.cfi_restore 4
  90              		.cfi_def_cfa_offset 0
  91 0042 7047     		bx	lr
  92              	.L5:
  93              		.align	2
  94              	.L4:
  95 0044 00ED00E0 		.word	-536810240
  96 0048 00380240 		.word	1073887232
  97 004c 10300024 		.word	603992080
  98              		.cfi_endproc
  99              	.LFE130:
 101              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 102              		.align	1
 103              		.p2align 2,,3
 104              		.global	SystemCoreClockUpdate
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu fpv4-sp-d16
 110              	SystemCoreClockUpdate:
 111              	.LFB131:
 202:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 203:../lib_shared/Core/Src/system_stm32f4xx.c **** /**
 204:../lib_shared/Core/Src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 205:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 206:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 207:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         other parameters.
 208:../lib_shared/Core/Src/system_stm32f4xx.c ****   *           
 209:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 210:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 211:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 212:../lib_shared/Core/Src/system_stm32f4xx.c ****   *     
 213:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 214:../lib_shared/Core/Src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 215:../lib_shared/Core/Src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 216:../lib_shared/Core/Src/system_stm32f4xx.c ****   *             
 217:../lib_shared/Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 218:../lib_shared/Core/Src/system_stm32f4xx.c ****   *                                              
 219:../lib_shared/Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 220:../lib_shared/Core/Src/system_stm32f4xx.c ****   *                          
 221:../lib_shared/Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 222:../lib_shared/Core/Src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
ARM GAS  /tmp/ccOCDEla.s 			page 7


 223:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         
 224:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 225:../lib_shared/Core/Src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 226:../lib_shared/Core/Src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 227:../lib_shared/Core/Src/system_stm32f4xx.c ****   *    
 228:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 229:../lib_shared/Core/Src/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 230:../lib_shared/Core/Src/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 231:../lib_shared/Core/Src/system_stm32f4xx.c ****   *              may have wrong result.
 232:../lib_shared/Core/Src/system_stm32f4xx.c ****   *                
 233:../lib_shared/Core/Src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 234:../lib_shared/Core/Src/system_stm32f4xx.c ****   *           value for HSE crystal.
 235:../lib_shared/Core/Src/system_stm32f4xx.c ****   *     
 236:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @param  None
 237:../lib_shared/Core/Src/system_stm32f4xx.c ****   * @retval None
 238:../lib_shared/Core/Src/system_stm32f4xx.c ****   */
 239:../lib_shared/Core/Src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 240:../lib_shared/Core/Src/system_stm32f4xx.c **** {
 112              		.loc 1 240 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 241:../lib_shared/Core/Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 117              		.loc 1 241 3 view .LVU28
 118              	.LVL0:
 242:../lib_shared/Core/Src/system_stm32f4xx.c ****   
 243:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 244:../lib_shared/Core/Src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 119              		.loc 1 244 3 view .LVU29
 120              		.loc 1 244 12 is_stmt 0 view .LVU30
 121 0000 164A     		ldr	r2, .L13
 122 0002 9368     		ldr	r3, [r2, #8]
 123              		.loc 1 244 7 view .LVU31
 124 0004 03F00C03 		and	r3, r3, #12
 125              	.LVL1:
 245:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 246:../lib_shared/Core/Src/system_stm32f4xx.c ****   switch (tmp)
 126              		.loc 1 246 3 is_stmt 1 view .LVU32
 127 0008 042B     		cmp	r3, #4
 128 000a 0CD0     		beq	.L10
 129 000c 082B     		cmp	r3, #8
 130 000e 0CD0     		beq	.L12
 131 0010 134B     		ldr	r3, .L13+4
 132              	.LVL2:
 133              	.L7:
 247:../lib_shared/Core/Src/system_stm32f4xx.c ****   {
 248:../lib_shared/Core/Src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 249:../lib_shared/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 250:../lib_shared/Core/Src/system_stm32f4xx.c ****       break;
 251:../lib_shared/Core/Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 252:../lib_shared/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 253:../lib_shared/Core/Src/system_stm32f4xx.c ****       break;
 254:../lib_shared/Core/Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 255:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 256:../lib_shared/Core/Src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 257:../lib_shared/Core/Src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
ARM GAS  /tmp/ccOCDEla.s 			page 8


 258:../lib_shared/Core/Src/system_stm32f4xx.c ****          */    
 259:../lib_shared/Core/Src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 260:../lib_shared/Core/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 261:../lib_shared/Core/Src/system_stm32f4xx.c ****       
 262:../lib_shared/Core/Src/system_stm32f4xx.c ****       if (pllsource != 0)
 263:../lib_shared/Core/Src/system_stm32f4xx.c ****       {
 264:../lib_shared/Core/Src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 265:../lib_shared/Core/Src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 266:../lib_shared/Core/Src/system_stm32f4xx.c ****       }
 267:../lib_shared/Core/Src/system_stm32f4xx.c ****       else
 268:../lib_shared/Core/Src/system_stm32f4xx.c ****       {
 269:../lib_shared/Core/Src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 270:../lib_shared/Core/Src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 271:../lib_shared/Core/Src/system_stm32f4xx.c ****       }
 272:../lib_shared/Core/Src/system_stm32f4xx.c **** 
 273:../lib_shared/Core/Src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 274:../lib_shared/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 275:../lib_shared/Core/Src/system_stm32f4xx.c ****       break;
 276:../lib_shared/Core/Src/system_stm32f4xx.c ****     default:
 277:../lib_shared/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 278:../lib_shared/Core/Src/system_stm32f4xx.c ****       break;
 279:../lib_shared/Core/Src/system_stm32f4xx.c ****   }
 280:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 281:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 282:../lib_shared/Core/Src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 134              		.loc 1 282 3 view .LVU33
 135              		.loc 1 282 28 is_stmt 0 view .LVU34
 136 0012 124A     		ldr	r2, .L13
 137              		.loc 1 282 22 view .LVU35
 138 0014 1348     		ldr	r0, .L13+8
 139              		.loc 1 282 28 view .LVU36
 140 0016 9268     		ldr	r2, [r2, #8]
 141              	.LVL3:
 283:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* HCLK frequency */
 284:../lib_shared/Core/Src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 142              		.loc 1 284 3 is_stmt 1 view .LVU37
 143              		.loc 1 284 19 is_stmt 0 view .LVU38
 144 0018 1349     		ldr	r1, .L13+12
 282:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* HCLK frequency */
 145              		.loc 1 282 52 view .LVU39
 146 001a C2F30312 		ubfx	r2, r2, #4, #4
 147              	.LVL4:
 282:../lib_shared/Core/Src/system_stm32f4xx.c ****   /* HCLK frequency */
 148              		.loc 1 282 7 view .LVU40
 149 001e 825C     		ldrb	r2, [r0, r2]	@ zero_extendqisi2
 150              		.loc 1 284 19 view .LVU41
 151 0020 D340     		lsrs	r3, r3, r2
 152 0022 0B60     		str	r3, [r1]
 285:../lib_shared/Core/Src/system_stm32f4xx.c **** }
 153              		.loc 1 285 1 view .LVU42
 154 0024 7047     		bx	lr
 155              	.LVL5:
 156              	.L10:
 246:../lib_shared/Core/Src/system_stm32f4xx.c ****   {
 157              		.loc 1 246 3 view .LVU43
 158 0026 114B     		ldr	r3, .L13+16
 159              	.LVL6:
ARM GAS  /tmp/ccOCDEla.s 			page 9


 246:../lib_shared/Core/Src/system_stm32f4xx.c ****   {
 160              		.loc 1 246 3 view .LVU44
 161 0028 F3E7     		b	.L7
 162              	.LVL7:
 163              	.L12:
 259:../lib_shared/Core/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 164              		.loc 1 259 7 is_stmt 1 view .LVU45
 259:../lib_shared/Core/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 165              		.loc 1 259 23 is_stmt 0 view .LVU46
 166 002a 5068     		ldr	r0, [r2, #4]
 167              	.LVL8:
 260:../lib_shared/Core/Src/system_stm32f4xx.c ****       
 168              		.loc 1 260 7 is_stmt 1 view .LVU47
 260:../lib_shared/Core/Src/system_stm32f4xx.c ****       
 169              		.loc 1 260 17 is_stmt 0 view .LVU48
 170 002c 5168     		ldr	r1, [r2, #4]
 265:../lib_shared/Core/Src/system_stm32f4xx.c ****       }
 171              		.loc 1 265 44 view .LVU49
 172 002e 5268     		ldr	r2, [r2, #4]
 262:../lib_shared/Core/Src/system_stm32f4xx.c ****       {
 173              		.loc 1 262 10 view .LVU50
 174 0030 4302     		lsls	r3, r0, #9
 175              	.LVL9:
 270:../lib_shared/Core/Src/system_stm32f4xx.c ****       }
 176              		.loc 1 270 74 view .LVU51
 177 0032 C2F38812 		ubfx	r2, r2, #6, #9
 265:../lib_shared/Core/Src/system_stm32f4xx.c ****       }
 178              		.loc 1 265 29 view .LVU52
 179 0036 4CBF     		ite	mi
 180 0038 0C4B     		ldrmi	r3, .L13+16
 270:../lib_shared/Core/Src/system_stm32f4xx.c ****       }
 181              		.loc 1 270 29 view .LVU53
 182 003a 094B     		ldrpl	r3, .L13+4
 260:../lib_shared/Core/Src/system_stm32f4xx.c ****       
 183              		.loc 1 260 12 view .LVU54
 184 003c 01F03F01 		and	r1, r1, #63
 185              	.LVL10:
 262:../lib_shared/Core/Src/system_stm32f4xx.c ****       {
 186              		.loc 1 262 7 is_stmt 1 view .LVU55
 265:../lib_shared/Core/Src/system_stm32f4xx.c ****       }
 187              		.loc 1 265 9 view .LVU56
 270:../lib_shared/Core/Src/system_stm32f4xx.c ****       }
 188              		.loc 1 270 9 view .LVU57
 270:../lib_shared/Core/Src/system_stm32f4xx.c ****       }
 189              		.loc 1 270 29 is_stmt 0 view .LVU58
 190 0040 B3FBF1F3 		udiv	r3, r3, r1
 270:../lib_shared/Core/Src/system_stm32f4xx.c ****       }
 191              		.loc 1 270 16 view .LVU59
 192 0044 03FB02F3 		mul	r3, r3, r2
 193              	.LVL11:
 273:../lib_shared/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 194              		.loc 1 273 7 is_stmt 1 view .LVU60
 273:../lib_shared/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 195              		.loc 1 273 20 is_stmt 0 view .LVU61
 196 0048 044A     		ldr	r2, .L13
 197 004a 5268     		ldr	r2, [r2, #4]
 198              	.LVL12:
ARM GAS  /tmp/ccOCDEla.s 			page 10


 274:../lib_shared/Core/Src/system_stm32f4xx.c ****       break;
 199              		.loc 1 274 7 is_stmt 1 view .LVU62
 273:../lib_shared/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 200              		.loc 1 273 50 is_stmt 0 view .LVU63
 201 004c C2F30142 		ubfx	r2, r2, #16, #2
 202              	.LVL13:
 273:../lib_shared/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 203              		.loc 1 273 56 view .LVU64
 204 0050 0132     		adds	r2, r2, #1
 273:../lib_shared/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 205              		.loc 1 273 12 view .LVU65
 206 0052 5200     		lsls	r2, r2, #1
 274:../lib_shared/Core/Src/system_stm32f4xx.c ****       break;
 207              		.loc 1 274 31 view .LVU66
 208 0054 B3FBF2F3 		udiv	r3, r3, r2
 209              	.LVL14:
 275:../lib_shared/Core/Src/system_stm32f4xx.c ****     default:
 210              		.loc 1 275 7 is_stmt 1 view .LVU67
 211 0058 DBE7     		b	.L7
 212              	.L14:
 213 005a 00BF     		.align	2
 214              	.L13:
 215 005c 00380240 		.word	1073887232
 216 0060 0024F400 		.word	16000000
 217 0064 00000000 		.word	.LANCHOR1
 218 0068 00000000 		.word	.LANCHOR0
 219 006c 00127A00 		.word	8000000
 220              		.cfi_endproc
 221              	.LFE131:
 223              		.global	APBPrescTable
 224              		.global	AHBPrescTable
 225              		.global	SystemCoreClock
 226              		.section	.data.SystemCoreClock,"aw"
 227              		.align	2
 228              		.set	.LANCHOR0,. + 0
 231              	SystemCoreClock:
 232 0000 0024F400 		.word	16000000
 233              		.section	.rodata.AHBPrescTable,"a"
 234              		.align	2
 235              		.set	.LANCHOR1,. + 0
 238              	AHBPrescTable:
 239 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 239      00000000 
 239      01020304 
 239      06
 240 000d 070809   		.ascii	"\007\010\011"
 241              		.section	.rodata.APBPrescTable,"a"
 242              		.align	2
 245              	APBPrescTable:
 246 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 246      01020304 
 247              		.text
 248              	.Letext0:
 249              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 250              		.file 3 "../lib_shared/Drivers/CMSIS/Core/Include/core_cm4.h"
 251              		.file 4 "../lib_shared/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 252              		.file 5 "../lib_shared/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
ARM GAS  /tmp/ccOCDEla.s 			page 11


ARM GAS  /tmp/ccOCDEla.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccOCDEla.s:18     .text.SystemInit:0000000000000000 $t
     /tmp/ccOCDEla.s:27     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccOCDEla.s:95     .text.SystemInit:0000000000000044 $d
     /tmp/ccOCDEla.s:102    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccOCDEla.s:110    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccOCDEla.s:215    .text.SystemCoreClockUpdate:000000000000005c $d
     /tmp/ccOCDEla.s:245    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccOCDEla.s:238    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccOCDEla.s:231    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccOCDEla.s:227    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccOCDEla.s:234    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccOCDEla.s:242    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
