$date
	Tue Apr 14 22:55:25 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module _cpu $end
$var wire 1 # clk $end
$var wire 2 $ control_mux_for_PC [1:0] $end
$var wire 6 % funct [5:0] $end
$var wire 1 & is_I_type $end
$var wire 1 ' is_J_type $end
$var wire 1 ( is_R_type $end
$var wire 1 ) is_alu_zero $end
$var wire 1 * is_write_from_mem $end
$var wire 1 + is_write_mem $end
$var wire 1 , is_write_reg $end
$var wire 6 - opcode [5:0] $end
$var wire 6 . opcode_alu [5:0] $end
$var wire 1 / rst $end
$scope module _data_path_cpu $end
$var wire 26 0 ADDR [25:0] $end
$var wire 32 1 EX_MEM_curr_inst_plus_one_plus_IMM [31:0] $end
$var wire 1 ) EX_MEM_is_alu_zero $end
$var wire 32 2 EX_MEM_out_alu [31:0] $end
$var wire 32 3 EX_MEM_rdata2 [31:0] $end
$var wire 32 4 ID_EX_curr_inst_plus_one [31:0] $end
$var wire 32 5 ID_EX_expand_ADDR [31:0] $end
$var wire 32 6 ID_EX_expand_IMM [31:0] $end
$var wire 32 7 ID_EX_rdata1 [31:0] $end
$var wire 32 8 ID_EX_rdata2 [31:0] $end
$var wire 32 9 IF_ID_curr_inst_plus_one [31:0] $end
$var wire 32 : IF_ID_instraction [31:0] $end
$var wire 16 ; IMM [15:0] $end
$var wire 32 < MEM_WB_out_alu [31:0] $end
$var wire 32 = MEM_WB_out_memory [31:0] $end
$var wire 32 > WB_data_for_write [31:0] $end
$var wire 1 # clk $end
$var wire 2 ? control_mux_for_PC [1:0] $end
$var wire 32 @ curr_inst [31:0] $end
$var wire 32 A curr_inst_plus_one [31:0] $end
$var wire 32 B curr_inst_plus_one_plus_IMM [31:0] $end
$var wire 3 C curr_state [2:0] $end
$var wire 32 D expand_ADDR [31:0] $end
$var wire 32 E expand_IMM [31:0] $end
$var wire 6 F funct [5:0] $end
$var wire 32 G in_PC [31:0] $end
$var wire 32 H instraction [31:0] $end
$var wire 1 I is_EXMEM_open $end
$var wire 1 J is_IDEX_open $end
$var wire 1 K is_IFID_open $end
$var wire 1 & is_I_type $end
$var wire 1 ' is_J_type $end
$var wire 1 L is_MEMWB_open $end
$var wire 1 ( is_R_type $end
$var wire 1 M is_alu_zero $end
$var wire 1 N is_load_PC $end
$var wire 1 * is_write_from_mem $end
$var wire 1 + is_write_mem $end
$var wire 1 , is_write_reg $end
$var wire 6 O opcode [5:0] $end
$var wire 6 P opcode_alu [5:0] $end
$var wire 32 Q out_alu [31:0] $end
$var wire 32 R out_memory [31:0] $end
$var wire 32 S out_mux_for_alu [31:0] $end
$var wire 5 T out_mux_for_wnum [4:0] $end
$var wire 5 U rd [4:0] $end
$var wire 32 V rdata1 [31:0] $end
$var wire 32 W rdata2 [31:0] $end
$var wire 5 X rs [4:0] $end
$var wire 1 / rst $end
$var wire 5 Y rt [4:0] $end
$var wire 5 Z shamt [4:0] $end
$scope module _mux_for_PC $end
$var wire 96 [ in [95:0] $end
$var wire 2 \ n [1:0] $end
$var wire 32 ] out [31:0] $end
$scope begin gen_block[0] $end
$upscope $end
$scope begin gen_block[1] $end
$upscope $end
$scope begin gen_block[2] $end
$upscope $end
$upscope $end
$scope module _adder_plus_one $end
$var wire 1 # clk $end
$var wire 1 ^ load $end
$var wire 32 _ out [31:0] $end
$var wire 1 / rst $end
$var wire 32 ` x [31:0] $end
$var wire 32 a y [31:0] $end
$upscope $end
$scope module _PC $end
$var wire 1 # clk $end
$var wire 32 b in [31:0] $end
$var wire 1 N load $end
$var wire 1 / rst $end
$var reg 32 c out [31:0] $end
$upscope $end
$scope module _inst $end
$var wire 32 d curr_command [31:0] $end
$var wire 32 e out_data [31:0] $end
$var wire 1 / rst $end
$upscope $end
$scope module _IF_ID_curr_inst_plus_one_launch $end
$var wire 1 # clk $end
$var wire 32 f in [31:0] $end
$var wire 1 K load $end
$var wire 1 / rst $end
$var reg 32 g out [31:0] $end
$upscope $end
$scope module _IF_ID_instraction_launch $end
$var wire 1 # clk $end
$var wire 32 h in [31:0] $end
$var wire 1 K load $end
$var wire 1 / rst $end
$var reg 32 i out [31:0] $end
$upscope $end
$scope module _mux_for_regs $end
$var wire 10 j in [9:0] $end
$var wire 1 & n $end
$var wire 5 k out [4:0] $end
$scope begin gen_block[0] $end
$upscope $end
$scope begin gen_block[1] $end
$upscope $end
$upscope $end
$scope module _regs $end
$var wire 1 # clk $end
$var wire 1 l is_load_in_reg0 $end
$var wire 1 m is_load_in_reg1 $end
$var wire 1 n is_load_in_reg2 $end
$var wire 1 o is_load_in_reg3 $end
$var wire 32 p out_reg0 [31:0] $end
$var wire 32 q out_reg1 [31:0] $end
$var wire 32 r out_reg2 [31:0] $end
$var wire 32 s out_reg3 [31:0] $end
$var wire 32 t rdata1 [31:0] $end
$var wire 32 u rdata2 [31:0] $end
$var wire 5 v rnum1 [4:0] $end
$var wire 5 w rnum2 [4:0] $end
$var wire 1 / rst $end
$var wire 32 x wdata [31:0] $end
$var wire 5 y wnum [4:0] $end
$var wire 1 , write $end
$scope module _demux $end
$var wire 1 , in $end
$var wire 2 z n [1:0] $end
$var wire 4 { out [3:0] $end
$scope begin demux_block $end
$var integer 32 | k [31:0] $end
$upscope $end
$scope begin assign_block[0] $end
$upscope $end
$scope begin assign_block[1] $end
$upscope $end
$scope begin assign_block[2] $end
$upscope $end
$scope begin assign_block[3] $end
$upscope $end
$upscope $end
$scope module _reg1 $end
$var wire 1 # clk $end
$var wire 32 } in [31:0] $end
$var wire 1 m load $end
$var wire 1 / rst $end
$var reg 32 ~ out [31:0] $end
$upscope $end
$scope module _reg2 $end
$var wire 1 # clk $end
$var wire 32 !" in [31:0] $end
$var wire 1 n load $end
$var wire 1 / rst $end
$var reg 32 "" out [31:0] $end
$upscope $end
$scope module _reg3 $end
$var wire 1 # clk $end
$var wire 32 #" in [31:0] $end
$var wire 1 o load $end
$var wire 1 / rst $end
$var reg 32 $" out [31:0] $end
$upscope $end
$scope module _mux1 $end
$var wire 128 %" in [127:0] $end
$var wire 2 &" n [1:0] $end
$var wire 32 '" out [31:0] $end
$scope begin gen_block[0] $end
$upscope $end
$scope begin gen_block[1] $end
$upscope $end
$scope begin gen_block[2] $end
$upscope $end
$scope begin gen_block[3] $end
$upscope $end
$upscope $end
$scope module _mux2 $end
$var wire 128 (" in [127:0] $end
$var wire 2 )" n [1:0] $end
$var wire 32 *" out [31:0] $end
$scope begin gen_block[0] $end
$upscope $end
$scope begin gen_block[1] $end
$upscope $end
$scope begin gen_block[2] $end
$upscope $end
$scope begin gen_block[3] $end
$upscope $end
$upscope $end
$upscope $end
$scope module _ID_EX_curr_inst_plus_one_launch $end
$var wire 1 # clk $end
$var wire 32 +" in [31:0] $end
$var wire 1 J load $end
$var wire 1 / rst $end
$var reg 32 ," out [31:0] $end
$upscope $end
$scope module _ID_EX_rdata1_launch $end
$var wire 1 # clk $end
$var wire 32 -" in [31:0] $end
$var wire 1 J load $end
$var wire 1 / rst $end
$var reg 32 ." out [31:0] $end
$upscope $end
$scope module _ID_EX_rdata2_launch $end
$var wire 1 # clk $end
$var wire 32 /" in [31:0] $end
$var wire 1 J load $end
$var wire 1 / rst $end
$var reg 32 0" out [31:0] $end
$upscope $end
$scope module _ID_EX_expand_IMM_launch $end
$var wire 1 # clk $end
$var wire 32 1" in [31:0] $end
$var wire 1 J load $end
$var wire 1 / rst $end
$var reg 32 2" out [31:0] $end
$upscope $end
$scope module _ID_EX_expand_ADDR_launch $end
$var wire 1 # clk $end
$var wire 32 3" in [31:0] $end
$var wire 1 J load $end
$var wire 1 / rst $end
$var reg 32 4" out [31:0] $end
$upscope $end
$scope module _mux_for_alu $end
$var wire 64 5" in [63:0] $end
$var wire 1 & n $end
$var wire 32 6" out [31:0] $end
$scope begin gen_block[0] $end
$upscope $end
$scope begin gen_block[1] $end
$upscope $end
$upscope $end
$scope module _alu $end
$var wire 1 # clk $end
$var wire 32 7" in1 [31:0] $end
$var wire 32 8" in2 [31:0] $end
$var wire 6 9" opcode [5:0] $end
$var wire 1 / rst $end
$var wire 1 M zero $end
$var reg 32 :" out [31:0] $end
$upscope $end
$scope module _adder_plus_IMM $end
$var wire 1 # clk $end
$var wire 1 ;" load $end
$var wire 32 <" out [31:0] $end
$var wire 1 / rst $end
$var wire 32 =" x [31:0] $end
$var wire 32 >" y [31:0] $end
$upscope $end
$scope module _EX_MEM_curr_inst_plus_one_plus_IMM_launch $end
$var wire 1 # clk $end
$var wire 32 ?" in [31:0] $end
$var wire 1 I load $end
$var wire 1 / rst $end
$var reg 32 @" out [31:0] $end
$upscope $end
$scope module _EX_MEM_is_alu_zero_launch $end
$var wire 1 # clk $end
$var wire 1 M in $end
$var wire 1 I load $end
$var wire 1 / rst $end
$var reg 1 A" out $end
$upscope $end
$scope module _EX_MEM_is_out_alu_launch $end
$var wire 1 # clk $end
$var wire 32 B" in [31:0] $end
$var wire 1 I load $end
$var wire 1 / rst $end
$var reg 32 C" out [31:0] $end
$upscope $end
$scope module _EX_MEM_rdata2_launch $end
$var wire 1 # clk $end
$var wire 32 D" in [31:0] $end
$var wire 1 I load $end
$var wire 1 / rst $end
$var reg 32 E" out [31:0] $end
$upscope $end
$scope module _memory $end
$var wire 5 F" addr [4:0] $end
$var wire 1 # clk $end
$var wire 32 G" idata [31:0] $end
$var wire 1 H" is_load_in_reg0 $end
$var wire 1 I" is_load_in_reg1 $end
$var wire 1 J" is_load_in_reg2 $end
$var wire 1 K" is_load_in_reg3 $end
$var wire 1 L" is_load_in_reg4 $end
$var wire 1 M" is_load_in_reg5 $end
$var wire 1 N" is_load_in_reg6 $end
$var wire 1 O" is_load_in_reg7 $end
$var wire 32 P" odata [31:0] $end
$var wire 32 Q" out_reg0 [31:0] $end
$var wire 32 R" out_reg1 [31:0] $end
$var wire 32 S" out_reg2 [31:0] $end
$var wire 32 T" out_reg3 [31:0] $end
$var wire 32 U" out_reg4 [31:0] $end
$var wire 32 V" out_reg5 [31:0] $end
$var wire 32 W" out_reg6 [31:0] $end
$var wire 32 X" out_reg7 [31:0] $end
$var wire 1 / rst $end
$var wire 1 + write $end
$scope module _demux $end
$var wire 1 + in $end
$var wire 3 Y" n [2:0] $end
$var wire 8 Z" out [7:0] $end
$scope begin demux_block $end
$var integer 32 [" k [31:0] $end
$upscope $end
$scope begin assign_block[0] $end
$upscope $end
$scope begin assign_block[1] $end
$upscope $end
$scope begin assign_block[2] $end
$upscope $end
$scope begin assign_block[3] $end
$upscope $end
$scope begin assign_block[4] $end
$upscope $end
$scope begin assign_block[5] $end
$upscope $end
$scope begin assign_block[6] $end
$upscope $end
$scope begin assign_block[7] $end
$upscope $end
$upscope $end
$scope module _reg0 $end
$var wire 1 # clk $end
$var wire 32 \" in [31:0] $end
$var wire 1 H" load $end
$var wire 1 / rst $end
$var reg 32 ]" out [31:0] $end
$upscope $end
$scope module _reg1 $end
$var wire 1 # clk $end
$var wire 32 ^" in [31:0] $end
$var wire 1 I" load $end
$var wire 1 / rst $end
$var reg 32 _" out [31:0] $end
$upscope $end
$scope module _reg2 $end
$var wire 1 # clk $end
$var wire 32 `" in [31:0] $end
$var wire 1 J" load $end
$var wire 1 / rst $end
$var reg 32 a" out [31:0] $end
$upscope $end
$scope module _reg3 $end
$var wire 1 # clk $end
$var wire 32 b" in [31:0] $end
$var wire 1 K" load $end
$var wire 1 / rst $end
$var reg 32 c" out [31:0] $end
$upscope $end
$scope module _reg4 $end
$var wire 1 # clk $end
$var wire 32 d" in [31:0] $end
$var wire 1 L" load $end
$var wire 1 / rst $end
$var reg 32 e" out [31:0] $end
$upscope $end
$scope module _reg5 $end
$var wire 1 # clk $end
$var wire 32 f" in [31:0] $end
$var wire 1 M" load $end
$var wire 1 / rst $end
$var reg 32 g" out [31:0] $end
$upscope $end
$scope module _reg6 $end
$var wire 1 # clk $end
$var wire 32 h" in [31:0] $end
$var wire 1 N" load $end
$var wire 1 / rst $end
$var reg 32 i" out [31:0] $end
$upscope $end
$scope module _reg7 $end
$var wire 1 # clk $end
$var wire 32 j" in [31:0] $end
$var wire 1 O" load $end
$var wire 1 / rst $end
$var reg 32 k" out [31:0] $end
$upscope $end
$scope module _mux $end
$var wire 256 l" in [255:0] $end
$var wire 3 m" n [2:0] $end
$var wire 32 n" out [31:0] $end
$scope begin gen_block[0] $end
$upscope $end
$scope begin gen_block[1] $end
$upscope $end
$scope begin gen_block[2] $end
$upscope $end
$scope begin gen_block[3] $end
$upscope $end
$scope begin gen_block[4] $end
$upscope $end
$scope begin gen_block[5] $end
$upscope $end
$scope begin gen_block[6] $end
$upscope $end
$scope begin gen_block[7] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MEM_WB_out_alu_launch $end
$var wire 1 # clk $end
$var wire 32 o" in [31:0] $end
$var wire 1 L load $end
$var wire 1 / rst $end
$var reg 32 p" out [31:0] $end
$upscope $end
$scope module MEM_WB_out_memory_launch $end
$var wire 1 # clk $end
$var wire 32 q" in [31:0] $end
$var wire 1 L load $end
$var wire 1 / rst $end
$var reg 32 r" out [31:0] $end
$upscope $end
$scope module _mux_for_wdata $end
$var wire 64 s" in [63:0] $end
$var wire 1 * n $end
$var wire 32 t" out [31:0] $end
$scope begin gen_block[0] $end
$upscope $end
$scope begin gen_block[1] $end
$upscope $end
$upscope $end
$scope module _conveer_control_fsm $end
$var wire 1 # clk $end
$var wire 32 u" curr_inst [31:0] $end
$var wire 1 / rst $end
$var reg 3 v" curr_state [2:0] $end
$var reg 1 w" is_EXMEM_open $end
$var reg 1 x" is_IDEX_open $end
$var reg 1 y" is_IFID_open $end
$var reg 1 z" is_MEMWB_open $end
$var reg 1 {" is_load_PC $end
$var reg 3 |" next_state [2:0] $end
$var reg 3 }" prev_state [2:0] $end
$upscope $end
$upscope $end
$scope module _control_path_cpu $end
$var wire 1 # clk $end
$var wire 6 ~" funct [5:0] $end
$var wire 1 ) is_alu_zero $end
$var wire 6 !# opcode [5:0] $end
$var wire 1 / rst $end
$var reg 2 "# control_mux_for_PC [1:0] $end
$var reg 1 ## is_I_type $end
$var reg 1 $# is_J_type $end
$var reg 1 %# is_R_type $end
$var reg 1 &# is_write_from_mem $end
$var reg 1 '# is_write_mem $end
$var reg 1 (# is_write_reg $end
$var reg 6 )# opcode_alu [5:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )#
1(#
0'#
0&#
1%#
0$#
0##
b0 "#
b0 !#
b0 ~"
b0 }"
b1 |"
0{"
0z"
1y"
0x"
0w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b1000 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
0A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
z;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b100 |
b1000 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
0o
0n
0m
1l
b0 k
b0 j
b0 i
b100000000000010000000000000001 h
b0 g
b1 f
b100000000000010000000000000001 e
b0 d
b0 c
b1 b
b1 a
b0 `
b1 _
z^
b1 ]
b0 \
b10000000000000000000000000000000000000000000000000000000000000000 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
0N
1M
0L
1K
0J
0I
b100000000000010000000000000001 H
b1 G
b0 F
b0 E
b0 D
b0 C
b0 B
b1 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
1/
b0 .
b0 -
1,
0+
0*
0)
1(
0'
0&
b0 %
b0 $
1#
1"
1!
$end
#50
0"
0/
0!
0#
#100
1m
0l
b100 {
b100 |
b1 z
b1 T
b1 k
b1 y
b100000 )#
b100000 .
b100000 P
b100000 9"
1##
1&
0%#
0(
b10 |"
1x"
1J
0y"
0K
b1 )"
b10000000000000001 D
b10000000000000001 3"
b10000000000000001 0
b1 E
b1 1"
b1 ;
b1 %
b1 F
b1 ~"
b1 j
b1 Y
b1 w
b1000 -
b1000 O
b1000 !#
b1 v"
b1 C
b100000000000010000000000000001 i
b100000000000010000000000000001 :
b1 g
b1 9
b1 +"
1!
1#
#150
0!
0#
#200
b11 |"
1w"
1I
0x"
0J
b1 :"
0M
b1 Q
b1 B"
b1 S
b1 6"
b1 8"
b1 ,"
b1 4
b1 ="
b1 2"
b10 B
b10 <"
b10 ?"
b1 5"
b1 6
b1 >"
b10000000000000001 4"
b10000000000000000000000000000000000000000000000010000000000000001 [
b10000000000000001 5
b10 v"
b10 C
b1 }"
1!
1#
#250
0!
0#
#300
b100 |"
1z"
1L
0w"
0I
b1000 ["
b1 Y"
b1 m"
b1 F"
b10 }"
b11 v"
b11 C
b1 C"
b1 2
b1 o"
b10 @"
b10000000000000000000000000000001000000000000000010000000000000001 [
b10 1
1!
1#
#350
0!
0#
#400
b101 |"
0z"
0L
b1 >
b1 x
b1 }
b1 !"
b1 #"
b1 t"
b1 p"
b100000000000000000000000000000000 s"
b1 <
b100 v"
b100 C
b11 }"
1!
1#
#450
0!
0#
#500
b0 |"
1{"
1N
b1 W
b1 u
b1 *"
b1 /"
b100 }"
b101 v"
b101 C
b1 ~
b10000000000000000000000000000000000000000000000000000000000000000 ("
b10000000000000000000000000000000000000000000000000000000000000000 %"
b1 q
1!
1#
#550
0!
0#
#600
b1 |"
0{"
0N
1y"
1K
b10 G
b10 ]
b10 b
b1 c
b10101100000000010000000000000000 H
b10101100000000010000000000000000 e
b10101100000000010000000000000000 h
b100000000000000000000000000000001000000000000000010000000000000001 [
b10 A
b10 _
b10 f
b1 @
b1 `
b1 d
b1 u"
b0 v"
b0 C
b101 }"
1!
1#
#650
0!
0#
#700
0m
1I"
b0 {
b100 |
b1000000 Z"
b1000 ["
0(#
0,
1'#
1+
b10 |"
1x"
1J
0y"
0K
b10000000000000000 D
b10000000000000000 3"
b10000000000000000 0
b0 E
b0 1"
b0 ;
b0 %
b0 F
b0 ~"
b101011 -
b101011 O
b101011 !#
b0 }"
b1 v"
b1 C
b10101100000000010000000000000000 i
b10101100000000010000000000000000 :
b10 g
b10 9
b10 +"
1!
1#
#750
0!
0#
#800
b11 |"
1w"
1I
0x"
0J
b0 :"
1M
b0 Q
b0 B"
b0 S
b0 6"
b0 8"
b10 ,"
b10 4
b10 ="
b1 0"
b1 8
b1 D"
b0 2"
b10 B
b10 <"
b10 ?"
b100000000000000000000000000000000 5"
b0 6
b0 >"
b10000000000000000 4"
b100000000000000000000000000000001000000000000000010000000000000000 [
b10000000000000000 5
b10 v"
b10 C
b1 }"
1!
1#
#850
0!
0#
#900
b100 |"
1z"
1L
0w"
0I
1H"
0I"
b10000000 Z"
b1000 ["
b0 Y"
b0 m"
b0 F"
b10 }"
b11 v"
b11 C
b1 E"
b1 3
b1 G"
b1 \"
b1 ^"
b1 `"
b1 b"
b1 d"
b1 f"
b1 h"
b1 j"
b0 C"
b0 2
b0 o"
1A"
1)
1!
1#
#950
0!
0#
#1000
b101 |"
0z"
0L
b1 R
b1 P"
b1 n"
b1 q"
b0 >
b0 x
b0 }
b0 !"
b0 #"
b0 t"
b1 ]"
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 l"
b1 Q"
b0 p"
b0 s"
b0 <
b100 v"
b100 C
b11 }"
1!
1#
#1050
0!
0#
#1100
b0 |"
1{"
1N
b100 }"
b101 v"
b101 C
1!
1#
#1150
0!
0#
#1200
b1 |"
0{"
0N
1y"
1K
b11 G
b11 ]
b11 b
b10 c
b10001100000000100000000000000000 H
b10001100000000100000000000000000 e
b10001100000000100000000000000000 h
b110000000000000000000000000000001000000000000000010000000000000000 [
b11 A
b11 _
b11 f
b10 @
b10 `
b10 d
b10 u"
b0 v"
b0 C
b101 }"
1!
1#
#1250
0!
0#
#1300
1n
0H"
b10 {
b0 Z"
b1000 ["
1(#
1,
0'#
0+
1&#
1*
b10 |"
1x"
1J
0y"
0K
b100 |
b10 z
b10 T
b10 k
b10 y
b0 W
b0 u
b0 *"
b0 /"
b10 )"
b100000000000000000 D
b100000000000000000 3"
b100000000000000000 0
b10 j
b10 Y
b10 w
b100011 -
b100011 O
b100011 !#
b0 }"
b1 v"
b1 C
b10001100000000100000000000000000 i
b10001100000000100000000000000000 :
b11 g
b11 9
b11 +"
1!
1#
#1350
0!
0#
#1400
b11 |"
1w"
1I
0x"
0J
b11 ,"
b11 B
b11 <"
b11 ?"
b11 4
b11 ="
b0 0"
b0 5"
b0 8
b0 D"
b100000000000000000 4"
b110000000000000000000000000000001000000000000000100000000000000000 [
b100000000000000000 5
b10 v"
b10 C
b1 }"
1!
1#
#1450
0!
0#
#1500
b100 |"
1z"
1L
0w"
0I
b10 }"
b11 v"
b11 C
b0 E"
b0 3
b0 G"
b0 \"
b0 ^"
b0 `"
b0 b"
b0 d"
b0 f"
b0 h"
b0 j"
b11 @"
b110000000000000000000000000000001100000000000000100000000000000000 [
b11 1
1!
1#
#1550
0!
0#
#1600
b101 |"
0z"
0L
b1 >
b1 x
b1 }
b1 !"
b1 #"
b1 t"
b1 r"
b1 s"
b1 =
b100 v"
b100 C
b11 }"
1!
1#
#1650
0!
0#
#1700
b0 |"
1{"
1N
b1 W
b1 u
b1 *"
b1 /"
b100 }"
b101 v"
b101 C
b1 ""
b10000000000000000000000000000000100000000000000000000000000000000 ("
b10000000000000000000000000000000100000000000000000000000000000000 %"
b1 r
1!
1#
#1750
0!
0#
#1800
b1 |"
0{"
0N
1y"
1K
b100 G
b100 ]
b100 b
b11 c
b10000010000010000000000000010 H
b10000010000010000000000000010 e
b10000010000010000000000000010 h
b1000000000000000000000000000000001100000000000000100000000000000000 [
b100 A
b100 _
b100 f
b11 @
b11 `
b11 d
b11 u"
b0 v"
b0 C
b101 }"
1!
1#
#1850
0!
0#
#1900
b11 G
b11 ]
b11 b
b0 >
b0 x
b0 }
b0 !"
b0 #"
b0 t"
b1 "#
b1 $
b1 ?
b1 \
b100010 )#
b100010 .
b100010 P
b100010 9"
0(#
0,
0&#
0*
b10 |"
1x"
1J
0y"
0K
0m
0n
b0 {
b100 |
b1 z
b1 T
b1 k
b1 y
b1 V
b1 t
b1 '"
b1 -"
b1 )"
b10 &"
b10000010000000000000010 D
b10000010000000000000010 3"
b10000010000000000000010 0
b10 E
b10 1"
b10 ;
b10 %
b10 F
b10 ~"
b1 j
b1 Y
b1 w
b10 X
b10 v
b100 -
b100 O
b100 !#
b0 }"
b1 v"
b1 C
b10000010000010000000000000010 i
b10000010000010000000000000010 :
b100 g
b100 9
b100 +"
1!
1#
#1950
0!
0#
#2000
b11 |"
1w"
1I
0x"
0J
b10 S
b10 6"
b10 8"
b11111111111111111111111111111111 :"
0M
b11111111111111111111111111111111 Q
b11111111111111111111111111111111 B"
b100 ,"
b100 4
b100 ="
b1 ."
b1 7
b1 7"
b1 0"
b1 8
b1 D"
b10 2"
b110 B
b110 <"
b110 ?"
b100000000000000000000000000000010 5"
b10 6
b10 >"
b10000010000000000000010 4"
b1000000000000000000000000000000001100000000010000010000000000000010 [
b10000010000000000000010 5
b10 v"
b10 C
b1 }"
1!
1#
#2050
0!
0#
#2100
b100 |"
1z"
1L
0w"
0I
b0 "#
b0 $
b0 ?
b0 \
b1000 ["
b0 R
b0 P"
b0 n"
b0 q"
b111 Y"
b111 m"
b100 G
b100 ]
b100 b
b11111 F"
b10 }"
b11 v"
b11 C
b1 E"
b1 3
b1 G"
b1 \"
b1 ^"
b1 `"
b1 b"
b1 d"
b1 f"
b1 h"
b1 j"
b11111111111111111111111111111111 C"
b11111111111111111111111111111111 2
b11111111111111111111111111111111 o"
0A"
0)
b110 @"
b1000000000000000000000000000000011000000000010000010000000000000010 [
b110 1
1!
1#
#2150
0!
0#
#2200
b101 |"
0z"
0L
b11111111111111111111111111111111 >
b11111111111111111111111111111111 x
b11111111111111111111111111111111 }
b11111111111111111111111111111111 !"
b11111111111111111111111111111111 #"
b11111111111111111111111111111111 t"
b11111111111111111111111111111111 p"
b11111111111111111111111111111111 <
b0 r"
b1111111111111111111111111111111100000000000000000000000000000000 s"
b0 =
b100 v"
b100 C
b11 }"
1!
1#
#2250
0!
0#
#2300
b0 |"
1{"
1N
b100 }"
b101 v"
b101 C
1!
1#
#2350
0!
0#
#2400
b1 |"
0{"
0N
1y"
1K
b101 G
b101 ]
b101 b
b100 c
b100000000000110000000000000100 H
b100000000000110000000000000100 e
b100000000000110000000000000100 h
b1010000000000000000000000000000011000000000010000010000000000000010 [
b101 A
b101 _
b101 f
b100 @
b100 `
b100 d
b100 u"
b0 v"
b0 C
b101 }"
1!
1#
#2450
0!
0#
#2500
1o
b11 :"
b11 Q
b11 B"
b1 {
b100000 )#
b100000 .
b100000 P
b100000 9"
1(#
1,
b10 |"
1x"
1J
0y"
0K
b100 |
b11 z
b11 T
b11 k
b11 y
b0 W
b0 u
b0 *"
b0 /"
b0 V
b0 t
b0 '"
b0 -"
b11 )"
b0 &"
b110000000000000100 D
b110000000000000100 3"
b110000000000000100 0
b100 E
b100 1"
b100 ;
b100 %
b100 F
b100 ~"
b11 j
b11 Y
b11 w
b0 X
b0 v
b1000 -
b1000 O
b1000 !#
b0 }"
b1 v"
b1 C
b100000000000110000000000000100 i
b100000000000110000000000000100 :
b101 g
b101 9
b101 +"
1!
1#
#2550
0!
0#
#2600
b11 |"
1w"
1I
0x"
0J
b11111111111111111111111111111111 W
b11111111111111111111111111111111 u
b11111111111111111111111111111111 *"
b11111111111111111111111111111111 /"
b100 S
b100 6"
b100 8"
b100 :"
b100 Q
b100 B"
b11111111111111111111111111111111 $"
b10000000000000000000000000000000111111111111111111111111111111111 ("
b10000000000000000000000000000000111111111111111111111111111111111 %"
b11111111111111111111111111111111 s
b101 ,"
b101 4
b101 ="
b0 ."
b0 7
b0 7"
b0 0"
b0 8
b0 D"
b100 2"
b1001 B
b1001 <"
b1001 ?"
b100 5"
b100 6
b100 >"
b110000000000000100 4"
b1010000000000000000000000000000011000000000000000110000000000000100 [
b110000000000000100 5
b10 v"
b10 C
b1 }"
1!
1#
#2650
0!
0#
#2700
b100 |"
1z"
1L
0w"
0I
b1000 ["
b100 Y"
b100 m"
b100 F"
b10 }"
b11 v"
b11 C
b0 E"
b0 3
b0 G"
b0 \"
b0 ^"
b0 `"
b0 b"
b0 d"
b0 f"
b0 h"
b0 j"
b100 C"
b100 2
b100 o"
b1001 @"
b1010000000000000000000000000000100100000000000000110000000000000100 [
b1001 1
1!
1#
#2750
0!
0#
#2800
b101 |"
0z"
0L
b100 >
b100 x
b100 }
b100 !"
b100 #"
b100 t"
b100 p"
b10000000000000000000000000000000000 s"
b100 <
b100 v"
b100 C
b11 }"
1!
1#
#2850
0!
0#
#2900
b0 |"
1{"
1N
b100 W
b100 u
b100 *"
b100 /"
b100 }"
b101 v"
b101 C
b100 $"
b10000000000000000000000000000000100000000000000000000000000000100 ("
b10000000000000000000000000000000100000000000000000000000000000100 %"
b100 s
1!
1#
#2950
0!
0#
#3000
b1 |"
0{"
0N
1y"
1K
b110 G
b110 ]
b110 b
b101 c
b100000000000110000000000000101 H
b100000000000110000000000000101 e
b100000000000110000000000000101 h
b1100000000000000000000000000000100100000000000000110000000000000100 [
b110 A
b110 _
b110 f
b101 @
b101 `
b101 d
b101 u"
b0 v"
b0 C
b101 }"
1!
1#
#3050
0!
0#
#3100
b10 |"
1x"
1J
0y"
0K
b110000000000000101 D
b110000000000000101 3"
b110000000000000101 0
b101 E
b101 1"
b101 ;
b101 %
b101 F
b101 ~"
b0 }"
b1 v"
b1 C
b100000000000110000000000000101 i
b100000000000110000000000000101 :
b110 g
b110 9
b110 +"
1!
1#
#3150
0!
0#
#3200
b11 |"
1w"
1I
0x"
0J
b101 :"
b101 Q
b101 B"
b101 S
b101 6"
b101 8"
b110 ,"
b110 4
b110 ="
b100 0"
b100 8
b100 D"
b101 2"
b1011 B
b1011 <"
b1011 ?"
b10000000000000000000000000000000101 5"
b101 6
b101 >"
b110000000000000101 4"
b1100000000000000000000000000000100100000000000000110000000000000101 [
b110000000000000101 5
b10 v"
b10 C
b1 }"
1!
1#
#3250
0!
0#
#3300
b100 |"
1z"
1L
0w"
0I
b1000 ["
b101 Y"
b101 m"
b101 F"
b10 }"
b11 v"
b11 C
b100 E"
b100 3
b100 G"
b100 \"
b100 ^"
b100 `"
b100 b"
b100 d"
b100 f"
b100 h"
b100 j"
b101 C"
b101 2
b101 o"
b1011 @"
b1100000000000000000000000000000101100000000000000110000000000000101 [
b1011 1
1!
1#
#3350
0!
0#
#3400
b101 |"
0z"
0L
b101 >
b101 x
b101 }
b101 !"
b101 #"
b101 t"
b101 p"
b10100000000000000000000000000000000 s"
b101 <
b100 v"
b100 C
b11 }"
1!
1#
#3450
0!
0#
#3500
b0 |"
1{"
1N
b101 W
b101 u
b101 *"
b101 /"
b100 }"
b101 v"
b101 C
b101 $"
b10000000000000000000000000000000100000000000000000000000000000101 ("
b10000000000000000000000000000000100000000000000000000000000000101 %"
b101 s
1!
1#
#3550
0!
0#
#3600
b1 |"
0{"
0N
1y"
1K
b111 G
b111 ]
b111 b
b110 c
b100000000000110000000000000110 H
b100000000000110000000000000110 e
b100000000000110000000000000110 h
b1110000000000000000000000000000101100000000000000110000000000000101 [
b111 A
b111 _
b111 f
b110 @
b110 `
b110 d
b110 u"
b0 v"
b0 C
b101 }"
1!
1#
#3650
0!
0#
#3700
b10 |"
1x"
1J
0y"
0K
b110000000000000110 D
b110000000000000110 3"
b110000000000000110 0
b110 E
b110 1"
b110 ;
b110 %
b110 F
b110 ~"
b0 }"
b1 v"
b1 C
b100000000000110000000000000110 i
b100000000000110000000000000110 :
b111 g
b111 9
b111 +"
1!
1#
#3750
0!
0#
#3800
b11 |"
1w"
1I
0x"
0J
b110 :"
b110 Q
b110 B"
b110 S
b110 6"
b110 8"
b111 ,"
b111 4
b111 ="
b101 0"
b101 8
b101 D"
b110 2"
b1101 B
b1101 <"
b1101 ?"
b10100000000000000000000000000000110 5"
b110 6
b110 >"
b110000000000000110 4"
b1110000000000000000000000000000101100000000000000110000000000000110 [
b110000000000000110 5
b10 v"
b10 C
b1 }"
1!
1#
#3850
0!
0#
#3900
b100 |"
1z"
1L
0w"
0I
b1000 ["
b110 Y"
b110 m"
b110 F"
b10 }"
b11 v"
b11 C
b101 E"
b101 3
b101 G"
b101 \"
b101 ^"
b101 `"
b101 b"
b101 d"
b101 f"
b101 h"
b101 j"
b110 C"
b110 2
b110 o"
b1101 @"
b1110000000000000000000000000000110100000000000000110000000000000110 [
b1101 1
1!
1#
#3950
0!
0#
#4000
b101 |"
0z"
0L
b110 >
b110 x
b110 }
b110 !"
b110 #"
b110 t"
b110 p"
b11000000000000000000000000000000000 s"
b110 <
b100 v"
b100 C
b11 }"
1!
1#
#4050
0!
0#
#4100
b0 |"
1{"
1N
b110 W
b110 u
b110 *"
b110 /"
b100 }"
b101 v"
b101 C
b110 $"
b10000000000000000000000000000000100000000000000000000000000000110 ("
b10000000000000000000000000000000100000000000000000000000000000110 %"
b110 s
1!
1#
#4150
0!
0#
#4200
b1 |"
0{"
0N
1y"
1K
b1000 G
b1000 ]
b1000 b
b111 c
b1000000000000000000000001001 H
b1000000000000000000000001001 e
b1000000000000000000000001001 h
b10000000000000000000000000000000110100000000000000110000000000000110 [
b1000 A
b1000 _
b1000 f
b111 @
b111 `
b111 d
b111 u"
b0 v"
b0 C
b101 }"
1!
1#
#4250
0!
0#
#4300
b110000000000000110 G
b110000000000000110 ]
b110000000000000110 b
b0 :"
1M
b0 Q
b0 B"
b101 S
b101 6"
b101 8"
b10 "#
b10 $
b10 ?
b10 \
b0 )#
b0 .
b0 P
b0 9"
0(#
0,
1$#
1'
0##
0&
b10 |"
1x"
1J
0y"
0K
0l
0o
b0 {
b100 |
b0 z
b0 T
b0 k
b0 y
b0 W
b0 u
b0 *"
b0 /"
b0 )"
b1001 D
b1001 3"
b1001 0
b1001 E
b1001 1"
b1001 ;
b1001 %
b1001 F
b1001 ~"
b0 j
b0 Y
b0 w
b10 -
b10 O
b10 !#
b0 }"
b1 v"
b1 C
b1000000000000000000000001001 i
b1000000000000000000000001001 :
b1000 g
b1000 9
b1000 +"
1!
1#
#4350
0!
0#
#4400
b11 |"
1w"
1I
0x"
0J
b0 S
b0 6"
b0 8"
b1001 G
b1001 ]
b1001 b
b1000 ,"
b1000 4
b1000 ="
b0 0"
b0 8
b0 D"
b1001 2"
b10001 B
b10001 <"
b10001 ?"
b1001 5"
b1001 6
b1001 >"
b1001 4"
b10000000000000000000000000000000110100000000000000000000000000001001 [
b1001 5
b10 v"
b10 C
b1 }"
1!
1#
#4450
0!
0#
#4500
b100 |"
1z"
1L
0w"
0I
b1000 ["
b1 R
b1 P"
b1 n"
b1 q"
b0 Y"
b0 m"
b0 F"
b10 }"
b11 v"
b11 C
b0 E"
b0 3
b0 G"
b0 \"
b0 ^"
b0 `"
b0 b"
b0 d"
b0 f"
b0 h"
b0 j"
b0 C"
b0 2
b0 o"
1A"
1)
b10001 @"
b10000000000000000000000000000001000100000000000000000000000000001001 [
b10001 1
1!
1#
#4550
0!
0#
#4600
b101 |"
0z"
0L
b0 >
b0 x
b0 }
b0 !"
b0 #"
b0 t"
b0 p"
b0 <
b1 r"
b1 s"
b1 =
b100 v"
b100 C
b11 }"
1!
1#
#4650
0!
0#
#4700
b0 |"
1{"
1N
b100 }"
b101 v"
b101 C
1!
1#
#4750
0!
0#
#4800
b1 |"
0{"
0N
1y"
1K
b1001 c
b100000000000100000000000001001 H
b100000000000100000000000001001 e
b100000000000100000000000001001 h
b10100000000000000000000000000001000100000000000000000000000000001001 [
b1010 A
b1010 _
b1010 f
b1001 @
b1001 `
b1001 d
b1001 u"
b0 v"
b0 C
b101 }"
1!
1#
#4850
0!
0#
#4900
1n
0l
b10 z
b1010 G
b1010 ]
b1010 b
b1001 :"
0M
b1001 Q
b1001 B"
b10 {
b100 |
b1001 S
b1001 6"
b1001 8"
b10 T
b10 k
b10 y
b0 "#
b0 $
b0 ?
b0 \
b100000 )#
b100000 .
b100000 P
b100000 9"
1(#
1,
0$#
0'
1##
1&
b10 |"
1x"
1J
0y"
0K
b1 W
b1 u
b1 *"
b1 /"
b10 )"
b100000000000001001 D
b100000000000001001 3"
b100000000000001001 0
b10 j
b10 Y
b10 w
b1000 -
b1000 O
b1000 !#
b0 }"
b1 v"
b1 C
b100000000000100000000000001001 i
b100000000000100000000000001001 :
b1010 g
b1010 9
b1010 +"
1!
1#
#4950
0!
0#
#5000
b11 |"
1w"
1I
0x"
0J
b0 W
b0 u
b0 *"
b0 /"
b0 ""
b10000000000000000000000000000000000000000000000000000000000000110 ("
b10000000000000000000000000000000000000000000000000000000000000110 %"
b0 r
b1010 ,"
b10011 B
b10011 <"
b10011 ?"
b1010 4
b1010 ="
b1 0"
b100000000000000000000000000001001 5"
b1 8
b1 D"
b100000000000001001 4"
b10100000000000000000000000000001000100000000000000100000000000001001 [
b100000000000001001 5
b10 v"
b10 C
b1 }"
1!
1#
#5050
0!
0#
#5100
b100 |"
1z"
1L
0w"
0I
b1000 ["
b0 R
b0 P"
b0 n"
b0 q"
b1 Y"
b1 m"
b1001 F"
b10 }"
b11 v"
b11 C
b1 E"
b1 3
b1 G"
b1 \"
b1 ^"
b1 `"
b1 b"
b1 d"
b1 f"
b1 h"
b1 j"
b1001 C"
b1001 2
b1001 o"
0A"
0)
b10011 @"
b10100000000000000000000000000001001100000000000000100000000000001001 [
b10011 1
1!
1#
#5150
0!
0#
#5200
b101 |"
0z"
0L
b1001 >
b1001 x
b1001 }
b1001 !"
b1001 #"
b1001 t"
b1001 p"
b1001 <
b0 r"
b100100000000000000000000000000000000 s"
b0 =
b100 v"
b100 C
b11 }"
1!
1#
#5250
0!
0#
#5300
b0 |"
1{"
1N
b1001 W
b1001 u
b1001 *"
b1001 /"
b100 }"
b101 v"
b101 C
b1001 ""
b10000000000000000000000000000100100000000000000000000000000000110 ("
b10000000000000000000000000000100100000000000000000000000000000110 %"
b1001 r
1!
1#
#5350
0!
0#
#5400
b1 |"
0{"
0N
1y"
1K
b1011 G
b1011 ]
b1011 b
b1010 c
b10000010000010000000000000100 H
b10000010000010000000000000100 e
b10000010000010000000000000100 h
b10110000000000000000000000000001001100000000000000100000000000001001 [
b1011 A
b1011 _
b1011 f
b1010 @
b1010 `
b1010 d
b1010 u"
b0 v"
b0 C
b101 }"
1!
1#
#5450
0!
0#
#5500
b11111111111111111111111111110111 :"
b11111111111111111111111111110111 Q
b11111111111111111111111111110111 B"
b100010 )#
b100010 .
b100010 P
b100010 9"
0(#
0,
b10 |"
1x"
1J
0y"
0K
0m
0n
b0 {
b100 |
b1 z
b1 T
b1 k
b1 y
b1 W
b1 u
b1 *"
b1 /"
b1001 V
b1001 t
b1001 '"
b1001 -"
b1 )"
b10 &"
b10000010000000000000100 D
b10000010000000000000100 3"
b10000010000000000000100 0
b100 E
b100 1"
b100 ;
b100 %
b100 F
b100 ~"
b1 j
b1 Y
b1 w
b10 X
b10 v
b100 -
b100 O
b100 !#
b0 }"
b1 v"
b1 C
b10000010000010000000000000100 i
b10000010000010000000000000100 :
b1011 g
b1011 9
b1011 +"
1!
1#
#5550
0!
0#
#5600
b11 |"
1w"
1I
0x"
0J
b100 S
b100 6"
b100 8"
b101 :"
0M
b101 Q
b101 B"
b1011 ,"
b1011 4
b1011 ="
b1001 ."
b1001 7
b1001 7"
b100 2"
b1111 B
b1111 <"
b1111 ?"
b100000000000000000000000000000100 5"
b100 6
b100 >"
b10000010000000000000100 4"
b10110000000000000000000000000001001100000000010000010000000000000100 [
b10000010000000000000100 5
b10 v"
b10 C
b1 }"
1!
1#
#5650
0!
0#
#5700
b100 |"
1z"
1L
0w"
0I
b1000 ["
b101 Y"
b101 m"
b101 F"
b10 }"
b11 v"
b11 C
b101 C"
b101 2
b101 o"
b1111 @"
b10110000000000000000000000000000111100000000010000010000000000000100 [
b1111 1
1!
1#
#5750
0!
0#
#5800
b101 |"
0z"
0L
b101 >
b101 x
b101 }
b101 !"
b101 #"
b101 t"
b101 p"
b10100000000000000000000000000000000 s"
b101 <
b100 v"
b100 C
b11 }"
1!
1#
#5850
0!
0#
#5900
b0 |"
1{"
1N
b100 }"
b101 v"
b101 C
1!
1#
#5950
0!
0#
#6000
b1 |"
0{"
0N
1y"
1K
b1100 G
b1100 ]
b1100 b
b1011 c
b100000000000110000000000001011 H
b100000000000110000000000001011 e
b100000000000110000000000001011 h
b11000000000000000000000000000000111100000000010000010000000000000100 [
b1100 A
b1100 _
b1100 f
b1011 @
b1011 `
b1011 d
b1011 u"
b0 v"
b0 C
b101 }"
1!
1#
#6050
0!
0#
#6100
1o
b1101 :"
b1101 Q
b1101 B"
b1 {
b100000 )#
b100000 .
b100000 P
b100000 9"
1(#
1,
b10 |"
1x"
1J
0y"
0K
b100 |
b11 z
b11 T
b11 k
b11 y
b110 W
b110 u
b110 *"
b110 /"
b0 V
b0 t
b0 '"
b0 -"
b11 )"
b0 &"
b110000000000001011 D
b110000000000001011 3"
b110000000000001011 0
b1011 E
b1011 1"
b1011 ;
b1011 %
b1011 F
b1011 ~"
b11 j
b11 Y
b11 w
b0 X
b0 v
b1000 -
b1000 O
b1000 !#
b0 }"
b1 v"
b1 C
b100000000000110000000000001011 i
b100000000000110000000000001011 :
b1100 g
b1100 9
b1100 +"
1!
1#
#6150
0!
0#
#6200
b11 |"
1w"
1I
0x"
0J
b101 W
b101 u
b101 *"
b101 /"
b1011 S
b1011 6"
b1011 8"
b1011 :"
b1011 Q
b1011 B"
b101 $"
b10000000000000000000000000000100100000000000000000000000000000101 ("
b10000000000000000000000000000100100000000000000000000000000000101 %"
b101 s
b1100 ,"
b1100 4
b1100 ="
b0 ."
b0 7
b0 7"
b110 0"
b110 8
b110 D"
b1011 2"
b10111 B
b10111 <"
b10111 ?"
b11000000000000000000000000000001011 5"
b1011 6
b1011 >"
b110000000000001011 4"
b11000000000000000000000000000000111100000000000000110000000000001011 [
b110000000000001011 5
b10 v"
b10 C
b1 }"
1!
1#
#6250
0!
0#
#6300
b100 |"
1z"
1L
0w"
0I
b1000 ["
b11 Y"
b11 m"
b1011 F"
b10 }"
b11 v"
b11 C
b110 E"
b110 3
b110 G"
b110 \"
b110 ^"
b110 `"
b110 b"
b110 d"
b110 f"
b110 h"
b110 j"
b1011 C"
b1011 2
b1011 o"
b10111 @"
b11000000000000000000000000000001011100000000000000110000000000001011 [
b10111 1
1!
1#
#6350
0!
0#
#6400
b101 |"
0z"
0L
b1011 >
b1011 x
b1011 }
b1011 !"
b1011 #"
b1011 t"
b1011 p"
b101100000000000000000000000000000000 s"
b1011 <
b100 v"
b100 C
b11 }"
1!
1#
#6450
0!
0#
#6500
b0 |"
1{"
1N
b1011 W
b1011 u
b1011 *"
b1011 /"
b100 }"
b101 v"
b101 C
b1011 $"
b10000000000000000000000000000100100000000000000000000000000001011 ("
b10000000000000000000000000000100100000000000000000000000000001011 %"
b1011 s
1!
1#
#6550
0!
0#
#6600
b1 |"
0{"
0N
1y"
1K
b1101 G
b1101 ]
b1101 b
b1100 c
b1000000000000000000000001110 H
b1000000000000000000000001110 e
b1000000000000000000000001110 h
b11010000000000000000000000000001011100000000000000110000000000001011 [
b1101 A
b1101 _
b1101 f
b1100 @
b1100 `
b1100 d
b1100 u"
b0 v"
b0 C
b101 }"
1!
1#
#6650
0!
0#
#6700
b110000000000001011 G
b110000000000001011 ]
b110000000000001011 b
b0 :"
1M
b0 Q
b0 B"
b110 S
b110 6"
b110 8"
b10 "#
b10 $
b10 ?
b10 \
b0 )#
b0 .
b0 P
b0 9"
0(#
0,
1$#
1'
0##
0&
b10 |"
1x"
1J
0y"
0K
0l
0o
b0 {
b100 |
b0 z
b0 T
b0 k
b0 y
b0 W
b0 u
b0 *"
b0 /"
b0 )"
b1110 D
b1110 3"
b1110 0
b1110 E
b1110 1"
b1110 ;
b1110 %
b1110 F
b1110 ~"
b0 j
b0 Y
b0 w
b10 -
b10 O
b10 !#
b0 }"
b1 v"
b1 C
b1000000000000000000000001110 i
b1000000000000000000000001110 :
b1101 g
b1101 9
b1101 +"
1!
1#
#6750
0!
0#
#6800
b11 |"
1w"
1I
0x"
0J
b0 S
b0 6"
b0 8"
b1110 G
b1110 ]
b1110 b
b1101 ,"
b1101 4
b1101 ="
b0 0"
b0 8
b0 D"
b1110 2"
b11011 B
b11011 <"
b11011 ?"
b1110 5"
b1110 6
b1110 >"
b1110 4"
b11010000000000000000000000000001011100000000000000000000000000001110 [
b1110 5
b10 v"
b10 C
b1 }"
1!
1#
#6850
0!
0#
#6900
b100 |"
1z"
1L
0w"
0I
b1000 ["
b1 R
b1 P"
b1 n"
b1 q"
b0 Y"
b0 m"
b0 F"
b10 }"
b11 v"
b11 C
b0 E"
b0 3
b0 G"
b0 \"
b0 ^"
b0 `"
b0 b"
b0 d"
b0 f"
b0 h"
b0 j"
b0 C"
b0 2
b0 o"
1A"
1)
b11011 @"
b11010000000000000000000000000001101100000000000000000000000000001110 [
b11011 1
1!
1#
#6950
0!
0#
#7000
b101 |"
0z"
0L
b0 >
b0 x
b0 }
b0 !"
b0 #"
b0 t"
b0 p"
b0 <
b1 r"
b1 s"
b1 =
b100 v"
b100 C
b11 }"
1!
1#
#7050
0!
0#
#7100
b0 |"
1{"
1N
b100 }"
b101 v"
b101 C
1!
1#
#7150
0!
0#
#7200
b1 |"
0{"
0N
1y"
1K
b1110 c
b100000000000110000000000001110 H
b100000000000110000000000001110 e
b100000000000110000000000001110 h
b11110000000000000000000000000001101100000000000000000000000000001110 [
b1111 A
b1111 _
b1111 f
b1110 @
b1110 `
b1110 d
b1110 u"
b0 v"
b0 C
b101 }"
1!
1#
#7250
0!
0#
#7300
1o
0l
b11 z
b1111 G
b1111 ]
b1111 b
b1110 :"
0M
b1110 Q
b1110 B"
b1 {
b100 |
b1110 S
b1110 6"
b1110 8"
b11 T
b11 k
b11 y
b0 "#
b0 $
b0 ?
b0 \
b100000 )#
b100000 .
b100000 P
b100000 9"
1(#
1,
0$#
0'
1##
1&
b10 |"
1x"
1J
0y"
0K
b1011 W
b1011 u
b1011 *"
b1011 /"
b11 )"
b110000000000001110 D
b110000000000001110 3"
b110000000000001110 0
b11 j
b11 Y
b11 w
b1000 -
b1000 O
b1000 !#
b0 }"
b1 v"
b1 C
b100000000000110000000000001110 i
b100000000000110000000000001110 :
b1111 g
b1111 9
b1111 +"
1!
1#
#7350
0!
0#
#7400
b11 |"
1w"
1I
0x"
0J
b0 W
b0 u
b0 *"
b0 /"
b0 $"
b10000000000000000000000000000100100000000000000000000000000000000 ("
b10000000000000000000000000000100100000000000000000000000000000000 %"
b0 s
b1111 ,"
b11101 B
b11101 <"
b11101 ?"
b1111 4
b1111 ="
b1011 0"
b101100000000000000000000000000001110 5"
b1011 8
b1011 D"
b110000000000001110 4"
b11110000000000000000000000000001101100000000000000110000000000001110 [
b110000000000001110 5
b10 v"
b10 C
b1 }"
1!
1#
#7450
0!
0#
#7500
b100 |"
1z"
1L
0w"
0I
b1000 ["
b0 R
b0 P"
b0 n"
b0 q"
b110 Y"
b110 m"
b1110 F"
b10 }"
b11 v"
b11 C
b1011 E"
b1011 3
b1011 G"
b1011 \"
b1011 ^"
b1011 `"
b1011 b"
b1011 d"
b1011 f"
b1011 h"
b1011 j"
b1110 C"
b1110 2
b1110 o"
0A"
0)
b11101 @"
b11110000000000000000000000000001110100000000000000110000000000001110 [
b11101 1
1!
1#
#7550
0!
0#
#7600
b101 |"
0z"
0L
b1110 >
b1110 x
b1110 }
b1110 !"
b1110 #"
b1110 t"
b1110 p"
b1110 <
b0 r"
b111000000000000000000000000000000000 s"
b0 =
b100 v"
b100 C
b11 }"
1!
1#
#7650
0!
0#
#7700
b0 |"
1{"
1N
b1110 W
b1110 u
b1110 *"
b1110 /"
b100 }"
b101 v"
b101 C
b1110 $"
b10000000000000000000000000000100100000000000000000000000000001110 ("
b10000000000000000000000000000100100000000000000000000000000001110 %"
b1110 s
1!
1#
#7750
0!
0#
#7800
b1 |"
0{"
0N
1y"
1K
b10000 G
b10000 ]
b10000 b
b1111 c
b1000100001100000100000 H
b1000100001100000100000 e
b1000100001100000100000 h
b100000000000000000000000000000001110100000000000000110000000000001110 [
b10000 A
b10000 _
b10000 f
b1111 @
b1111 `
b1111 d
b1111 u"
b0 v"
b0 C
b101 }"
1!
1#
#7850
0!
0#
#7900
b1011 :"
b1011 Q
b1011 B"
b1011 S
b1011 6"
b1011 8"
0##
0&
1%#
1(
b10 |"
1x"
1J
0y"
0K
0n
1o
b1 {
b100 |
b11 z
b11 T
b11 k
b11 y
b1001 W
b1001 u
b1001 *"
b1001 /"
b1 V
b1 t
b1 '"
b1 -"
b10 )"
b1 &"
b1000100001100000100000 D
b1000100001100000100000 3"
b1000100001100000100000 0
b1100000100000 E
b1100000100000 1"
b1100000100000 ;
b100000 %
b100000 F
b100000 ~"
b11 U
b1100010 j
b10 Y
b10 w
b1 X
b1 v
b0 -
b0 O
b0 !#
b0 }"
b1 v"
b1 C
b1000100001100000100000 i
b1000100001100000100000 :
b10000 g
b10000 9
b10000 +"
1!
1#
#7950
0!
0#
#8000
b11 |"
1w"
1I
0x"
0J
b1001 S
b1001 6"
b1001 8"
b1010 :"
b1010 Q
b1010 B"
b10000 ,"
b10000 4
b10000 ="
b1 ."
b1 7
b1 7"
b1001 0"
b1001 8
b1001 D"
b1100000100000 2"
b1100000110000 B
b1100000110000 <"
b1100000110000 ?"
b100100000000000000000001100000100000 5"
b1100000100000 6
b1100000100000 >"
b1000100001100000100000 4"
b100000000000000000000000000000001110100000000001000100001100000100000 [
b1000100001100000100000 5
b10 v"
b10 C
b1 }"
1!
1#
#8050
0!
0#
#8100
b100 |"
1z"
1L
0w"
0I
b1000 ["
b10 Y"
b10 m"
b1010 F"
b10 }"
b11 v"
b11 C
b1001 E"
b1001 3
b1001 G"
b1001 \"
b1001 ^"
b1001 `"
b1001 b"
b1001 d"
b1001 f"
b1001 h"
b1001 j"
b1010 C"
b1010 2
b1010 o"
b1100000110000 @"
b100000000000000000000000110000011000000000000001000100001100000100000 [
b1100000110000 1
1!
1#
#8150
0!
0#
#8200
b101 |"
0z"
0L
b1010 >
b1010 x
b1010 }
b1010 !"
b1010 #"
b1010 t"
b1010 p"
b101000000000000000000000000000000000 s"
b1010 <
b100 v"
b100 C
b11 }"
1!
1#
#8250
0!
0#
#8300
b0 |"
1{"
1N
b100 }"
b101 v"
b101 C
b1010 $"
b10000000000000000000000000000100100000000000000000000000000001010 ("
b10000000000000000000000000000100100000000000000000000000000001010 %"
b1010 s
1!
1#
#8350
0!
0#
#8400
b1 |"
0{"
0N
1y"
1K
b10001 G
b10001 ]
b10001 b
b10000 c
bx H
bx e
bx h
b100010000000000000000000110000011000000000000001000100001100000100000 [
b10001 A
b10001 _
b10001 f
b10000 @
b10000 `
b10000 d
b10000 u"
b0 v"
b0 C
b101 }"
1!
1#
#8450
0!
0#
#8500
b10 |"
1x"
1J
0y"
0K
0o
b0 {
b100 |
bx z
bx T
bx k
bx y
bx W
bx u
bx *"
bx /"
bx V
bx t
bx '"
bx -"
bx )"
bx &"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx D
b0xxxxxxxxxxxxxxxxxxxxxxxxxx 3"
bx 0
b0xxxxxxxxxxxxxxxx E
b0xxxxxxxxxxxxxxxx 1"
bx ;
bx %
bx F
bx ~"
bx Z
bx U
bx j
bx Y
bx w
bx X
bx v
bx -
bx O
bx !#
b0 }"
b1 v"
b1 C
bx i
bx :
b10001 g
b10001 9
b10001 +"
1!
1#
#8550
0!
0#
#8600
b11 |"
1w"
1I
0x"
0J
bx S
bx 6"
bx 8"
bx :"
xM
bx Q
bx B"
b10001 ,"
b10001 4
b10001 ="
bx ."
bx 7
bx 7"
bx 0"
bx 8
bx D"
b0xxxxxxxxxxxxxxxx 2"
bx B
bx <"
bx ?"
bx0000000000000000xxxxxxxxxxxxxxxx 5"
b0xxxxxxxxxxxxxxxx 6
b0xxxxxxxxxxxxxxxx >"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx 4"
b1000100000000000000000001100000110000000000xxxxxxxxxxxxxxxxxxxxxxxxxx [
b0xxxxxxxxxxxxxxxxxxxxxxxxxx 5
b10 v"
b10 C
b1 }"
1!
1#
#8650
0!
0#
#8700
b100 |"
1z"
1L
0w"
0I
b1000 ["
bx R
bx P"
bx n"
bx q"
bx Y"
bx m"
bx F"
b10 }"
b11 v"
b11 C
bx E"
bx 3
bx G"
bx \"
bx ^"
bx `"
bx b"
bx d"
bx f"
bx h"
bx j"
bx C"
bx 2
bx o"
xA"
x)
bx @"
b10001xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000xxxxxxxxxxxxxxxxxxxxxxxxxx [
bx 1
1!
1#
#8750
0!
0#
#8800
b101 |"
0z"
0L
bx >
bx x
bx }
bx !"
bx #"
bx t"
bx p"
bx <
bx r"
bx s"
bx =
b100 v"
b100 C
b11 }"
1!
1#
#8850
0!
0#
#8900
b0 |"
b100 }"
b101 v"
b101 C
1!
1#
#8950
0!
0#
#9000
b1 |"
1y"
1K
b0 v"
b0 C
b101 }"
1!
1#
#9050
0!
0#
#9100
b10 |"
1x"
1J
0y"
0K
b0 }"
b1 v"
b1 C
1!
1#
#9150
0!
0#
#9200
b11 |"
1w"
1I
0x"
0J
b10 v"
b10 C
b1 }"
1!
1#
#9250
0!
0#
#9300
b100 |"
1z"
1L
0w"
0I
b10 }"
b11 v"
b11 C
1!
1#
#9350
0!
0#
#9400
b101 |"
0z"
0L
b100 v"
b100 C
b11 }"
1!
1#
#9450
0!
0#
#9500
b0 |"
b100 }"
b101 v"
b101 C
1!
1#
#9550
0!
0#
#9600
b1 |"
1y"
1K
b0 v"
b0 C
b101 }"
1!
1#
#9650
0!
0#
#9700
b10 |"
1x"
1J
0y"
0K
b0 }"
b1 v"
b1 C
1!
1#
#9750
0!
0#
#9800
b11 |"
1w"
1I
0x"
0J
b10 v"
b10 C
b1 }"
1!
1#
#9850
0!
0#
#9900
b100 |"
1z"
1L
0w"
0I
b10 }"
b11 v"
b11 C
1!
1#
#9950
0!
0#
#10000
b101 |"
0z"
0L
b100 v"
b100 C
b11 }"
1!
1#
#10050
0!
0#
