$date
	Thu May  4 22:04:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Not_tb $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module u_Not $end
$var wire 1 " in_i $end
$var wire 1 ! out_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#20000
0!
1"
#30000
1!
0"
#40000
0!
1"
#1040000
