{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421169848657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421169848657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 18:24:08 2015 " "Processing started: Tue Jan 13 18:24:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421169848657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421169848657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_cut -c top_level_cut " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_cut -c top_level_cut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421169848657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1421169849329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin8seg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin8seg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin8seg4-behavioural " "Found design unit 1: bin8seg4-behavioural" {  } { { "bin8seg4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/bin8seg4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin8seg4 " "Found entity 1: bin8seg4" {  } { { "bin8seg4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/bin8seg4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2seg7-behavioural " "Found design unit 1: bin2seg7-behavioural" {  } { { "bin2seg7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/bin2seg7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2seg7 " "Found entity 1: bin2seg7" {  } { { "bin2seg7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/bin2seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/subsystems/spi_slave/shift_reg-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/job/epo3a5/chip/subsystems/spi_slave/shift_reg-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-behaviour " "Found design unit 1: shift_reg-behaviour" {  } { { "../SPI_slave/shift_reg-behaviour.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/SPI_slave/shift_reg-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/subsystems/spi_slave/shift_reg.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/job/epo3a5/chip/subsystems/spi_slave/shift_reg.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../SPI_slave/shift_reg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/SPI_slave/shift_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/gate/gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/gate/gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gate-Behavioral " "Found design unit 1: gate-Behavioral" {  } { { "../../gate/gate.vhd" "" { Text "C:/Users/Job/epo3a5/chip/gate/gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""} { "Info" "ISGN_ENTITY_NAME" "1 gate " "Found entity 1: gate" {  } { { "../../gate/gate.vhd" "" { Text "C:/Users/Job/epo3a5/chip/gate/gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_o-behaviour " "Found design unit 1: reg_o-behaviour" {  } { { "../../CPU/reg_o.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_o.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_o " "Found entity 1: reg_o" {  } { { "../../CPU/reg_o.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_o.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_cluster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_cluster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_cluster-behavioural " "Found design unit 1: reg_cluster-behavioural" {  } { { "../../CPU/reg_cluster.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_cluster " "Found entity 1: reg_cluster" {  } { { "../../CPU/reg_cluster.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_a-behaviour " "Found design unit 1: reg_a-behaviour" {  } { { "../../CPU/reg_A.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_A.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_a " "Found entity 1: reg_a" {  } { { "../../CPU/reg_A.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_10-behaviour " "Found design unit 1: reg_10-behaviour" {  } { { "../../CPU/reg_10.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_10 " "Found entity 1: reg_10" {  } { { "../../CPU/reg_10.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_9-behaviour " "Found design unit 1: reg_9-behaviour" {  } { { "../../CPU/reg_9.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_9 " "Found entity 1: reg_9" {  } { { "../../CPU/reg_9.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8-behaviour " "Found design unit 1: reg_8-behaviour" {  } { { "../../CPU/reg_8.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "../../CPU/reg_8.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_7-behaviour " "Found design unit 1: reg_7-behaviour" {  } { { "../../CPU/reg_7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_7 " "Found entity 1: reg_7" {  } { { "../../CPU/reg_7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_6-behaviour " "Found design unit 1: reg_6-behaviour" {  } { { "../../CPU/reg_6.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_6 " "Found entity 1: reg_6" {  } { { "../../CPU/reg_6.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_5-behaviour " "Found design unit 1: reg_5-behaviour" {  } { { "../../CPU/reg_5.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_5 " "Found entity 1: reg_5" {  } { { "../../CPU/reg_5.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_4-behaviour " "Found design unit 1: reg_4-behaviour" {  } { { "../../CPU/reg_4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_4 " "Found entity 1: reg_4" {  } { { "../../CPU/reg_4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_3-behaviour " "Found design unit 1: reg_3-behaviour" {  } { { "../../CPU/reg_3.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "../../CPU/reg_3.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_2-behaviour " "Found design unit 1: reg_2-behaviour" {  } { { "../../CPU/reg_2.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_2 " "Found entity 1: reg_2" {  } { { "../../CPU/reg_2.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/pc_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/pc_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_counter-behaviour " "Found design unit 1: pc_counter-behaviour" {  } { { "../../CPU/pc_counter.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/pc_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "../../CPU/pc_counter.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/pc_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/instr_buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/instr_buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_buf-behaviour " "Found design unit 1: instr_buf-behaviour" {  } { { "../../CPU/instr_buf.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/instr_buf.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_buf " "Found entity 1: instr_buf" {  } { { "../../CPU/instr_buf.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/instr_buf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behaviour " "Found design unit 1: decoder-behaviour" {  } { { "../../CPU/decoder.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/decoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../CPU/decoder.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/cpu_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/cpu_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-behaviour " "Found design unit 1: cpu-behaviour" {  } { { "../../CPU/CPU_toplevel.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../../CPU/CPU_toplevel.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_i-behaviour " "Found design unit 1: buf_i-behaviour" {  } { { "../../CPU/buf_i.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_i.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_i " "Found entity 1: buf_i" {  } { { "../../CPU/buf_i.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_i.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_arg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_arg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_arg-behaviour " "Found design unit 1: buf_arg-behaviour" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_arg " "Found entity 1: buf_arg" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_a-behaviour " "Found design unit 1: buf_a-behaviour" {  } { { "../../CPU/buf_A.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_A.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_a " "Found entity 1: buf_a" {  } { { "../../CPU/buf_A.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_10-behaviour " "Found design unit 1: buf_10-behaviour" {  } { { "../../CPU/buf_10.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_10 " "Found entity 1: buf_10" {  } { { "../../CPU/buf_10.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_9-behaviour " "Found design unit 1: buf_9-behaviour" {  } { { "../../CPU/buf_9.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_9 " "Found entity 1: buf_9" {  } { { "../../CPU/buf_9.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_8-behaviour " "Found design unit 1: buf_8-behaviour" {  } { { "../../CPU/buf_8.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_8 " "Found entity 1: buf_8" {  } { { "../../CPU/buf_8.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_7-behaviour " "Found design unit 1: buf_7-behaviour" {  } { { "../../CPU/buf_7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_7 " "Found entity 1: buf_7" {  } { { "../../CPU/buf_7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_6-behaviour " "Found design unit 1: buf_6-behaviour" {  } { { "../../CPU/buf_6.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_6 " "Found entity 1: buf_6" {  } { { "../../CPU/buf_6.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_5-behaviour " "Found design unit 1: buf_5-behaviour" {  } { { "../../CPU/buf_5.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_5 " "Found entity 1: buf_5" {  } { { "../../CPU/buf_5.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_4-behaviour " "Found design unit 1: buf_4-behaviour" {  } { { "../../CPU/buf_4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_4 " "Found entity 1: buf_4" {  } { { "../../CPU/buf_4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_3-behaviour " "Found design unit 1: buf_3-behaviour" {  } { { "../../CPU/buf_3.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_3 " "Found entity 1: buf_3" {  } { { "../../CPU/buf_3.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_2-behaviour " "Found design unit 1: buf_2-behaviour" {  } { { "../../CPU/buf_2.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_2 " "Found entity 1: buf_2" {  } { { "../../CPU/buf_2.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behaviour " "Found design unit 1: alu-behaviour" {  } { { "../../CPU/alu.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../CPU/alu.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/subsystems/rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/subsystems/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behavioural " "Found design unit 1: ROM-behavioural" {  } { { "../ROM/rom.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/ROM/rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849941 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/rom.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/ROM/rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/gen6mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849941 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/gen6mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_cut.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level_cut.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_cut " "Found entity 1: top_level_cut" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169849941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169849941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_cut " "Elaborating entity \"top_level_cut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1421169851273 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "knopje " "Pin \"knopje\" not connected" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 32 1040 1208 48 "knopje" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1421169851273 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "switch " "Pin \"switch\" not connected" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1421169851273 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst8 " "Primitive \"NAND2\" of instance \"inst8\" not used" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 8 1240 1304 56 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1421169851273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst10 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst10\"" {  } { { "top_level_cut.bdf" "inst10" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 224 704 936 336 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_dec_instr CPU_toplevel.vhd(92) " "Verilog HDL or VHDL warning at CPU_toplevel.vhd(92): object \"cpu_dec_instr\" assigned a value but never read" {  } { { "../../CPU/CPU_toplevel.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421169851319 "|top_level_cut|cpu:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_buf cpu:inst10\|instr_buf:lbl_instrbuf " "Elaborating entity \"instr_buf\" for hierarchy \"cpu:inst10\|instr_buf:lbl_instrbuf\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_instrbuf" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:inst10\|decoder:lbl_decoder " "Elaborating entity \"decoder\" for hierarchy \"cpu:inst10\|decoder:lbl_decoder\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_decoder" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_arg cpu:inst10\|buf_arg:lbl_cpu_ibuf " "Elaborating entity \"buf_arg\" for hierarchy \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_cpu_ibuf" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter cpu:inst10\|pc_counter:lbl_cpu_pc " "Elaborating entity \"pc_counter\" for hierarchy \"cpu:inst10\|pc_counter:lbl_cpu_pc\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_cpu_pc" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:inst10\|alu:lbl_cpu_alu " "Elaborating entity \"alu\" for hierarchy \"cpu:inst10\|alu:lbl_cpu_alu\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_cpu_alu" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_a cpu:inst10\|reg_a:lbl_cpu_reg_A " "Elaborating entity \"reg_a\" for hierarchy \"cpu:inst10\|reg_a:lbl_cpu_reg_A\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_cpu_reg_A" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851335 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_A.vhd(18) " "VHDL Process Statement warning at reg_A.vhd(18): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_A.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_A.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851335 "|top_level_cut|cpu:inst1|reg_a:lbl_cpu_reg_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_a cpu:inst10\|buf_a:lbl_cpu_buf_A " "Elaborating entity \"buf_a\" for hierarchy \"cpu:inst10\|buf_a:lbl_cpu_buf_A\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_cpu_buf_A" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_cluster cpu:inst10\|reg_cluster:lbl_bregs " "Elaborating entity \"reg_cluster\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_bregs" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_o cpu:inst10\|reg_cluster:lbl_bregs\|reg_o:r_o " "Elaborating entity \"reg_o\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_o:r_o\"" {  } { { "../../CPU/reg_cluster.vhd" "r_o" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851351 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_o.vhd(19) " "VHDL Process Statement warning at reg_o.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_o.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_o.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851351 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_o:r_o"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2 cpu:inst10\|reg_cluster:lbl_bregs\|reg_2:r2 " "Elaborating entity \"reg_2\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_2:r2\"" {  } { { "../../CPU/reg_cluster.vhd" "r2" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851351 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_2.vhd(19) " "VHDL Process Statement warning at reg_2.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_2.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_2.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851351 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_2:r2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 cpu:inst10\|reg_cluster:lbl_bregs\|reg_3:r3 " "Elaborating entity \"reg_3\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_3:r3\"" {  } { { "../../CPU/reg_cluster.vhd" "r3" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851351 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_3.vhd(19) " "VHDL Process Statement warning at reg_3.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_3.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_3.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851351 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_3:r3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_4 cpu:inst10\|reg_cluster:lbl_bregs\|reg_4:r4 " "Elaborating entity \"reg_4\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_4:r4\"" {  } { { "../../CPU/reg_cluster.vhd" "r4" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851351 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_4.vhd(19) " "VHDL Process Statement warning at reg_4.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_4.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851351 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_4:r4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_5 cpu:inst10\|reg_cluster:lbl_bregs\|reg_5:r5 " "Elaborating entity \"reg_5\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_5:r5\"" {  } { { "../../CPU/reg_cluster.vhd" "r5" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851351 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_5.vhd(19) " "VHDL Process Statement warning at reg_5.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_5.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_5.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851351 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_5:r5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_6 cpu:inst10\|reg_cluster:lbl_bregs\|reg_6:r6 " "Elaborating entity \"reg_6\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_6:r6\"" {  } { { "../../CPU/reg_cluster.vhd" "r6" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851351 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_6.vhd(19) " "VHDL Process Statement warning at reg_6.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_6.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_6.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851351 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_6:r6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_7 cpu:inst10\|reg_cluster:lbl_bregs\|reg_7:r7 " "Elaborating entity \"reg_7\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_7:r7\"" {  } { { "../../CPU/reg_cluster.vhd" "r7" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_7.vhd(19) " "VHDL Process Statement warning at reg_7.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_7.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851366 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_7:r7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 cpu:inst10\|reg_cluster:lbl_bregs\|reg_8:r8 " "Elaborating entity \"reg_8\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_8:r8\"" {  } { { "../../CPU/reg_cluster.vhd" "r8" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_8.vhd(19) " "VHDL Process Statement warning at reg_8.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_8.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_8.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851366 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_8:r8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_9 cpu:inst10\|reg_cluster:lbl_bregs\|reg_9:r9 " "Elaborating entity \"reg_9\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_9:r9\"" {  } { { "../../CPU/reg_cluster.vhd" "r9" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_9.vhd(19) " "VHDL Process Statement warning at reg_9.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_9.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_9.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851366 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_9:r9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_10 cpu:inst10\|reg_cluster:lbl_bregs\|reg_10:r10 " "Elaborating entity \"reg_10\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_10:r10\"" {  } { { "../../CPU/reg_cluster.vhd" "r10" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_10.vhd(19) " "VHDL Process Statement warning at reg_10.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_10.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_10.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169851366 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_10:r10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_i cpu:inst10\|reg_cluster:lbl_bregs\|buf_i:bin " "Elaborating entity \"buf_i\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_i:bin\"" {  } { { "../../CPU/reg_cluster.vhd" "bin" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_2 cpu:inst10\|reg_cluster:lbl_bregs\|buf_2:b2 " "Elaborating entity \"buf_2\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_2:b2\"" {  } { { "../../CPU/reg_cluster.vhd" "b2" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_3 cpu:inst10\|reg_cluster:lbl_bregs\|buf_3:b3 " "Elaborating entity \"buf_3\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_3:b3\"" {  } { { "../../CPU/reg_cluster.vhd" "b3" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_4 cpu:inst10\|reg_cluster:lbl_bregs\|buf_4:b4 " "Elaborating entity \"buf_4\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_4:b4\"" {  } { { "../../CPU/reg_cluster.vhd" "b4" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_5 cpu:inst10\|reg_cluster:lbl_bregs\|buf_5:b5 " "Elaborating entity \"buf_5\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_5:b5\"" {  } { { "../../CPU/reg_cluster.vhd" "b5" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_6 cpu:inst10\|reg_cluster:lbl_bregs\|buf_6:b6 " "Elaborating entity \"buf_6\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_6:b6\"" {  } { { "../../CPU/reg_cluster.vhd" "b6" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_7 cpu:inst10\|reg_cluster:lbl_bregs\|buf_7:b7 " "Elaborating entity \"buf_7\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_7:b7\"" {  } { { "../../CPU/reg_cluster.vhd" "b7" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_8 cpu:inst10\|reg_cluster:lbl_bregs\|buf_8:b8 " "Elaborating entity \"buf_8\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_8:b8\"" {  } { { "../../CPU/reg_cluster.vhd" "b8" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_9 cpu:inst10\|reg_cluster:lbl_bregs\|buf_9:b9 " "Elaborating entity \"buf_9\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_9:b9\"" {  } { { "../../CPU/reg_cluster.vhd" "b9" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_10 cpu:inst10\|reg_cluster:lbl_bregs\|buf_10:b10 " "Elaborating entity \"buf_10\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_10:b10\"" {  } { { "../../CPU/reg_cluster.vhd" "b10" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate gate:inst2 " "Elaborating entity \"gate\" for hierarchy \"gate:inst2\"" {  } { { "top_level_cut.bdf" "inst2" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 40 624 768 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst3 " "Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst3\"" {  } { { "top_level_cut.bdf" "inst3" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 40 408 576 120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst\"" {  } { { "top_level_cut.bdf" "inst" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 224 392 568 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst4 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst4\"" {  } { { "top_level_cut.bdf" "inst4" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 368 448 648 448 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2seg7 bin2seg7:inst15 " "Elaborating entity \"bin2seg7\" for hierarchy \"bin2seg7:inst15\"" {  } { { "top_level_cut.bdf" "inst15" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 560 1104 1272 640 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin8seg4 bin8seg4:inst11 " "Elaborating entity \"bin8seg4\" for hierarchy \"bin8seg4:inst11\"" {  } { { "top_level_cut.bdf" "inst11" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 504 760 944 584 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169851413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fs14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fs14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fs14 " "Found entity 1: altsyncram_fs14" {  } { { "db/altsyncram_fs14.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/altsyncram_fs14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169852148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169852148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngq1 " "Found entity 1: altsyncram_ngq1" {  } { { "db/altsyncram_ngq1.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/altsyncram_ngq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169852226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169852226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169852382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169852382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169852476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169852476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rbi " "Found entity 1: cntr_rbi" {  } { { "db/cntr_rbi.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_rbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169852603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169852603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169852676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169852676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_45j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_45j " "Found entity 1: cntr_45j" {  } { { "db/cntr_45j.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_45j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169852785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169852785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169852895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169852895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169853004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169853004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169853082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169853082 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169853160 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[0\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[0\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169854457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[1\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[1\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169854457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[2\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[2\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169854457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[3\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[3\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169854457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[4\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[4\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169854457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[5\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[5\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169854457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[6\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[6\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169854457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[7\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[7\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169854457 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1421169854457 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1421169859722 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1421169859722 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1421169859784 "|top_level_cut|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1421169859784 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 63 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1421169860558 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "8 " "Attempting to remove 8 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_0_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_0_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_1_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_1_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_2_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_2_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_3_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_3_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_4_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_4_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_5_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_5_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_6_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_6_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_7_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_7_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1421169860558 ""}
{ "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN_TOP" "" "Found I/O pins in lower-level partitions that are not connected in the top-level design" { { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_0_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_0_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_1_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_1_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_2_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_2_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_3_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_3_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_4_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_4_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_5_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_5_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_6_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_6_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_7_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_7_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169860558 ""}  } {  } 1 35033 "Found I/O pins in lower-level partitions that are not connected in the top-level design" 0 0 "Quartus II" 0 -1 1421169860558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1421169860574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860574 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "knopje " "No output dependent on input pin \"knopje\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 32 1040 1208 48 "knopje" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860808 "|top_level_cut|knopje"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860808 "|top_level_cut|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860808 "|top_level_cut|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860808 "|top_level_cut|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "No output dependent on input pin \"switch\[4\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860808 "|top_level_cut|switch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860808 "|top_level_cut|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860808 "|top_level_cut|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860808 "|top_level_cut|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169860808 "|top_level_cut|switch[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1421169860808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1534 " "Implemented 1534 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1421169860808 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1421169860808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1445 " "Implemented 1445 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1421169860808 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1421169860808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1421169860808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421169860839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 18:24:20 2015 " "Processing ended: Tue Jan 13 18:24:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421169860839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421169860839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421169860839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421169860839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421169862026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421169862026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 18:24:21 2015 " "Processing started: Tue Jan 13 18:24:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421169862026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1421169862026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level_cut -c top_level_cut " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level_cut -c top_level_cut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1421169862026 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1421169862089 ""}
{ "Info" "0" "" "Project  = top_level_cut" {  } {  } 0 0 "Project  = top_level_cut" 0 0 "Fitter" 0 0 1421169862089 ""}
{ "Info" "0" "" "Revision = top_level_cut" {  } {  } 0 0 "Revision = top_level_cut" 0 0 "Fitter" 0 0 1421169862089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1421169862308 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level_cut EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top_level_cut\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1421169862401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1421169862433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1421169862433 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1421169862525 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421169862932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421169862932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421169862932 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1421169862932 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 3609 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421169862932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 3610 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421169862932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 3611 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421169862932 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1421169862932 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1421169862932 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 53 " "No exact pin location assignment(s) for 8 pins of 53 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pre_syn.bp.inst10_lbl_bregs_buf_out_0_ " "Pin pre_syn.bp.inst10_lbl_bregs_buf_out_0_ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pre_syn.bp.inst10_lbl_bregs_buf_out_0_ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pre_syn.bp.inst10_lbl_bregs_buf_out_0_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1421169863072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pre_syn.bp.inst10_lbl_bregs_buf_out_1_ " "Pin pre_syn.bp.inst10_lbl_bregs_buf_out_1_ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pre_syn.bp.inst10_lbl_bregs_buf_out_1_ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pre_syn.bp.inst10_lbl_bregs_buf_out_1_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1421169863072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pre_syn.bp.inst10_lbl_bregs_buf_out_2_ " "Pin pre_syn.bp.inst10_lbl_bregs_buf_out_2_ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pre_syn.bp.inst10_lbl_bregs_buf_out_2_ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pre_syn.bp.inst10_lbl_bregs_buf_out_2_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1421169863072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pre_syn.bp.inst10_lbl_bregs_buf_out_3_ " "Pin pre_syn.bp.inst10_lbl_bregs_buf_out_3_ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pre_syn.bp.inst10_lbl_bregs_buf_out_3_ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pre_syn.bp.inst10_lbl_bregs_buf_out_3_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1421169863072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pre_syn.bp.inst10_lbl_bregs_buf_out_4_ " "Pin pre_syn.bp.inst10_lbl_bregs_buf_out_4_ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pre_syn.bp.inst10_lbl_bregs_buf_out_4_ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pre_syn.bp.inst10_lbl_bregs_buf_out_4_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1421169863072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pre_syn.bp.inst10_lbl_bregs_buf_out_5_ " "Pin pre_syn.bp.inst10_lbl_bregs_buf_out_5_ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pre_syn.bp.inst10_lbl_bregs_buf_out_5_ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pre_syn.bp.inst10_lbl_bregs_buf_out_5_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1421169863072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pre_syn.bp.inst10_lbl_bregs_buf_out_6_ " "Pin pre_syn.bp.inst10_lbl_bregs_buf_out_6_ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pre_syn.bp.inst10_lbl_bregs_buf_out_6_ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pre_syn.bp.inst10_lbl_bregs_buf_out_6_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1421169863072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pre_syn.bp.inst10_lbl_bregs_buf_out_7_ " "Pin pre_syn.bp.inst10_lbl_bregs_buf_out_7_ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pre_syn.bp.inst10_lbl_bregs_buf_out_7_ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pre_syn.bp.inst10_lbl_bregs_buf_out_7_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1421169863072 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1421169863072 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421169863287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421169863287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421169863287 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1421169863287 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level_cut.sdc " "Synopsys Design Constraints File file not found: 'top_level_cut.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1421169863287 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ss " "Node: ss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1421169863303 "|top_level_cut|ss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock50 " "Node: clock50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1421169863303 "|top_level_cut|clock50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sclk " "Node: sclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1421169863303 "|top_level_cut|sclk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1421169863318 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421169863318 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421169863318 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421169863318 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1421169863318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421169863443 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock50" } } } } { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 64 176 344 80 "clock50" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421169863443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sclk (placed in PIN A13 (LVDS45p, DPCLK9/DQS4T/CQ5T)) " "Automatically promoted node sclk (placed in PIN A13 (LVDS45p, DPCLK9/DQS4T/CQ5T))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421169863443 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sclk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 216 96 264 232 "sclk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421169863443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421169863443 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 825 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421169863443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gate:inst2\|output  " "Automatically promoted node gate:inst2\|output " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421169863443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[13\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[13\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 1956 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421169863443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[13\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[13\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 1987 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421169863443 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421169863443 ""}  } { { "../../gate/gate.vhd" "" { Text "C:/Users/Job/epo3a5/chip/gate/gate.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gate:inst2\|output" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gate:inst2|output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421169863443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 256 88 256 272 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421169863459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 2476 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 2568 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421169863459 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 1922 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421169863459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 1142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 2322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421169863459 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421169863459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 1044 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 1143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421169863459 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421169863459 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 0 { 0 ""} 0 849 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421169863459 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1421169863693 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1421169863693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1421169863693 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1421169863693 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1421169863709 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1421169863709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1421169863709 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1421169863709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1421169863740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1421169863740 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1421169863740 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1421169863740 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1421169863740 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1421169863740 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421169863755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 22 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421169863755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421169863755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 3 37 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421169863755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421169863755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 20 16 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421169863755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421169863755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421169863755 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1421169863755 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1421169863755 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "miso " "Node \"miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421169863793 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1421169863793 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421169863793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1421169864490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421169864866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1421169864881 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1421169865475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421169865475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1421169865725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/Job/epo3a5/chip/subsystems/top_level/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1421169866838 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1421169866838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421169867026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1421169867026 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1421169867026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1421169867026 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1421169867104 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1421169867120 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED9 0 " "Pin \"LED9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[7\] 0 " "Pin \"leds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[6\] 0 " "Pin \"leds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[5\] 0 " "Pin \"leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[4\] 0 " "Pin \"leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[3\] 0 " "Pin \"leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[2\] 0 " "Pin \"leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[1\] 0 " "Pin \"leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[0\] 0 " "Pin \"leds\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_g\[7\] 0 " "Pin \"leds_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_g\[6\] 0 " "Pin \"leds_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_g\[5\] 0 " "Pin \"leds_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_g\[4\] 0 " "Pin \"leds_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_g\[3\] 0 " "Pin \"leds_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_g\[2\] 0 " "Pin \"leds_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_g\[1\] 0 " "Pin \"leds_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_g\[0\] 0 " "Pin \"leds_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1421169867151 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1421169867151 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1421169867463 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1421169867620 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1421169867948 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421169868276 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1421169868307 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1421169868401 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1421169868401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Job/epo3a5/chip/subsystems/top_level/output_files/top_level_cut.fit.smsg " "Generated suppressed messages file C:/Users/Job/epo3a5/chip/subsystems/top_level/output_files/top_level_cut.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1421169868635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1105 " "Peak virtual memory: 1105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421169869120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 18:24:29 2015 " "Processing ended: Tue Jan 13 18:24:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421169869120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421169869120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421169869120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1421169869120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1421169870120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421169870120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 18:24:29 2015 " "Processing started: Tue Jan 13 18:24:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421169870120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1421169870120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_level_cut -c top_level_cut " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_level_cut -c top_level_cut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1421169870120 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1421169871167 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1421169871198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421169871626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 18:24:31 2015 " "Processing ended: Tue Jan 13 18:24:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421169871626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421169871626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421169871626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1421169871626 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1421169872205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1421169872814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421169872814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 18:24:32 2015 " "Processing started: Tue Jan 13 18:24:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421169872814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421169872814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level_cut -c top_level_cut " "Command: quartus_sta top_level_cut -c top_level_cut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421169872814 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1421169872892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1421169873158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1421169873189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1421169873189 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421169873392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421169873392 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421169873392 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1421169873392 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level_cut.sdc " "Synopsys Design Constraints File file not found: 'top_level_cut.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1421169873408 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ss " "Node: ss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421169873408 "|top_level_cut|ss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock50 " "Node: clock50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421169873408 "|top_level_cut|clock50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sclk " "Node: sclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421169873408 "|top_level_cut|sclk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1421169873439 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1421169873439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421169873439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421169873439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421169873439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421169873455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421169873455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.531 " "Worst-case minimum pulse width slack is 97.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421169873455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421169873455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "   97.531         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421169873455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421169873455 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1421169873470 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1421169873470 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ss " "Node: ss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421169873548 "|top_level_cut|ss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock50 " "Node: clock50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421169873548 "|top_level_cut|clock50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sclk " "Node: sclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421169873548 "|top_level_cut|sclk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421169873564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421169873564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421169873564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1421169873564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421169873564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421169873564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421169873564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421169873564 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1421169873580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1421169873595 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1421169873595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421169873642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 18:24:33 2015 " "Processing ended: Tue Jan 13 18:24:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421169873642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421169873642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421169873642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421169873642 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus II Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421169874252 ""}
