{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544659464275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544659464278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 18:04:24 2018 " "Processing started: Wed Dec 12 18:04:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544659464278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659464278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro -c micro " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659464278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544659464536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544659464536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro.v 1 1 " "Found 1 design units, including 1 entities, in source file micro.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro " "Found entity 1: micro" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659475435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659475435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659475443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659475443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/micro/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659475451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659475451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659475459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659475459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computational_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file computational_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 computational_unit " "Found entity 1: computational_unit" {  } { { "computational_unit.v" "" { Text "/home/tck290/engr-ece/CME341/micro/computational_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659475466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659475466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659475473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659475473 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_anables micro.v(54) " "Verilog HDL Implicit Net warning at micro.v(54): created implicit net for \"reg_anables\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro " "Elaborating entity \"micro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544659475530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_mem " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_mem\"" {  } { { "micro.v" "prog_mem" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program_memory_preamble.hex " "Parameter \"init_file\" = \"program_memory_preamble.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475613 ""}  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544659475613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnb1 " "Found entity 1: altsyncram_lnb1" {  } { { "db/altsyncram_lnb1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659475654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659475654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnb1 program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated " "Elaborating entity \"altsyncram_lnb1\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:intr_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:intr_decoder\"" {  } { { "micro.v" "intr_decoder" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "micro.v" "prog_sequencer" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computational_unit computational_unit:comp_unit " "Elaborating entity \"computational_unit\" for hierarchy \"computational_unit:comp_unit\"" {  } { { "micro.v" "comp_unit" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "micro.v" "data_mem" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659475690 ""}  } { { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544659475690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ag1 " "Found entity 1: altsyncram_8ag1" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_8ag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659475732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659475732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ag1 data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated " "Elaborating entity \"altsyncram_8ag1\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659475732 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_8ag1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_8ag1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_8ag1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_8ag1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[0\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_lnb1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_lnb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[1\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_lnb1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_lnb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[2\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_lnb1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_lnb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[3\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_lnb1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_lnb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[4\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_lnb1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_lnb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[5\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_lnb1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_lnb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[6\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_lnb1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_lnb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[7\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_lnb1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659475860 "|micro|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_lnb1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544659475860 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544659475860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544659476038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_reg\[0\] GND " "Pin \"o_reg\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544659476059 "|micro|o_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_reg\[1\] GND " "Pin \"o_reg\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544659476059 "|micro|o_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_reg\[2\] GND " "Pin \"o_reg\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544659476059 "|micro|o_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_reg\[3\] GND " "Pin \"o_reg\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544659476059 "|micro|o_reg[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544659476059 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544659476073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544659476289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659476289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659476390 "|micro|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659476390 "|micro|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_pins\[0\] " "No output dependent on input pin \"i_pins\[0\]\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659476390 "|micro|i_pins[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_pins\[1\] " "No output dependent on input pin \"i_pins\[1\]\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659476390 "|micro|i_pins[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_pins\[2\] " "No output dependent on input pin \"i_pins\[2\]\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659476390 "|micro|i_pins[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_pins\[3\] " "No output dependent on input pin \"i_pins\[3\]\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544659476390 "|micro|i_pins[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544659476390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544659476390 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544659476390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544659476390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1085 " "Peak virtual memory: 1085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544659476492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 18:04:36 2018 " "Processing ended: Wed Dec 12 18:04:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544659476492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544659476492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544659476492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659476492 ""}
