
*** Running vivado
    with args -log MEMDesign_ArrayTop_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MEMDesign_ArrayTop_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MEMDesign_ArrayTop_0_0.tcl -notrace

*** Running vivado
    with args -log MEMDesign_ArrayTop_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MEMDesign_ArrayTop_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MEMDesign_ArrayTop_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.957 ; gain = 179.875
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_ArrayTop_0_0
Command: synth_design -top MEMDesign_ArrayTop_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6796
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1357.301 ; gain = 439.293
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'sgContro', assumed default net type 'wire' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1491]
WARNING: [Synth 8-9398] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [Synth 8-11241] undeclared symbol 'n0_HA_IN_1_Wsel', assumed default net type 'wire' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3374]
INFO: [Synth 8-11241] undeclared symbol 'n0_HA_IN_2_Wsel', assumed default net type 'wire' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3389]
INFO: [Synth 8-11241] undeclared symbol 'n0_HA_IN_3_Wsel', assumed default net type 'wire' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3404]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_ArrayTop_0_0' [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/synth/MEMDesign_ArrayTop_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ArrayTop' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:1]
INFO: [Synth 8-6157] synthesizing module 'HA_Reg' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
	Parameter DataIn_1_BW bound to: 7 - type: integer 
	Parameter DataOut_1_BW bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_Reg' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
INFO: [Synth 8-6157] synthesizing module 'HA_Reg__parameterized0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
	Parameter DataIn_1_BW bound to: 4 - type: integer 
	Parameter DataOut_1_BW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_Reg__parameterized0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
INFO: [Synth 8-6157] synthesizing module 'HA_Reg__parameterized1' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
	Parameter DataIn_1_BW bound to: 16 - type: integer 
	Parameter DataOut_1_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_Reg__parameterized1' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
INFO: [Synth 8-6157] synthesizing module 'HA_Reg__parameterized2' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
	Parameter DataIn_1_BW bound to: 36 - type: integer 
	Parameter DataOut_1_BW bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_Reg__parameterized2' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
INFO: [Synth 8-6157] synthesizing module 'VSTop' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3132]
INFO: [Synth 8-6157] synthesizing module 'DSE_Solution_L0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3339]
INFO: [Synth 8-6157] synthesizing module 'CADA_IN' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:207]
	Parameter Data_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CADA_IN' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:207]
INFO: [Synth 8-6157] synthesizing module 'HA_OW' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1526]
	Parameter DataIn_1_BW bound to: 16 - type: integer 
	Parameter DataOut_1_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_OW' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1526]
INFO: [Synth 8-6157] synthesizing module 'CADA_ADD' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:31]
	Parameter DataIn_1_BW bound to: 16 - type: integer 
	Parameter DataIn_2_BW bound to: 16 - type: integer 
	Parameter DataOut_1_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CADA_ADD' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:31]
INFO: [Synth 8-6157] synthesizing module 'CADA_Mult' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:54]
	Parameter DataIn_1_BW bound to: 16 - type: integer 
	Parameter DataIn_2_BW bound to: 16 - type: integer 
	Parameter DataOut_1_BW bound to: 16 - type: integer 
	Parameter scaleDown bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CADA_Mult' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:54]
INFO: [Synth 8-6157] synthesizing module 'HA_2IM' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1119]
	Parameter Mux_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_2IM' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1119]
INFO: [Synth 8-6157] synthesizing module 'HA_CReg' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:189]
	Parameter Inst_BW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_CReg' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:189]
INFO: [Synth 8-6155] done synthesizing module 'DSE_Solution_L0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3339]
INFO: [Synth 8-6157] synthesizing module 'DSE_Solution_L1' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3526]
INFO: [Synth 8-6157] synthesizing module 'HA_INW' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1510]
	Parameter DataIn_1_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_INW' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1510]
INFO: [Synth 8-6157] synthesizing module 'HA_TW' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1518]
	Parameter DataIn_1_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_TW' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1518]
INFO: [Synth 8-6157] synthesizing module 'HA_4IM' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1075]
	Parameter Mux_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_4IM' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:1075]
INFO: [Synth 8-6157] synthesizing module 'HA_CReg__parameterized0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:189]
	Parameter Inst_BW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_CReg__parameterized0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:189]
INFO: [Synth 8-6155] done synthesizing module 'DSE_Solution_L1' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3526]
INFO: [Synth 8-6157] synthesizing module 'DSE_Solution_L2' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3691]
INFO: [Synth 8-6157] synthesizing module 'HA_CReg__parameterized1' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:189]
	Parameter Inst_BW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HA_CReg__parameterized1' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/EntityLib.v:189]
INFO: [Synth 8-6155] done synthesizing module 'DSE_Solution_L2' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3691]
INFO: [Synth 8-6157] synthesizing module 'DSE_Solution_L3' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3850]
INFO: [Synth 8-6155] done synthesizing module 'DSE_Solution_L3' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3850]
INFO: [Synth 8-6157] synthesizing module 'DSE_Solution_L4' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3922]
INFO: [Synth 8-6155] done synthesizing module 'DSE_Solution_L4' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3922]
INFO: [Synth 8-6157] synthesizing module 'DSE_Solution_L5' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'DSE_Solution_L5' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'VSTop' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:3132]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ArrayTop' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.srcs/sources_1/new/ArrayTop.v:1]
WARNING: [Synth 8-7023] instance 'inst' of module 'ArrayTop' has 8 connections declared, but only 7 given [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/synth/MEMDesign_ArrayTop_0_0.v:80]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_ArrayTop_0_0' (0#1) [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/synth/MEMDesign_ArrayTop_0_0.v:53]
WARNING: [Synth 8-7129] Port clk in module DSE_Solution_L5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module DSE_Solution_L5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSE_Solution_L4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module DSE_Solution_L4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSE_Solution_L3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module DSE_Solution_L3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1474.734 ; gain = 556.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1474.734 ; gain = 556.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1474.734 ; gain = 556.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.618 . Memory (MB): peak = 1474.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1575.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1585.000 ; gain = 9.844
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1585.000 ; gain = 666.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1585.000 ; gain = 666.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1585.000 ; gain = 666.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1585.000 ; gain = 666.992
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/MS_ConfigS0_0' (HA_Reg) to 'inst/MS_ConfigS0_1'
INFO: [Synth 8-223] decloning instance 'inst/MS_ConfigS0_0' (HA_Reg) to 'inst/MS_ConfigS0_2'
INFO: [Synth 8-223] decloning instance 'inst/MS_ConfigS0_0' (HA_Reg) to 'inst/MS_ConfigS0_3'
INFO: [Synth 8-223] decloning instance 'inst/MS_ConfigS0_4' (HA_Reg) to 'inst/MS_ConfigS0_5'
INFO: [Synth 8-223] decloning instance 'inst/MS_ConfigS0_4' (HA_Reg) to 'inst/MS_ConfigS0_6'
INFO: [Synth 8-223] decloning instance 'inst/MS_ConfigS0_4' (HA_Reg) to 'inst/MS_ConfigS0_7'
INFO: [Synth 8-223] decloning instance 'inst/MS_ConfigS1_0' (HA_Reg) to 'inst/MS_ConfigS1_1'
INFO: [Synth 8-223] decloning instance 'inst/MS_ConfigS1_0' (HA_Reg) to 'inst/MS_ConfigS1_2'
INFO: [Synth 8-223] decloning instance 'VSTop:/VS_DSE_Solution_L2/t1_O0_4' (HA_OW) to 'VSTop:/VS_DSE_Solution_L2/t2_O7_5'
INFO: [Synth 8-223] decloning instance 'VSTop:/VS_DSE_Solution_L2/t1_O0_4' (HA_OW) to 'VSTop:/VS_DSE_Solution_L2/t3_O7_6'
INFO: [Synth 8-223] decloning instance 'VSTop:/VS_DSE_Solution_L2/t1_O0_4' (HA_OW) to 'VSTop:/VS_DSE_Solution_L2/t4_O7_7'
INFO: [Synth 8-223] decloning instance 'VSTop:/VS_DSE_Solution_L3/t1_O7_2' (HA_OW) to 'VSTop:/VS_DSE_Solution_L3/t4_O7_3'
INFO: [Synth 8-223] decloning instance 'VSTop:/VS_DSE_Solution_L3/t1_O7_2' (HA_OW) to 'VSTop:/VS_DSE_Solution_L3/t5_O22_4'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 36    
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 182   
	                7 Bit    Registers := 5     
	                4 Bit    Registers := 46    
	                2 Bit    Registers := 36    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 423   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
DSP Report: Generating DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire, operation Mode is: A*B.
DSP Report: operator VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire is absorbed into DSP VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1585.000 ; gain = 666.992
---------------------------------------------------------------------------------
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_0 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_10 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_11 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_12 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_13 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_14 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_15 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_16 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_17 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_18 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_19 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_1a : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_1b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_1c : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_1d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_1e : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_1f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_2 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_20 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_21 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_22 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_23 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_24 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_3 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_4 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_5 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_6 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_7 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_8 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_9 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_a : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_c : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_e : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  VS_DSE_Solution_L0/n0_CADA_Mult_6/rawOutputWire_f : 0 0 : 1937 1937 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CADA_Mult   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1585.000 ; gain = 666.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1585.000 ; gain = 666.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1585.000 ; gain = 666.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1590.582 ; gain = 672.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1590.582 ; gain = 672.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1590.582 ; gain = 672.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1590.582 ; gain = 672.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1590.582 ; gain = 672.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1590.582 ; gain = 672.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CADA_Mult   | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   144|
|2     |DSP48E1 |    36|
|3     |LUT2    |   576|
|4     |LUT4    |   744|
|5     |LUT5    |  1472|
|6     |LUT6    |  1104|
|7     |FDCE    |  2715|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1590.582 ; gain = 672.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.582 ; gain = 562.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1590.582 ; gain = 672.574
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 1602.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1606.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 79cb6840
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1606.301 ; gain = 1106.941
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1606.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/MEMDesign_ArrayTop_0_0_synth_1/MEMDesign_ArrayTop_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MEMDesign_ArrayTop_0_0, cache-ID = aeab6faffb15d0cb
INFO: [Coretcl 2-1174] Renamed 518 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1606.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/MEMDesign_ArrayTop_0_0_synth_1/MEMDesign_ArrayTop_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MEMDesign_ArrayTop_0_0_utilization_synth.rpt -pb MEMDesign_ArrayTop_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 15:21:35 2024...
