#include "hls_deepset_pointwisePhi_ioparallel.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_427_V() {
    ap_channel_done_layer20_out_427_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_427_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_428_V() {
    ap_channel_done_layer20_out_428_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_428_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_429_V() {
    ap_channel_done_layer20_out_429_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_429_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_42_V() {
    ap_channel_done_layer20_out_42_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_42_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_430_V() {
    ap_channel_done_layer20_out_430_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_430_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_431_V() {
    ap_channel_done_layer20_out_431_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_431_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_432_V() {
    ap_channel_done_layer20_out_432_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_432_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_433_V() {
    ap_channel_done_layer20_out_433_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_433_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_434_V() {
    ap_channel_done_layer20_out_434_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_434_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_435_V() {
    ap_channel_done_layer20_out_435_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_435_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_436_V() {
    ap_channel_done_layer20_out_436_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_436_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_437_V() {
    ap_channel_done_layer20_out_437_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_437_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_438_V() {
    ap_channel_done_layer20_out_438_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_438_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_439_V() {
    ap_channel_done_layer20_out_439_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_439_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_43_V() {
    ap_channel_done_layer20_out_43_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_43_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_440_V() {
    ap_channel_done_layer20_out_440_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_440_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_441_V() {
    ap_channel_done_layer20_out_441_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_441_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_442_V() {
    ap_channel_done_layer20_out_442_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_442_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_443_V() {
    ap_channel_done_layer20_out_443_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_443_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_444_V() {
    ap_channel_done_layer20_out_444_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_444_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_445_V() {
    ap_channel_done_layer20_out_445_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_445_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_446_V() {
    ap_channel_done_layer20_out_446_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_446_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_447_V() {
    ap_channel_done_layer20_out_447_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_447_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_448_V() {
    ap_channel_done_layer20_out_448_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_448_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_449_V() {
    ap_channel_done_layer20_out_449_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_449_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_44_V() {
    ap_channel_done_layer20_out_44_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_44_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_450_V() {
    ap_channel_done_layer20_out_450_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_450_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_451_V() {
    ap_channel_done_layer20_out_451_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_451_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_452_V() {
    ap_channel_done_layer20_out_452_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_452_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_453_V() {
    ap_channel_done_layer20_out_453_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_453_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_454_V() {
    ap_channel_done_layer20_out_454_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_454_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_455_V() {
    ap_channel_done_layer20_out_455_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_455_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_456_V() {
    ap_channel_done_layer20_out_456_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_456_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_457_V() {
    ap_channel_done_layer20_out_457_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_457_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_458_V() {
    ap_channel_done_layer20_out_458_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_458_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_459_V() {
    ap_channel_done_layer20_out_459_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_459_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_45_V() {
    ap_channel_done_layer20_out_45_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_45_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_460_V() {
    ap_channel_done_layer20_out_460_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_460_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_461_V() {
    ap_channel_done_layer20_out_461_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_461_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_462_V() {
    ap_channel_done_layer20_out_462_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_462_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_463_V() {
    ap_channel_done_layer20_out_463_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_463_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_464_V() {
    ap_channel_done_layer20_out_464_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_464_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_465_V() {
    ap_channel_done_layer20_out_465_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_465_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_466_V() {
    ap_channel_done_layer20_out_466_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_466_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_467_V() {
    ap_channel_done_layer20_out_467_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_467_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_468_V() {
    ap_channel_done_layer20_out_468_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_468_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_469_V() {
    ap_channel_done_layer20_out_469_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_469_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_46_V() {
    ap_channel_done_layer20_out_46_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_46_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_470_V() {
    ap_channel_done_layer20_out_470_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_470_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_471_V() {
    ap_channel_done_layer20_out_471_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_471_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_472_V() {
    ap_channel_done_layer20_out_472_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_472_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_473_V() {
    ap_channel_done_layer20_out_473_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_473_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_474_V() {
    ap_channel_done_layer20_out_474_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_474_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_475_V() {
    ap_channel_done_layer20_out_475_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_475_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_476_V() {
    ap_channel_done_layer20_out_476_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_476_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_477_V() {
    ap_channel_done_layer20_out_477_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_477_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_478_V() {
    ap_channel_done_layer20_out_478_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_478_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_479_V() {
    ap_channel_done_layer20_out_479_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_479_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_47_V() {
    ap_channel_done_layer20_out_47_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_47_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_480_V() {
    ap_channel_done_layer20_out_480_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_480_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_481_V() {
    ap_channel_done_layer20_out_481_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_481_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_482_V() {
    ap_channel_done_layer20_out_482_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_482_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_483_V() {
    ap_channel_done_layer20_out_483_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_483_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_484_V() {
    ap_channel_done_layer20_out_484_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_484_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_485_V() {
    ap_channel_done_layer20_out_485_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_485_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_486_V() {
    ap_channel_done_layer20_out_486_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_486_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_487_V() {
    ap_channel_done_layer20_out_487_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_487_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_488_V() {
    ap_channel_done_layer20_out_488_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_488_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_489_V() {
    ap_channel_done_layer20_out_489_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_489_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_48_V() {
    ap_channel_done_layer20_out_48_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_48_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_490_V() {
    ap_channel_done_layer20_out_490_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_490_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_491_V() {
    ap_channel_done_layer20_out_491_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_491_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_492_V() {
    ap_channel_done_layer20_out_492_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_492_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_493_V() {
    ap_channel_done_layer20_out_493_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_493_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_494_V() {
    ap_channel_done_layer20_out_494_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_494_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_495_V() {
    ap_channel_done_layer20_out_495_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_495_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_496_V() {
    ap_channel_done_layer20_out_496_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_496_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_497_V() {
    ap_channel_done_layer20_out_497_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_497_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_498_V() {
    ap_channel_done_layer20_out_498_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_498_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_499_V() {
    ap_channel_done_layer20_out_499_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_499_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_49_V() {
    ap_channel_done_layer20_out_49_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_49_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_4_V() {
    ap_channel_done_layer20_out_4_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_4_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_500_V() {
    ap_channel_done_layer20_out_500_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_500_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_501_V() {
    ap_channel_done_layer20_out_501_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_501_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_502_V() {
    ap_channel_done_layer20_out_502_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_502_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_503_V() {
    ap_channel_done_layer20_out_503_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_503_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_504_V() {
    ap_channel_done_layer20_out_504_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_504_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_505_V() {
    ap_channel_done_layer20_out_505_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_505_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_506_V() {
    ap_channel_done_layer20_out_506_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_506_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_507_V() {
    ap_channel_done_layer20_out_507_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_507_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_508_V() {
    ap_channel_done_layer20_out_508_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_508_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_509_V() {
    ap_channel_done_layer20_out_509_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_509_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_50_V() {
    ap_channel_done_layer20_out_50_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_50_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_510_V() {
    ap_channel_done_layer20_out_510_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_510_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_511_V() {
    ap_channel_done_layer20_out_511_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_511_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_51_V() {
    ap_channel_done_layer20_out_51_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_51_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_52_V() {
    ap_channel_done_layer20_out_52_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_52_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_53_V() {
    ap_channel_done_layer20_out_53_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_53_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_54_V() {
    ap_channel_done_layer20_out_54_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_54_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_55_V() {
    ap_channel_done_layer20_out_55_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_55_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_56_V() {
    ap_channel_done_layer20_out_56_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_56_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_57_V() {
    ap_channel_done_layer20_out_57_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_57_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_58_V() {
    ap_channel_done_layer20_out_58_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_58_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_59_V() {
    ap_channel_done_layer20_out_59_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_59_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_5_V() {
    ap_channel_done_layer20_out_5_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_5_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_60_V() {
    ap_channel_done_layer20_out_60_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_60_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_61_V() {
    ap_channel_done_layer20_out_61_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_61_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_62_V() {
    ap_channel_done_layer20_out_62_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_62_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_63_V() {
    ap_channel_done_layer20_out_63_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_63_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_64_V() {
    ap_channel_done_layer20_out_64_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_64_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_65_V() {
    ap_channel_done_layer20_out_65_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_65_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_66_V() {
    ap_channel_done_layer20_out_66_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_66_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_67_V() {
    ap_channel_done_layer20_out_67_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_67_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_68_V() {
    ap_channel_done_layer20_out_68_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_68_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_69_V() {
    ap_channel_done_layer20_out_69_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_69_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_6_V() {
    ap_channel_done_layer20_out_6_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_6_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_70_V() {
    ap_channel_done_layer20_out_70_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_70_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_71_V() {
    ap_channel_done_layer20_out_71_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_71_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_72_V() {
    ap_channel_done_layer20_out_72_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_72_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_73_V() {
    ap_channel_done_layer20_out_73_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_73_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_74_V() {
    ap_channel_done_layer20_out_74_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_74_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_75_V() {
    ap_channel_done_layer20_out_75_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_75_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_76_V() {
    ap_channel_done_layer20_out_76_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_76_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_77_V() {
    ap_channel_done_layer20_out_77_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_77_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_78_V() {
    ap_channel_done_layer20_out_78_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_78_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_79_V() {
    ap_channel_done_layer20_out_79_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_79_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_7_V() {
    ap_channel_done_layer20_out_7_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_7_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_80_V() {
    ap_channel_done_layer20_out_80_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_80_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_81_V() {
    ap_channel_done_layer20_out_81_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_81_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_82_V() {
    ap_channel_done_layer20_out_82_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_82_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_83_V() {
    ap_channel_done_layer20_out_83_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_83_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_84_V() {
    ap_channel_done_layer20_out_84_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_84_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_85_V() {
    ap_channel_done_layer20_out_85_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_85_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_86_V() {
    ap_channel_done_layer20_out_86_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_86_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_87_V() {
    ap_channel_done_layer20_out_87_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_87_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_88_V() {
    ap_channel_done_layer20_out_88_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_88_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_89_V() {
    ap_channel_done_layer20_out_89_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_89_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_8_V() {
    ap_channel_done_layer20_out_8_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_8_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_90_V() {
    ap_channel_done_layer20_out_90_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_90_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_91_V() {
    ap_channel_done_layer20_out_91_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_91_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_92_V() {
    ap_channel_done_layer20_out_92_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_92_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_93_V() {
    ap_channel_done_layer20_out_93_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_93_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_94_V() {
    ap_channel_done_layer20_out_94_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_94_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_95_V() {
    ap_channel_done_layer20_out_95_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_95_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_96_V() {
    ap_channel_done_layer20_out_96_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_96_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_97_V() {
    ap_channel_done_layer20_out_97_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_97_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_98_V() {
    ap_channel_done_layer20_out_98_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_98_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_99_V() {
    ap_channel_done_layer20_out_99_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_99_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer20_out_9_V() {
    ap_channel_done_layer20_out_9_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config20_U0_ap_done.read() & (ap_sync_reg_channel_write_layer20_out_9_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_0_V() {
    ap_channel_done_layer21_out_0_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_0_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_100_V() {
    ap_channel_done_layer21_out_100_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_100_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_101_V() {
    ap_channel_done_layer21_out_101_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_101_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_102_V() {
    ap_channel_done_layer21_out_102_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_102_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_103_V() {
    ap_channel_done_layer21_out_103_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_103_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_104_V() {
    ap_channel_done_layer21_out_104_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_104_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_105_V() {
    ap_channel_done_layer21_out_105_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_105_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_106_V() {
    ap_channel_done_layer21_out_106_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_106_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_107_V() {
    ap_channel_done_layer21_out_107_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_107_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_108_V() {
    ap_channel_done_layer21_out_108_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_108_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_109_V() {
    ap_channel_done_layer21_out_109_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_109_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_10_V() {
    ap_channel_done_layer21_out_10_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_10_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_110_V() {
    ap_channel_done_layer21_out_110_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_110_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_111_V() {
    ap_channel_done_layer21_out_111_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_111_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_112_V() {
    ap_channel_done_layer21_out_112_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_112_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_113_V() {
    ap_channel_done_layer21_out_113_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_113_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_114_V() {
    ap_channel_done_layer21_out_114_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_114_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_115_V() {
    ap_channel_done_layer21_out_115_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_115_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_116_V() {
    ap_channel_done_layer21_out_116_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_116_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_117_V() {
    ap_channel_done_layer21_out_117_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_117_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_118_V() {
    ap_channel_done_layer21_out_118_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_118_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_119_V() {
    ap_channel_done_layer21_out_119_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_119_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_11_V() {
    ap_channel_done_layer21_out_11_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_11_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_120_V() {
    ap_channel_done_layer21_out_120_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_120_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_121_V() {
    ap_channel_done_layer21_out_121_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_121_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_122_V() {
    ap_channel_done_layer21_out_122_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_122_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_123_V() {
    ap_channel_done_layer21_out_123_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_123_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_124_V() {
    ap_channel_done_layer21_out_124_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_124_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_125_V() {
    ap_channel_done_layer21_out_125_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_125_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_126_V() {
    ap_channel_done_layer21_out_126_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_126_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_127_V() {
    ap_channel_done_layer21_out_127_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_127_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_128_V() {
    ap_channel_done_layer21_out_128_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_128_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_129_V() {
    ap_channel_done_layer21_out_129_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_129_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_12_V() {
    ap_channel_done_layer21_out_12_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_12_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_130_V() {
    ap_channel_done_layer21_out_130_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_130_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_131_V() {
    ap_channel_done_layer21_out_131_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_131_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_132_V() {
    ap_channel_done_layer21_out_132_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_132_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_133_V() {
    ap_channel_done_layer21_out_133_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_133_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_134_V() {
    ap_channel_done_layer21_out_134_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_134_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_135_V() {
    ap_channel_done_layer21_out_135_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_135_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_136_V() {
    ap_channel_done_layer21_out_136_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_136_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_137_V() {
    ap_channel_done_layer21_out_137_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_137_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_138_V() {
    ap_channel_done_layer21_out_138_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_138_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_139_V() {
    ap_channel_done_layer21_out_139_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_139_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_13_V() {
    ap_channel_done_layer21_out_13_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_13_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_140_V() {
    ap_channel_done_layer21_out_140_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_140_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_141_V() {
    ap_channel_done_layer21_out_141_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_141_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_142_V() {
    ap_channel_done_layer21_out_142_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_142_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_143_V() {
    ap_channel_done_layer21_out_143_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_143_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_144_V() {
    ap_channel_done_layer21_out_144_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_144_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_145_V() {
    ap_channel_done_layer21_out_145_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_145_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_146_V() {
    ap_channel_done_layer21_out_146_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_146_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_147_V() {
    ap_channel_done_layer21_out_147_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_147_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_148_V() {
    ap_channel_done_layer21_out_148_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_148_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_149_V() {
    ap_channel_done_layer21_out_149_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_149_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_14_V() {
    ap_channel_done_layer21_out_14_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_14_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_150_V() {
    ap_channel_done_layer21_out_150_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_150_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_151_V() {
    ap_channel_done_layer21_out_151_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_151_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_152_V() {
    ap_channel_done_layer21_out_152_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_152_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_153_V() {
    ap_channel_done_layer21_out_153_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_153_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_154_V() {
    ap_channel_done_layer21_out_154_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_154_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_155_V() {
    ap_channel_done_layer21_out_155_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_155_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_156_V() {
    ap_channel_done_layer21_out_156_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_156_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_157_V() {
    ap_channel_done_layer21_out_157_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_157_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_158_V() {
    ap_channel_done_layer21_out_158_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_158_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_159_V() {
    ap_channel_done_layer21_out_159_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_159_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_15_V() {
    ap_channel_done_layer21_out_15_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_15_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_160_V() {
    ap_channel_done_layer21_out_160_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_160_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_161_V() {
    ap_channel_done_layer21_out_161_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_161_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_162_V() {
    ap_channel_done_layer21_out_162_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_162_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_163_V() {
    ap_channel_done_layer21_out_163_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_163_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_164_V() {
    ap_channel_done_layer21_out_164_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_164_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_165_V() {
    ap_channel_done_layer21_out_165_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_165_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_166_V() {
    ap_channel_done_layer21_out_166_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_166_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_167_V() {
    ap_channel_done_layer21_out_167_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_167_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_168_V() {
    ap_channel_done_layer21_out_168_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_168_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_169_V() {
    ap_channel_done_layer21_out_169_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_169_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_16_V() {
    ap_channel_done_layer21_out_16_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_16_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_170_V() {
    ap_channel_done_layer21_out_170_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_170_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_171_V() {
    ap_channel_done_layer21_out_171_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_171_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_172_V() {
    ap_channel_done_layer21_out_172_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_172_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_173_V() {
    ap_channel_done_layer21_out_173_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_173_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_174_V() {
    ap_channel_done_layer21_out_174_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_174_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_175_V() {
    ap_channel_done_layer21_out_175_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_175_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_176_V() {
    ap_channel_done_layer21_out_176_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_176_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_177_V() {
    ap_channel_done_layer21_out_177_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_177_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_178_V() {
    ap_channel_done_layer21_out_178_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_178_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_179_V() {
    ap_channel_done_layer21_out_179_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_179_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_17_V() {
    ap_channel_done_layer21_out_17_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_17_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_180_V() {
    ap_channel_done_layer21_out_180_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_180_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_181_V() {
    ap_channel_done_layer21_out_181_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_181_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_182_V() {
    ap_channel_done_layer21_out_182_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_182_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_183_V() {
    ap_channel_done_layer21_out_183_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_183_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_184_V() {
    ap_channel_done_layer21_out_184_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_184_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_185_V() {
    ap_channel_done_layer21_out_185_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_185_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_186_V() {
    ap_channel_done_layer21_out_186_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_186_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_187_V() {
    ap_channel_done_layer21_out_187_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_187_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_188_V() {
    ap_channel_done_layer21_out_188_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_188_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_189_V() {
    ap_channel_done_layer21_out_189_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_189_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_18_V() {
    ap_channel_done_layer21_out_18_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_18_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_190_V() {
    ap_channel_done_layer21_out_190_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_190_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_191_V() {
    ap_channel_done_layer21_out_191_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_191_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_192_V() {
    ap_channel_done_layer21_out_192_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_192_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_193_V() {
    ap_channel_done_layer21_out_193_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_193_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_194_V() {
    ap_channel_done_layer21_out_194_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_194_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_195_V() {
    ap_channel_done_layer21_out_195_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_195_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_196_V() {
    ap_channel_done_layer21_out_196_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_196_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_197_V() {
    ap_channel_done_layer21_out_197_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_197_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_198_V() {
    ap_channel_done_layer21_out_198_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_198_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_199_V() {
    ap_channel_done_layer21_out_199_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_199_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_19_V() {
    ap_channel_done_layer21_out_19_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_19_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_1_V() {
    ap_channel_done_layer21_out_1_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_1_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_200_V() {
    ap_channel_done_layer21_out_200_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_200_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_201_V() {
    ap_channel_done_layer21_out_201_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_201_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_202_V() {
    ap_channel_done_layer21_out_202_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_202_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_203_V() {
    ap_channel_done_layer21_out_203_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_203_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_204_V() {
    ap_channel_done_layer21_out_204_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_204_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_205_V() {
    ap_channel_done_layer21_out_205_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_205_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_206_V() {
    ap_channel_done_layer21_out_206_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_206_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_207_V() {
    ap_channel_done_layer21_out_207_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_207_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_208_V() {
    ap_channel_done_layer21_out_208_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_208_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_209_V() {
    ap_channel_done_layer21_out_209_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_209_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_20_V() {
    ap_channel_done_layer21_out_20_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_20_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_210_V() {
    ap_channel_done_layer21_out_210_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_210_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_211_V() {
    ap_channel_done_layer21_out_211_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_211_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_212_V() {
    ap_channel_done_layer21_out_212_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_212_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_213_V() {
    ap_channel_done_layer21_out_213_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_213_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_214_V() {
    ap_channel_done_layer21_out_214_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_214_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_215_V() {
    ap_channel_done_layer21_out_215_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_215_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_216_V() {
    ap_channel_done_layer21_out_216_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_216_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_217_V() {
    ap_channel_done_layer21_out_217_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_217_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_218_V() {
    ap_channel_done_layer21_out_218_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_218_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_219_V() {
    ap_channel_done_layer21_out_219_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_219_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_21_V() {
    ap_channel_done_layer21_out_21_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_21_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_220_V() {
    ap_channel_done_layer21_out_220_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_220_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_221_V() {
    ap_channel_done_layer21_out_221_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_221_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_222_V() {
    ap_channel_done_layer21_out_222_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_222_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_223_V() {
    ap_channel_done_layer21_out_223_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_223_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_224_V() {
    ap_channel_done_layer21_out_224_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_224_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_225_V() {
    ap_channel_done_layer21_out_225_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_225_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_226_V() {
    ap_channel_done_layer21_out_226_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_226_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_227_V() {
    ap_channel_done_layer21_out_227_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_227_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_228_V() {
    ap_channel_done_layer21_out_228_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_228_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_229_V() {
    ap_channel_done_layer21_out_229_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_229_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_22_V() {
    ap_channel_done_layer21_out_22_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_22_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_230_V() {
    ap_channel_done_layer21_out_230_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_230_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_231_V() {
    ap_channel_done_layer21_out_231_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_231_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_232_V() {
    ap_channel_done_layer21_out_232_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_232_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_233_V() {
    ap_channel_done_layer21_out_233_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_233_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_234_V() {
    ap_channel_done_layer21_out_234_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_234_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_235_V() {
    ap_channel_done_layer21_out_235_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_235_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_236_V() {
    ap_channel_done_layer21_out_236_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_236_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_237_V() {
    ap_channel_done_layer21_out_237_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_237_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_238_V() {
    ap_channel_done_layer21_out_238_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_238_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_239_V() {
    ap_channel_done_layer21_out_239_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_239_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_23_V() {
    ap_channel_done_layer21_out_23_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_23_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_240_V() {
    ap_channel_done_layer21_out_240_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_240_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_241_V() {
    ap_channel_done_layer21_out_241_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_241_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_242_V() {
    ap_channel_done_layer21_out_242_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_242_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_243_V() {
    ap_channel_done_layer21_out_243_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_243_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_244_V() {
    ap_channel_done_layer21_out_244_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_244_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_245_V() {
    ap_channel_done_layer21_out_245_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_245_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_246_V() {
    ap_channel_done_layer21_out_246_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_246_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_247_V() {
    ap_channel_done_layer21_out_247_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_247_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_248_V() {
    ap_channel_done_layer21_out_248_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_248_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_249_V() {
    ap_channel_done_layer21_out_249_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_249_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_24_V() {
    ap_channel_done_layer21_out_24_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_24_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_250_V() {
    ap_channel_done_layer21_out_250_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_250_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_251_V() {
    ap_channel_done_layer21_out_251_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_251_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_252_V() {
    ap_channel_done_layer21_out_252_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_252_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_253_V() {
    ap_channel_done_layer21_out_253_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_253_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_254_V() {
    ap_channel_done_layer21_out_254_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_254_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_255_V() {
    ap_channel_done_layer21_out_255_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_255_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_256_V() {
    ap_channel_done_layer21_out_256_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_256_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_257_V() {
    ap_channel_done_layer21_out_257_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_257_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_258_V() {
    ap_channel_done_layer21_out_258_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_258_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_259_V() {
    ap_channel_done_layer21_out_259_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_259_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_25_V() {
    ap_channel_done_layer21_out_25_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_25_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_260_V() {
    ap_channel_done_layer21_out_260_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_260_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_261_V() {
    ap_channel_done_layer21_out_261_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_261_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_262_V() {
    ap_channel_done_layer21_out_262_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_262_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_263_V() {
    ap_channel_done_layer21_out_263_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_263_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_264_V() {
    ap_channel_done_layer21_out_264_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_264_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_265_V() {
    ap_channel_done_layer21_out_265_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_265_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_266_V() {
    ap_channel_done_layer21_out_266_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_266_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_267_V() {
    ap_channel_done_layer21_out_267_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_267_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_268_V() {
    ap_channel_done_layer21_out_268_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_268_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_269_V() {
    ap_channel_done_layer21_out_269_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_269_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_26_V() {
    ap_channel_done_layer21_out_26_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_26_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_270_V() {
    ap_channel_done_layer21_out_270_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_270_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_271_V() {
    ap_channel_done_layer21_out_271_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_271_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_272_V() {
    ap_channel_done_layer21_out_272_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_272_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_273_V() {
    ap_channel_done_layer21_out_273_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_273_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_274_V() {
    ap_channel_done_layer21_out_274_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_274_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_275_V() {
    ap_channel_done_layer21_out_275_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_275_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_276_V() {
    ap_channel_done_layer21_out_276_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_276_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_277_V() {
    ap_channel_done_layer21_out_277_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_277_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_278_V() {
    ap_channel_done_layer21_out_278_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_278_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_279_V() {
    ap_channel_done_layer21_out_279_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_279_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_27_V() {
    ap_channel_done_layer21_out_27_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_27_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_280_V() {
    ap_channel_done_layer21_out_280_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_280_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_281_V() {
    ap_channel_done_layer21_out_281_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_281_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_282_V() {
    ap_channel_done_layer21_out_282_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_282_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_283_V() {
    ap_channel_done_layer21_out_283_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_283_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_284_V() {
    ap_channel_done_layer21_out_284_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_284_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_285_V() {
    ap_channel_done_layer21_out_285_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_285_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_286_V() {
    ap_channel_done_layer21_out_286_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_286_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_287_V() {
    ap_channel_done_layer21_out_287_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_287_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_288_V() {
    ap_channel_done_layer21_out_288_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_288_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_289_V() {
    ap_channel_done_layer21_out_289_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_289_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_28_V() {
    ap_channel_done_layer21_out_28_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_28_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_290_V() {
    ap_channel_done_layer21_out_290_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_290_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_291_V() {
    ap_channel_done_layer21_out_291_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_291_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_292_V() {
    ap_channel_done_layer21_out_292_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_292_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_293_V() {
    ap_channel_done_layer21_out_293_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_293_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_294_V() {
    ap_channel_done_layer21_out_294_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_294_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_295_V() {
    ap_channel_done_layer21_out_295_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_295_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_296_V() {
    ap_channel_done_layer21_out_296_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_296_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_297_V() {
    ap_channel_done_layer21_out_297_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_297_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_298_V() {
    ap_channel_done_layer21_out_298_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_298_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_299_V() {
    ap_channel_done_layer21_out_299_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_299_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_29_V() {
    ap_channel_done_layer21_out_29_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_29_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_2_V() {
    ap_channel_done_layer21_out_2_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_2_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_300_V() {
    ap_channel_done_layer21_out_300_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_300_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_301_V() {
    ap_channel_done_layer21_out_301_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_301_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_302_V() {
    ap_channel_done_layer21_out_302_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_302_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_303_V() {
    ap_channel_done_layer21_out_303_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_303_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_304_V() {
    ap_channel_done_layer21_out_304_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_304_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_305_V() {
    ap_channel_done_layer21_out_305_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_305_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_306_V() {
    ap_channel_done_layer21_out_306_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_306_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_307_V() {
    ap_channel_done_layer21_out_307_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_307_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_308_V() {
    ap_channel_done_layer21_out_308_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_308_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_309_V() {
    ap_channel_done_layer21_out_309_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_309_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_30_V() {
    ap_channel_done_layer21_out_30_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_30_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_310_V() {
    ap_channel_done_layer21_out_310_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_310_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_311_V() {
    ap_channel_done_layer21_out_311_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_311_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_312_V() {
    ap_channel_done_layer21_out_312_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_312_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_313_V() {
    ap_channel_done_layer21_out_313_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_313_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_314_V() {
    ap_channel_done_layer21_out_314_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_314_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_315_V() {
    ap_channel_done_layer21_out_315_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_315_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_316_V() {
    ap_channel_done_layer21_out_316_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_316_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_317_V() {
    ap_channel_done_layer21_out_317_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_317_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_318_V() {
    ap_channel_done_layer21_out_318_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_318_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_319_V() {
    ap_channel_done_layer21_out_319_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_319_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_31_V() {
    ap_channel_done_layer21_out_31_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_31_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_320_V() {
    ap_channel_done_layer21_out_320_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_320_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_321_V() {
    ap_channel_done_layer21_out_321_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_321_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_322_V() {
    ap_channel_done_layer21_out_322_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_322_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_323_V() {
    ap_channel_done_layer21_out_323_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_323_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_324_V() {
    ap_channel_done_layer21_out_324_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_324_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_325_V() {
    ap_channel_done_layer21_out_325_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_325_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_326_V() {
    ap_channel_done_layer21_out_326_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_326_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_327_V() {
    ap_channel_done_layer21_out_327_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_327_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_328_V() {
    ap_channel_done_layer21_out_328_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_328_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_329_V() {
    ap_channel_done_layer21_out_329_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_329_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_32_V() {
    ap_channel_done_layer21_out_32_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_32_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_330_V() {
    ap_channel_done_layer21_out_330_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_330_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_331_V() {
    ap_channel_done_layer21_out_331_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_331_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_332_V() {
    ap_channel_done_layer21_out_332_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_332_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_333_V() {
    ap_channel_done_layer21_out_333_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_333_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_334_V() {
    ap_channel_done_layer21_out_334_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_334_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_335_V() {
    ap_channel_done_layer21_out_335_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_335_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_336_V() {
    ap_channel_done_layer21_out_336_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_336_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_337_V() {
    ap_channel_done_layer21_out_337_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_337_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_338_V() {
    ap_channel_done_layer21_out_338_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_338_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_339_V() {
    ap_channel_done_layer21_out_339_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_339_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_33_V() {
    ap_channel_done_layer21_out_33_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_33_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_340_V() {
    ap_channel_done_layer21_out_340_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_340_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_341_V() {
    ap_channel_done_layer21_out_341_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_341_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_342_V() {
    ap_channel_done_layer21_out_342_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_342_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_343_V() {
    ap_channel_done_layer21_out_343_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_343_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_344_V() {
    ap_channel_done_layer21_out_344_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_344_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_345_V() {
    ap_channel_done_layer21_out_345_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_345_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_346_V() {
    ap_channel_done_layer21_out_346_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_346_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_347_V() {
    ap_channel_done_layer21_out_347_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_347_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_348_V() {
    ap_channel_done_layer21_out_348_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_348_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_349_V() {
    ap_channel_done_layer21_out_349_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_349_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_34_V() {
    ap_channel_done_layer21_out_34_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_34_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_350_V() {
    ap_channel_done_layer21_out_350_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_350_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_351_V() {
    ap_channel_done_layer21_out_351_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_351_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_352_V() {
    ap_channel_done_layer21_out_352_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_352_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_353_V() {
    ap_channel_done_layer21_out_353_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_353_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_354_V() {
    ap_channel_done_layer21_out_354_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_354_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_355_V() {
    ap_channel_done_layer21_out_355_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_355_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_356_V() {
    ap_channel_done_layer21_out_356_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_356_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_357_V() {
    ap_channel_done_layer21_out_357_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_357_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_358_V() {
    ap_channel_done_layer21_out_358_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_358_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_359_V() {
    ap_channel_done_layer21_out_359_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_359_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_35_V() {
    ap_channel_done_layer21_out_35_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_35_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_360_V() {
    ap_channel_done_layer21_out_360_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_360_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_361_V() {
    ap_channel_done_layer21_out_361_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_361_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_362_V() {
    ap_channel_done_layer21_out_362_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_362_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_363_V() {
    ap_channel_done_layer21_out_363_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_363_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_364_V() {
    ap_channel_done_layer21_out_364_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_364_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_365_V() {
    ap_channel_done_layer21_out_365_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_365_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_366_V() {
    ap_channel_done_layer21_out_366_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_366_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_367_V() {
    ap_channel_done_layer21_out_367_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_367_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_368_V() {
    ap_channel_done_layer21_out_368_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_368_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_369_V() {
    ap_channel_done_layer21_out_369_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_369_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_36_V() {
    ap_channel_done_layer21_out_36_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_36_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_370_V() {
    ap_channel_done_layer21_out_370_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_370_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_371_V() {
    ap_channel_done_layer21_out_371_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_371_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_372_V() {
    ap_channel_done_layer21_out_372_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_372_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_373_V() {
    ap_channel_done_layer21_out_373_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_373_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_374_V() {
    ap_channel_done_layer21_out_374_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_374_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_375_V() {
    ap_channel_done_layer21_out_375_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_375_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_376_V() {
    ap_channel_done_layer21_out_376_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_376_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_377_V() {
    ap_channel_done_layer21_out_377_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_377_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_378_V() {
    ap_channel_done_layer21_out_378_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_378_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_379_V() {
    ap_channel_done_layer21_out_379_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_379_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_37_V() {
    ap_channel_done_layer21_out_37_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_37_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_380_V() {
    ap_channel_done_layer21_out_380_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_380_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_381_V() {
    ap_channel_done_layer21_out_381_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_381_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_382_V() {
    ap_channel_done_layer21_out_382_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_382_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_383_V() {
    ap_channel_done_layer21_out_383_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_383_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_384_V() {
    ap_channel_done_layer21_out_384_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_384_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_385_V() {
    ap_channel_done_layer21_out_385_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_385_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_386_V() {
    ap_channel_done_layer21_out_386_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_386_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_387_V() {
    ap_channel_done_layer21_out_387_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_387_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_388_V() {
    ap_channel_done_layer21_out_388_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_388_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_389_V() {
    ap_channel_done_layer21_out_389_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_389_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_38_V() {
    ap_channel_done_layer21_out_38_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_38_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_390_V() {
    ap_channel_done_layer21_out_390_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_390_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_391_V() {
    ap_channel_done_layer21_out_391_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_391_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_392_V() {
    ap_channel_done_layer21_out_392_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_392_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_393_V() {
    ap_channel_done_layer21_out_393_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_393_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_394_V() {
    ap_channel_done_layer21_out_394_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_394_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_395_V() {
    ap_channel_done_layer21_out_395_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_395_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_396_V() {
    ap_channel_done_layer21_out_396_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_396_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_397_V() {
    ap_channel_done_layer21_out_397_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_397_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_398_V() {
    ap_channel_done_layer21_out_398_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_398_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_399_V() {
    ap_channel_done_layer21_out_399_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_399_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_39_V() {
    ap_channel_done_layer21_out_39_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_39_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_3_V() {
    ap_channel_done_layer21_out_3_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_3_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_400_V() {
    ap_channel_done_layer21_out_400_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_400_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_401_V() {
    ap_channel_done_layer21_out_401_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_401_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_402_V() {
    ap_channel_done_layer21_out_402_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_402_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_403_V() {
    ap_channel_done_layer21_out_403_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_403_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_404_V() {
    ap_channel_done_layer21_out_404_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_404_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_405_V() {
    ap_channel_done_layer21_out_405_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_405_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_406_V() {
    ap_channel_done_layer21_out_406_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_406_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_407_V() {
    ap_channel_done_layer21_out_407_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_407_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_408_V() {
    ap_channel_done_layer21_out_408_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_408_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_409_V() {
    ap_channel_done_layer21_out_409_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_409_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_40_V() {
    ap_channel_done_layer21_out_40_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_40_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_410_V() {
    ap_channel_done_layer21_out_410_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_410_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_411_V() {
    ap_channel_done_layer21_out_411_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_411_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_412_V() {
    ap_channel_done_layer21_out_412_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_412_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_413_V() {
    ap_channel_done_layer21_out_413_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_413_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_414_V() {
    ap_channel_done_layer21_out_414_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_414_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_415_V() {
    ap_channel_done_layer21_out_415_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_415_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_416_V() {
    ap_channel_done_layer21_out_416_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_416_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_417_V() {
    ap_channel_done_layer21_out_417_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_417_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_418_V() {
    ap_channel_done_layer21_out_418_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_418_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_419_V() {
    ap_channel_done_layer21_out_419_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_419_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_41_V() {
    ap_channel_done_layer21_out_41_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_41_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_420_V() {
    ap_channel_done_layer21_out_420_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_420_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_421_V() {
    ap_channel_done_layer21_out_421_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_421_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_422_V() {
    ap_channel_done_layer21_out_422_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_422_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_423_V() {
    ap_channel_done_layer21_out_423_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_423_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_424_V() {
    ap_channel_done_layer21_out_424_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_424_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_425_V() {
    ap_channel_done_layer21_out_425_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_425_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_426_V() {
    ap_channel_done_layer21_out_426_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_426_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_427_V() {
    ap_channel_done_layer21_out_427_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_427_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_428_V() {
    ap_channel_done_layer21_out_428_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_428_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_429_V() {
    ap_channel_done_layer21_out_429_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_429_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_42_V() {
    ap_channel_done_layer21_out_42_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_42_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_430_V() {
    ap_channel_done_layer21_out_430_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_430_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_431_V() {
    ap_channel_done_layer21_out_431_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_431_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_432_V() {
    ap_channel_done_layer21_out_432_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_432_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_433_V() {
    ap_channel_done_layer21_out_433_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_433_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_434_V() {
    ap_channel_done_layer21_out_434_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_434_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_435_V() {
    ap_channel_done_layer21_out_435_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_435_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_436_V() {
    ap_channel_done_layer21_out_436_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_436_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_437_V() {
    ap_channel_done_layer21_out_437_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_437_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_438_V() {
    ap_channel_done_layer21_out_438_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_438_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_439_V() {
    ap_channel_done_layer21_out_439_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_439_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_43_V() {
    ap_channel_done_layer21_out_43_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_43_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_440_V() {
    ap_channel_done_layer21_out_440_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_440_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_441_V() {
    ap_channel_done_layer21_out_441_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_441_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_442_V() {
    ap_channel_done_layer21_out_442_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_442_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_443_V() {
    ap_channel_done_layer21_out_443_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_443_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_444_V() {
    ap_channel_done_layer21_out_444_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_444_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_445_V() {
    ap_channel_done_layer21_out_445_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_445_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_446_V() {
    ap_channel_done_layer21_out_446_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_446_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_447_V() {
    ap_channel_done_layer21_out_447_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_447_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_448_V() {
    ap_channel_done_layer21_out_448_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_448_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_449_V() {
    ap_channel_done_layer21_out_449_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_449_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_44_V() {
    ap_channel_done_layer21_out_44_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_44_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_450_V() {
    ap_channel_done_layer21_out_450_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_450_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_451_V() {
    ap_channel_done_layer21_out_451_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_451_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_452_V() {
    ap_channel_done_layer21_out_452_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_452_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_453_V() {
    ap_channel_done_layer21_out_453_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_453_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_454_V() {
    ap_channel_done_layer21_out_454_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_454_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_455_V() {
    ap_channel_done_layer21_out_455_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_455_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_456_V() {
    ap_channel_done_layer21_out_456_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_456_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_457_V() {
    ap_channel_done_layer21_out_457_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_457_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_458_V() {
    ap_channel_done_layer21_out_458_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_458_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_459_V() {
    ap_channel_done_layer21_out_459_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_459_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_45_V() {
    ap_channel_done_layer21_out_45_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_45_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_460_V() {
    ap_channel_done_layer21_out_460_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_460_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_461_V() {
    ap_channel_done_layer21_out_461_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_461_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_462_V() {
    ap_channel_done_layer21_out_462_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_462_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_463_V() {
    ap_channel_done_layer21_out_463_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_463_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_464_V() {
    ap_channel_done_layer21_out_464_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_464_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_465_V() {
    ap_channel_done_layer21_out_465_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_465_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_466_V() {
    ap_channel_done_layer21_out_466_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_466_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_467_V() {
    ap_channel_done_layer21_out_467_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_467_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_468_V() {
    ap_channel_done_layer21_out_468_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_468_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_469_V() {
    ap_channel_done_layer21_out_469_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_469_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_46_V() {
    ap_channel_done_layer21_out_46_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_46_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_470_V() {
    ap_channel_done_layer21_out_470_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_470_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_471_V() {
    ap_channel_done_layer21_out_471_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_471_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_472_V() {
    ap_channel_done_layer21_out_472_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_472_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_473_V() {
    ap_channel_done_layer21_out_473_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_473_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_474_V() {
    ap_channel_done_layer21_out_474_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_474_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_475_V() {
    ap_channel_done_layer21_out_475_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_475_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_476_V() {
    ap_channel_done_layer21_out_476_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_476_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_477_V() {
    ap_channel_done_layer21_out_477_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_477_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_478_V() {
    ap_channel_done_layer21_out_478_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_478_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_479_V() {
    ap_channel_done_layer21_out_479_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_479_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_47_V() {
    ap_channel_done_layer21_out_47_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_47_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_480_V() {
    ap_channel_done_layer21_out_480_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_480_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_481_V() {
    ap_channel_done_layer21_out_481_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_481_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_482_V() {
    ap_channel_done_layer21_out_482_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_482_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_483_V() {
    ap_channel_done_layer21_out_483_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_483_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_484_V() {
    ap_channel_done_layer21_out_484_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_484_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_485_V() {
    ap_channel_done_layer21_out_485_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_485_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_486_V() {
    ap_channel_done_layer21_out_486_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_486_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_487_V() {
    ap_channel_done_layer21_out_487_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_487_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_488_V() {
    ap_channel_done_layer21_out_488_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_488_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_489_V() {
    ap_channel_done_layer21_out_489_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_489_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_48_V() {
    ap_channel_done_layer21_out_48_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_48_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_490_V() {
    ap_channel_done_layer21_out_490_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_490_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_491_V() {
    ap_channel_done_layer21_out_491_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_491_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_492_V() {
    ap_channel_done_layer21_out_492_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_492_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_493_V() {
    ap_channel_done_layer21_out_493_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_493_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_494_V() {
    ap_channel_done_layer21_out_494_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_494_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_495_V() {
    ap_channel_done_layer21_out_495_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_495_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_496_V() {
    ap_channel_done_layer21_out_496_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_496_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_497_V() {
    ap_channel_done_layer21_out_497_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_497_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_498_V() {
    ap_channel_done_layer21_out_498_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_498_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_499_V() {
    ap_channel_done_layer21_out_499_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_499_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_49_V() {
    ap_channel_done_layer21_out_49_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_49_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_4_V() {
    ap_channel_done_layer21_out_4_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_4_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_500_V() {
    ap_channel_done_layer21_out_500_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_500_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_501_V() {
    ap_channel_done_layer21_out_501_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_501_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_502_V() {
    ap_channel_done_layer21_out_502_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_502_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_503_V() {
    ap_channel_done_layer21_out_503_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_503_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_504_V() {
    ap_channel_done_layer21_out_504_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_504_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_505_V() {
    ap_channel_done_layer21_out_505_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_505_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_506_V() {
    ap_channel_done_layer21_out_506_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_506_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_507_V() {
    ap_channel_done_layer21_out_507_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_507_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_508_V() {
    ap_channel_done_layer21_out_508_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_508_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_509_V() {
    ap_channel_done_layer21_out_509_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_509_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_50_V() {
    ap_channel_done_layer21_out_50_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_50_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_510_V() {
    ap_channel_done_layer21_out_510_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_510_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_511_V() {
    ap_channel_done_layer21_out_511_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_511_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_51_V() {
    ap_channel_done_layer21_out_51_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_51_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_52_V() {
    ap_channel_done_layer21_out_52_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_52_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_53_V() {
    ap_channel_done_layer21_out_53_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_53_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_54_V() {
    ap_channel_done_layer21_out_54_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_54_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_55_V() {
    ap_channel_done_layer21_out_55_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_55_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_56_V() {
    ap_channel_done_layer21_out_56_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_56_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_57_V() {
    ap_channel_done_layer21_out_57_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_57_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_58_V() {
    ap_channel_done_layer21_out_58_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_58_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_59_V() {
    ap_channel_done_layer21_out_59_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_59_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_5_V() {
    ap_channel_done_layer21_out_5_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_5_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_60_V() {
    ap_channel_done_layer21_out_60_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_60_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_61_V() {
    ap_channel_done_layer21_out_61_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_61_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_62_V() {
    ap_channel_done_layer21_out_62_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_62_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_63_V() {
    ap_channel_done_layer21_out_63_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_63_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_64_V() {
    ap_channel_done_layer21_out_64_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_64_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_65_V() {
    ap_channel_done_layer21_out_65_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_65_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_66_V() {
    ap_channel_done_layer21_out_66_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_66_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_67_V() {
    ap_channel_done_layer21_out_67_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_67_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_68_V() {
    ap_channel_done_layer21_out_68_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_68_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_69_V() {
    ap_channel_done_layer21_out_69_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_69_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_6_V() {
    ap_channel_done_layer21_out_6_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_6_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_70_V() {
    ap_channel_done_layer21_out_70_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_70_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_71_V() {
    ap_channel_done_layer21_out_71_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_71_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_72_V() {
    ap_channel_done_layer21_out_72_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_72_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_73_V() {
    ap_channel_done_layer21_out_73_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_73_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_74_V() {
    ap_channel_done_layer21_out_74_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_74_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_75_V() {
    ap_channel_done_layer21_out_75_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_75_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_76_V() {
    ap_channel_done_layer21_out_76_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_76_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_77_V() {
    ap_channel_done_layer21_out_77_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_77_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_78_V() {
    ap_channel_done_layer21_out_78_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_78_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_79_V() {
    ap_channel_done_layer21_out_79_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_79_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_7_V() {
    ap_channel_done_layer21_out_7_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_7_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_80_V() {
    ap_channel_done_layer21_out_80_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_80_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_81_V() {
    ap_channel_done_layer21_out_81_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_81_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_82_V() {
    ap_channel_done_layer21_out_82_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_82_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_83_V() {
    ap_channel_done_layer21_out_83_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_83_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_84_V() {
    ap_channel_done_layer21_out_84_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_84_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_85_V() {
    ap_channel_done_layer21_out_85_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_85_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_86_V() {
    ap_channel_done_layer21_out_86_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_86_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_87_V() {
    ap_channel_done_layer21_out_87_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_87_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_88_V() {
    ap_channel_done_layer21_out_88_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_88_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_89_V() {
    ap_channel_done_layer21_out_89_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_89_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_8_V() {
    ap_channel_done_layer21_out_8_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_8_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_90_V() {
    ap_channel_done_layer21_out_90_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_90_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_91_V() {
    ap_channel_done_layer21_out_91_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_91_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_92_V() {
    ap_channel_done_layer21_out_92_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_92_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_93_V() {
    ap_channel_done_layer21_out_93_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_93_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_94_V() {
    ap_channel_done_layer21_out_94_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_94_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_95_V() {
    ap_channel_done_layer21_out_95_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_95_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_96_V() {
    ap_channel_done_layer21_out_96_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_96_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_97_V() {
    ap_channel_done_layer21_out_97_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_97_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_98_V() {
    ap_channel_done_layer21_out_98_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_98_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_99_V() {
    ap_channel_done_layer21_out_99_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_99_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer21_out_9_V() {
    ap_channel_done_layer21_out_9_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_22_7_5_3_0_config21_U0_ap_done.read() & (ap_sync_reg_channel_write_layer21_out_9_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_0_V() {
    ap_channel_done_layer4_out_0_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_0_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_100_V() {
    ap_channel_done_layer4_out_100_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_100_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_101_V() {
    ap_channel_done_layer4_out_101_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_101_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_102_V() {
    ap_channel_done_layer4_out_102_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_102_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_103_V() {
    ap_channel_done_layer4_out_103_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_103_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_104_V() {
    ap_channel_done_layer4_out_104_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_104_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_105_V() {
    ap_channel_done_layer4_out_105_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_105_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_106_V() {
    ap_channel_done_layer4_out_106_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_106_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_107_V() {
    ap_channel_done_layer4_out_107_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_107_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_108_V() {
    ap_channel_done_layer4_out_108_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_108_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_109_V() {
    ap_channel_done_layer4_out_109_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_109_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_10_V() {
    ap_channel_done_layer4_out_10_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_10_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_110_V() {
    ap_channel_done_layer4_out_110_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_110_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_111_V() {
    ap_channel_done_layer4_out_111_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_111_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_112_V() {
    ap_channel_done_layer4_out_112_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_112_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_113_V() {
    ap_channel_done_layer4_out_113_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_113_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_114_V() {
    ap_channel_done_layer4_out_114_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_114_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_115_V() {
    ap_channel_done_layer4_out_115_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_115_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_116_V() {
    ap_channel_done_layer4_out_116_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_116_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_117_V() {
    ap_channel_done_layer4_out_117_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_117_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_118_V() {
    ap_channel_done_layer4_out_118_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_118_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_119_V() {
    ap_channel_done_layer4_out_119_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_119_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_11_V() {
    ap_channel_done_layer4_out_11_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_11_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_120_V() {
    ap_channel_done_layer4_out_120_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_120_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_121_V() {
    ap_channel_done_layer4_out_121_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_121_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_122_V() {
    ap_channel_done_layer4_out_122_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_122_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_123_V() {
    ap_channel_done_layer4_out_123_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_123_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_124_V() {
    ap_channel_done_layer4_out_124_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_124_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_125_V() {
    ap_channel_done_layer4_out_125_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_125_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_126_V() {
    ap_channel_done_layer4_out_126_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_126_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_127_V() {
    ap_channel_done_layer4_out_127_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_127_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_128_V() {
    ap_channel_done_layer4_out_128_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_128_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_129_V() {
    ap_channel_done_layer4_out_129_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_129_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_12_V() {
    ap_channel_done_layer4_out_12_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_12_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_130_V() {
    ap_channel_done_layer4_out_130_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_130_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_131_V() {
    ap_channel_done_layer4_out_131_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_131_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_132_V() {
    ap_channel_done_layer4_out_132_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_132_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_133_V() {
    ap_channel_done_layer4_out_133_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_133_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_134_V() {
    ap_channel_done_layer4_out_134_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_134_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_135_V() {
    ap_channel_done_layer4_out_135_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_135_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_136_V() {
    ap_channel_done_layer4_out_136_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_136_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_137_V() {
    ap_channel_done_layer4_out_137_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_137_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_138_V() {
    ap_channel_done_layer4_out_138_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_138_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_139_V() {
    ap_channel_done_layer4_out_139_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_139_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_13_V() {
    ap_channel_done_layer4_out_13_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_13_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_140_V() {
    ap_channel_done_layer4_out_140_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_140_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_141_V() {
    ap_channel_done_layer4_out_141_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_141_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_142_V() {
    ap_channel_done_layer4_out_142_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_142_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_143_V() {
    ap_channel_done_layer4_out_143_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_143_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_144_V() {
    ap_channel_done_layer4_out_144_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_144_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_145_V() {
    ap_channel_done_layer4_out_145_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_145_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_146_V() {
    ap_channel_done_layer4_out_146_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_146_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_147_V() {
    ap_channel_done_layer4_out_147_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_147_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_148_V() {
    ap_channel_done_layer4_out_148_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_148_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_149_V() {
    ap_channel_done_layer4_out_149_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_149_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_14_V() {
    ap_channel_done_layer4_out_14_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_14_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_150_V() {
    ap_channel_done_layer4_out_150_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_150_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_151_V() {
    ap_channel_done_layer4_out_151_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_151_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_152_V() {
    ap_channel_done_layer4_out_152_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_152_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_153_V() {
    ap_channel_done_layer4_out_153_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_153_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_154_V() {
    ap_channel_done_layer4_out_154_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_154_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_155_V() {
    ap_channel_done_layer4_out_155_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_155_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_156_V() {
    ap_channel_done_layer4_out_156_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_156_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_157_V() {
    ap_channel_done_layer4_out_157_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_157_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_158_V() {
    ap_channel_done_layer4_out_158_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_158_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_159_V() {
    ap_channel_done_layer4_out_159_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_159_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_15_V() {
    ap_channel_done_layer4_out_15_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_15_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_160_V() {
    ap_channel_done_layer4_out_160_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_160_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_161_V() {
    ap_channel_done_layer4_out_161_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_161_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_162_V() {
    ap_channel_done_layer4_out_162_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_162_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_163_V() {
    ap_channel_done_layer4_out_163_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_163_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_164_V() {
    ap_channel_done_layer4_out_164_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_164_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_165_V() {
    ap_channel_done_layer4_out_165_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_165_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_166_V() {
    ap_channel_done_layer4_out_166_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_166_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_167_V() {
    ap_channel_done_layer4_out_167_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_167_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_168_V() {
    ap_channel_done_layer4_out_168_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_168_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_169_V() {
    ap_channel_done_layer4_out_169_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_169_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_16_V() {
    ap_channel_done_layer4_out_16_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_16_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_170_V() {
    ap_channel_done_layer4_out_170_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_170_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_171_V() {
    ap_channel_done_layer4_out_171_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_171_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_172_V() {
    ap_channel_done_layer4_out_172_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_172_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_173_V() {
    ap_channel_done_layer4_out_173_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_173_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_174_V() {
    ap_channel_done_layer4_out_174_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_174_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_175_V() {
    ap_channel_done_layer4_out_175_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_175_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_176_V() {
    ap_channel_done_layer4_out_176_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_176_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_177_V() {
    ap_channel_done_layer4_out_177_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_177_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_178_V() {
    ap_channel_done_layer4_out_178_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_178_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_179_V() {
    ap_channel_done_layer4_out_179_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_179_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_17_V() {
    ap_channel_done_layer4_out_17_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_17_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_180_V() {
    ap_channel_done_layer4_out_180_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_180_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_181_V() {
    ap_channel_done_layer4_out_181_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_181_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_182_V() {
    ap_channel_done_layer4_out_182_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_182_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_183_V() {
    ap_channel_done_layer4_out_183_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_183_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_184_V() {
    ap_channel_done_layer4_out_184_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_184_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_185_V() {
    ap_channel_done_layer4_out_185_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_185_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_186_V() {
    ap_channel_done_layer4_out_186_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_186_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_187_V() {
    ap_channel_done_layer4_out_187_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_187_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_188_V() {
    ap_channel_done_layer4_out_188_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_188_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_189_V() {
    ap_channel_done_layer4_out_189_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_189_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_18_V() {
    ap_channel_done_layer4_out_18_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_18_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_190_V() {
    ap_channel_done_layer4_out_190_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_190_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_191_V() {
    ap_channel_done_layer4_out_191_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_191_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_192_V() {
    ap_channel_done_layer4_out_192_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_192_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_193_V() {
    ap_channel_done_layer4_out_193_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_193_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_194_V() {
    ap_channel_done_layer4_out_194_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_194_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_195_V() {
    ap_channel_done_layer4_out_195_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_195_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_196_V() {
    ap_channel_done_layer4_out_196_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_196_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_197_V() {
    ap_channel_done_layer4_out_197_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_197_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_198_V() {
    ap_channel_done_layer4_out_198_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_198_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_199_V() {
    ap_channel_done_layer4_out_199_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_199_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_19_V() {
    ap_channel_done_layer4_out_19_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_19_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_1_V() {
    ap_channel_done_layer4_out_1_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_1_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_200_V() {
    ap_channel_done_layer4_out_200_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_200_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_201_V() {
    ap_channel_done_layer4_out_201_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_201_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_202_V() {
    ap_channel_done_layer4_out_202_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_202_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_203_V() {
    ap_channel_done_layer4_out_203_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_203_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_204_V() {
    ap_channel_done_layer4_out_204_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_204_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_205_V() {
    ap_channel_done_layer4_out_205_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_205_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_206_V() {
    ap_channel_done_layer4_out_206_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_206_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_207_V() {
    ap_channel_done_layer4_out_207_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_207_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_208_V() {
    ap_channel_done_layer4_out_208_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_208_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_209_V() {
    ap_channel_done_layer4_out_209_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_209_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_20_V() {
    ap_channel_done_layer4_out_20_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_20_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_210_V() {
    ap_channel_done_layer4_out_210_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_210_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_211_V() {
    ap_channel_done_layer4_out_211_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_211_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_212_V() {
    ap_channel_done_layer4_out_212_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_212_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_213_V() {
    ap_channel_done_layer4_out_213_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_213_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_214_V() {
    ap_channel_done_layer4_out_214_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_214_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_215_V() {
    ap_channel_done_layer4_out_215_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_215_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_216_V() {
    ap_channel_done_layer4_out_216_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_216_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_217_V() {
    ap_channel_done_layer4_out_217_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_217_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_218_V() {
    ap_channel_done_layer4_out_218_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_218_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_219_V() {
    ap_channel_done_layer4_out_219_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_219_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_21_V() {
    ap_channel_done_layer4_out_21_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_21_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_220_V() {
    ap_channel_done_layer4_out_220_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_220_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_221_V() {
    ap_channel_done_layer4_out_221_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_221_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_222_V() {
    ap_channel_done_layer4_out_222_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_222_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_223_V() {
    ap_channel_done_layer4_out_223_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_223_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_224_V() {
    ap_channel_done_layer4_out_224_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_224_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_225_V() {
    ap_channel_done_layer4_out_225_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_225_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_226_V() {
    ap_channel_done_layer4_out_226_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_226_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_227_V() {
    ap_channel_done_layer4_out_227_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_227_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_228_V() {
    ap_channel_done_layer4_out_228_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_228_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_229_V() {
    ap_channel_done_layer4_out_229_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_229_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_22_V() {
    ap_channel_done_layer4_out_22_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_22_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_230_V() {
    ap_channel_done_layer4_out_230_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_230_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_231_V() {
    ap_channel_done_layer4_out_231_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_231_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_232_V() {
    ap_channel_done_layer4_out_232_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_232_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_233_V() {
    ap_channel_done_layer4_out_233_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_233_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_234_V() {
    ap_channel_done_layer4_out_234_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_234_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_235_V() {
    ap_channel_done_layer4_out_235_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_235_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_236_V() {
    ap_channel_done_layer4_out_236_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_236_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_237_V() {
    ap_channel_done_layer4_out_237_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_237_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_238_V() {
    ap_channel_done_layer4_out_238_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_238_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_239_V() {
    ap_channel_done_layer4_out_239_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_239_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_23_V() {
    ap_channel_done_layer4_out_23_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_23_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_240_V() {
    ap_channel_done_layer4_out_240_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_240_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_241_V() {
    ap_channel_done_layer4_out_241_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_241_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_242_V() {
    ap_channel_done_layer4_out_242_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_242_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_243_V() {
    ap_channel_done_layer4_out_243_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_243_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_244_V() {
    ap_channel_done_layer4_out_244_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_244_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_245_V() {
    ap_channel_done_layer4_out_245_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_245_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_246_V() {
    ap_channel_done_layer4_out_246_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_246_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_247_V() {
    ap_channel_done_layer4_out_247_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_247_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_248_V() {
    ap_channel_done_layer4_out_248_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_248_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_249_V() {
    ap_channel_done_layer4_out_249_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_249_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_24_V() {
    ap_channel_done_layer4_out_24_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_24_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_250_V() {
    ap_channel_done_layer4_out_250_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_250_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_251_V() {
    ap_channel_done_layer4_out_251_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_251_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_252_V() {
    ap_channel_done_layer4_out_252_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_252_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_253_V() {
    ap_channel_done_layer4_out_253_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_253_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_254_V() {
    ap_channel_done_layer4_out_254_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_254_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_255_V() {
    ap_channel_done_layer4_out_255_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_255_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_256_V() {
    ap_channel_done_layer4_out_256_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_256_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_257_V() {
    ap_channel_done_layer4_out_257_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_257_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_258_V() {
    ap_channel_done_layer4_out_258_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_258_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_259_V() {
    ap_channel_done_layer4_out_259_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_259_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_25_V() {
    ap_channel_done_layer4_out_25_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_25_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_260_V() {
    ap_channel_done_layer4_out_260_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_260_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_261_V() {
    ap_channel_done_layer4_out_261_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_261_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_262_V() {
    ap_channel_done_layer4_out_262_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_262_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_263_V() {
    ap_channel_done_layer4_out_263_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_263_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_264_V() {
    ap_channel_done_layer4_out_264_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_264_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_265_V() {
    ap_channel_done_layer4_out_265_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_265_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_266_V() {
    ap_channel_done_layer4_out_266_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_266_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_267_V() {
    ap_channel_done_layer4_out_267_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_267_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_268_V() {
    ap_channel_done_layer4_out_268_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_268_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_269_V() {
    ap_channel_done_layer4_out_269_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_269_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_26_V() {
    ap_channel_done_layer4_out_26_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_26_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_270_V() {
    ap_channel_done_layer4_out_270_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_270_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_271_V() {
    ap_channel_done_layer4_out_271_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_271_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_272_V() {
    ap_channel_done_layer4_out_272_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_272_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_273_V() {
    ap_channel_done_layer4_out_273_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_273_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_274_V() {
    ap_channel_done_layer4_out_274_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_274_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_275_V() {
    ap_channel_done_layer4_out_275_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_275_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_276_V() {
    ap_channel_done_layer4_out_276_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_276_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_277_V() {
    ap_channel_done_layer4_out_277_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_277_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_278_V() {
    ap_channel_done_layer4_out_278_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_278_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_279_V() {
    ap_channel_done_layer4_out_279_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_279_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_27_V() {
    ap_channel_done_layer4_out_27_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_27_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_280_V() {
    ap_channel_done_layer4_out_280_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_280_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_281_V() {
    ap_channel_done_layer4_out_281_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_281_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_282_V() {
    ap_channel_done_layer4_out_282_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_282_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_283_V() {
    ap_channel_done_layer4_out_283_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_283_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_284_V() {
    ap_channel_done_layer4_out_284_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_284_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_285_V() {
    ap_channel_done_layer4_out_285_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_285_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_286_V() {
    ap_channel_done_layer4_out_286_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_286_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_287_V() {
    ap_channel_done_layer4_out_287_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_287_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_288_V() {
    ap_channel_done_layer4_out_288_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_288_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_289_V() {
    ap_channel_done_layer4_out_289_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_289_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_28_V() {
    ap_channel_done_layer4_out_28_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_28_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_290_V() {
    ap_channel_done_layer4_out_290_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_290_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_291_V() {
    ap_channel_done_layer4_out_291_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_291_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_292_V() {
    ap_channel_done_layer4_out_292_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_292_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_293_V() {
    ap_channel_done_layer4_out_293_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_293_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_294_V() {
    ap_channel_done_layer4_out_294_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_294_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_295_V() {
    ap_channel_done_layer4_out_295_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_295_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_296_V() {
    ap_channel_done_layer4_out_296_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_296_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_297_V() {
    ap_channel_done_layer4_out_297_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_297_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_298_V() {
    ap_channel_done_layer4_out_298_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_298_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_299_V() {
    ap_channel_done_layer4_out_299_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_299_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_29_V() {
    ap_channel_done_layer4_out_29_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_29_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_2_V() {
    ap_channel_done_layer4_out_2_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_2_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_300_V() {
    ap_channel_done_layer4_out_300_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_300_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_301_V() {
    ap_channel_done_layer4_out_301_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_301_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_302_V() {
    ap_channel_done_layer4_out_302_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_302_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_303_V() {
    ap_channel_done_layer4_out_303_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_303_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_304_V() {
    ap_channel_done_layer4_out_304_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_304_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_305_V() {
    ap_channel_done_layer4_out_305_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_305_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_306_V() {
    ap_channel_done_layer4_out_306_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_306_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_307_V() {
    ap_channel_done_layer4_out_307_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_307_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_308_V() {
    ap_channel_done_layer4_out_308_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_308_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_309_V() {
    ap_channel_done_layer4_out_309_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_309_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_30_V() {
    ap_channel_done_layer4_out_30_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_30_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_310_V() {
    ap_channel_done_layer4_out_310_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_310_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_311_V() {
    ap_channel_done_layer4_out_311_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_311_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_312_V() {
    ap_channel_done_layer4_out_312_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_312_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_313_V() {
    ap_channel_done_layer4_out_313_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_313_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_314_V() {
    ap_channel_done_layer4_out_314_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_314_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_315_V() {
    ap_channel_done_layer4_out_315_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_315_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_316_V() {
    ap_channel_done_layer4_out_316_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_316_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_317_V() {
    ap_channel_done_layer4_out_317_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_317_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_318_V() {
    ap_channel_done_layer4_out_318_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_318_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_319_V() {
    ap_channel_done_layer4_out_319_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_319_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_31_V() {
    ap_channel_done_layer4_out_31_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_31_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_320_V() {
    ap_channel_done_layer4_out_320_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_320_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_321_V() {
    ap_channel_done_layer4_out_321_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_321_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_322_V() {
    ap_channel_done_layer4_out_322_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_322_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_323_V() {
    ap_channel_done_layer4_out_323_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_323_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_324_V() {
    ap_channel_done_layer4_out_324_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_324_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_325_V() {
    ap_channel_done_layer4_out_325_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_325_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_326_V() {
    ap_channel_done_layer4_out_326_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_326_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_327_V() {
    ap_channel_done_layer4_out_327_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_327_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_328_V() {
    ap_channel_done_layer4_out_328_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_328_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_329_V() {
    ap_channel_done_layer4_out_329_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_329_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_32_V() {
    ap_channel_done_layer4_out_32_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_32_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_330_V() {
    ap_channel_done_layer4_out_330_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_330_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_331_V() {
    ap_channel_done_layer4_out_331_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_331_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_332_V() {
    ap_channel_done_layer4_out_332_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_332_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_333_V() {
    ap_channel_done_layer4_out_333_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_333_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_334_V() {
    ap_channel_done_layer4_out_334_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_334_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_335_V() {
    ap_channel_done_layer4_out_335_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_335_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_336_V() {
    ap_channel_done_layer4_out_336_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_336_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_337_V() {
    ap_channel_done_layer4_out_337_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_337_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_338_V() {
    ap_channel_done_layer4_out_338_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_338_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_339_V() {
    ap_channel_done_layer4_out_339_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_339_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_33_V() {
    ap_channel_done_layer4_out_33_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_33_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_340_V() {
    ap_channel_done_layer4_out_340_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_340_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_341_V() {
    ap_channel_done_layer4_out_341_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_341_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_342_V() {
    ap_channel_done_layer4_out_342_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_342_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_343_V() {
    ap_channel_done_layer4_out_343_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_343_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_344_V() {
    ap_channel_done_layer4_out_344_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_344_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_345_V() {
    ap_channel_done_layer4_out_345_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_345_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_346_V() {
    ap_channel_done_layer4_out_346_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_346_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_347_V() {
    ap_channel_done_layer4_out_347_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_347_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_348_V() {
    ap_channel_done_layer4_out_348_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_348_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_349_V() {
    ap_channel_done_layer4_out_349_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_349_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_34_V() {
    ap_channel_done_layer4_out_34_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_34_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_350_V() {
    ap_channel_done_layer4_out_350_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_350_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_351_V() {
    ap_channel_done_layer4_out_351_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_351_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_352_V() {
    ap_channel_done_layer4_out_352_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_352_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_353_V() {
    ap_channel_done_layer4_out_353_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_353_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_354_V() {
    ap_channel_done_layer4_out_354_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_354_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_355_V() {
    ap_channel_done_layer4_out_355_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_355_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_356_V() {
    ap_channel_done_layer4_out_356_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_356_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_357_V() {
    ap_channel_done_layer4_out_357_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_357_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_358_V() {
    ap_channel_done_layer4_out_358_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_358_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_359_V() {
    ap_channel_done_layer4_out_359_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_359_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_35_V() {
    ap_channel_done_layer4_out_35_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_35_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_360_V() {
    ap_channel_done_layer4_out_360_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_360_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_361_V() {
    ap_channel_done_layer4_out_361_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_361_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_362_V() {
    ap_channel_done_layer4_out_362_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_362_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_363_V() {
    ap_channel_done_layer4_out_363_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_363_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_364_V() {
    ap_channel_done_layer4_out_364_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_364_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_365_V() {
    ap_channel_done_layer4_out_365_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_365_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_366_V() {
    ap_channel_done_layer4_out_366_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_366_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_367_V() {
    ap_channel_done_layer4_out_367_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_367_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_368_V() {
    ap_channel_done_layer4_out_368_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_368_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_369_V() {
    ap_channel_done_layer4_out_369_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_369_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_36_V() {
    ap_channel_done_layer4_out_36_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_36_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_370_V() {
    ap_channel_done_layer4_out_370_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_370_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_371_V() {
    ap_channel_done_layer4_out_371_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_371_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_372_V() {
    ap_channel_done_layer4_out_372_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_372_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_373_V() {
    ap_channel_done_layer4_out_373_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_373_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_374_V() {
    ap_channel_done_layer4_out_374_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_374_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_375_V() {
    ap_channel_done_layer4_out_375_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_375_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_376_V() {
    ap_channel_done_layer4_out_376_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_376_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_377_V() {
    ap_channel_done_layer4_out_377_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_377_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_378_V() {
    ap_channel_done_layer4_out_378_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_378_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_379_V() {
    ap_channel_done_layer4_out_379_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_379_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_37_V() {
    ap_channel_done_layer4_out_37_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_37_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_380_V() {
    ap_channel_done_layer4_out_380_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_380_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_381_V() {
    ap_channel_done_layer4_out_381_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_381_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_382_V() {
    ap_channel_done_layer4_out_382_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_382_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_383_V() {
    ap_channel_done_layer4_out_383_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_383_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_384_V() {
    ap_channel_done_layer4_out_384_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_384_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_385_V() {
    ap_channel_done_layer4_out_385_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_385_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_386_V() {
    ap_channel_done_layer4_out_386_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_386_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_387_V() {
    ap_channel_done_layer4_out_387_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_387_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_388_V() {
    ap_channel_done_layer4_out_388_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_388_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_389_V() {
    ap_channel_done_layer4_out_389_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_389_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_38_V() {
    ap_channel_done_layer4_out_38_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_38_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_390_V() {
    ap_channel_done_layer4_out_390_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_390_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_391_V() {
    ap_channel_done_layer4_out_391_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_391_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_392_V() {
    ap_channel_done_layer4_out_392_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_392_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_393_V() {
    ap_channel_done_layer4_out_393_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_393_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_394_V() {
    ap_channel_done_layer4_out_394_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_394_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_395_V() {
    ap_channel_done_layer4_out_395_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_395_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_396_V() {
    ap_channel_done_layer4_out_396_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_396_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_397_V() {
    ap_channel_done_layer4_out_397_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_397_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_398_V() {
    ap_channel_done_layer4_out_398_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_398_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_399_V() {
    ap_channel_done_layer4_out_399_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_399_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_39_V() {
    ap_channel_done_layer4_out_39_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_39_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_3_V() {
    ap_channel_done_layer4_out_3_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_3_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_400_V() {
    ap_channel_done_layer4_out_400_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_400_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_401_V() {
    ap_channel_done_layer4_out_401_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_401_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_402_V() {
    ap_channel_done_layer4_out_402_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_402_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_403_V() {
    ap_channel_done_layer4_out_403_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_403_V.read() ^ 
  ap_const_logic_1));
}

void hls_deepset_pointwisePhi_ioparallel::thread_ap_channel_done_layer4_out_404_V() {
    ap_channel_done_layer4_out_404_V = (relu_ap_fixed_23_8_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_404_V.read() ^ 
  ap_const_logic_1));
}

}

