<profile>

<section name = "Vitis HLS Report for 'erosion_accel'" level="0">
<item name = "Date">Fri Jan 22 14:17:07 2021
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">erosion</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">45, 17581, 0.450 us, 0.176 ms, 25, 17561, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Array2xfMat_8_0_128_128_1_U0">Array2xfMat_8_0_128_128_1_s, 15, 16398, 0.150 us, 0.164 ms, 15, 16398, none</column>
<column name="erode_0_0_128_128_2_3_3_1_1_U0">erode_0_0_128_128_2_3_3_1_1_s, 24, 17560, 0.240 us, 0.176 ms, 24, 17560, none</column>
<column name="xfMat2Array_8_0_128_128_1_U0">xfMat2Array_8_0_128_128_1_s, 6, 16395, 60.000 ns, 0.164 ms, 6, 16395, none</column>
<column name="Loop_VITIS_LOOP_35_1_proc_U0">Loop_VITIS_LOOP_35_1_proc, 19, 19, 0.190 us, 0.190 us, 19, 19, none</column>
<column name="erosion_accel_entry39_U0">erosion_accel_entry39, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="Block_split2_proc_U0">Block_split2_proc, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 45, -</column>
<column name="FIFO">-, -, 1287, 873, -</column>
<column name="Instance">9, 9, 6081, 8765, -</column>
<column name="Memory">0, -, 32, 4, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, 2, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Array2xfMat_8_0_128_128_1_U0">Array2xfMat_8_0_128_128_1_s, 0, 4, 1701, 2562, 0</column>
<column name="Block_split2_proc_U0">Block_split2_proc, 0, 0, 2, 65, 0</column>
<column name="Loop_VITIS_LOOP_35_1_proc_U0">Loop_VITIS_LOOP_35_1_proc, 0, 0, 100, 153, 0</column>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 240, 424, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="erode_0_0_128_128_2_3_3_1_1_U0">erode_0_0_128_128_2_3_3_1_1_s, 3, 0, 721, 1377, 0</column>
<column name="erosion_accel_entry39_U0">erosion_accel_entry39, 0, 0, 3, 65, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 2, 0, 548, 700, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 2, 0, 548, 700, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 2, 0, 548, 700, 0</column>
<column name="xfMat2Array_8_0_128_128_1_U0">xfMat2Array_8_0_128_128_1_s, 0, 5, 1634, 1979, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="p_kernel_U">p_kernel, 0, 32, 4, 0, 9, 8, 1, 72</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="height_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="imgInput_cols_c10_U">0, 99, 0, -, 2, 32, 64</column>
<column name="imgInput_cols_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="imgInput_data_U">0, 99, 0, -, 2, 8, 16</column>
<column name="imgInput_rows_c9_U">0, 99, 0, -, 2, 32, 64</column>
<column name="imgInput_rows_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="imgOutput_cols_c_U">0, 99, 0, -, 4, 32, 128</column>
<column name="imgOutput_data_U">0, 99, 0, -, 2, 8, 16</column>
<column name="imgOutput_rows_c_U">0, 99, 0, -, 4, 32, 128</column>
<column name="img_in_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="img_out_c_U">0, 99, 0, -, 5, 64, 320</column>
<column name="process_shape_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="width_c_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Array2xfMat_8_0_128_128_1_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Loop_VITIS_LOOP_35_1_proc_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="erosion_accel_entry39_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Array2xfMat_8_0_128_128_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_VITIS_LOOP_35_1_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="erosion_accel_entry39_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="erosion_accel_entry39_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Array2xfMat_8_0_128_128_1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_erosion_accel_entry39_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Array2xfMat_8_0_128_128_1_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_VITIS_LOOP_35_1_proc_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_Array2xfMat_8_0_128_128_1_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_erosion_accel_entry39_U0_ap_ready">9, 2, 1, 2</column>
<column name="erosion_accel_entry39_U0_ap_ready_count">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Array2xfMat_8_0_128_128_1_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_VITIS_LOOP_35_1_proc_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_Array2xfMat_8_0_128_128_1_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_erosion_accel_entry39_U0_ap_ready">1, 0, 1, 0</column>
<column name="erosion_accel_entry39_U0_ap_ready_count">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 6, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 6, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, erosion_accel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, erosion_accel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, erosion_accel, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="height">in, 32, ap_none, height, scalar</column>
<column name="width">in, 32, ap_none, width, scalar</column>
</table>
</item>
</section>
</profile>
