{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738391957552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738391957552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 10:09:15 2025 " "Processing started: Sat Feb 01 10:09:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738391957552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738391957552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper_top -c wrapper_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper_top -c wrapper_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738391957552 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738391958075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/wrapper_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/wrapper_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_top " "Found entity 1: wrapper_top" {  } { { "../wrapper_top.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/wrapper_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/wrapper_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/wrapper_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_tb " "Found entity 1: wrapper_tb" {  } { { "../wrapper_tb.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/wrapper_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/priorityencoder_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/priorityencoder_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 priorityencoder_16 " "Found entity 1: priorityencoder_16" {  } { { "../priorityencoder_16.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/priorityencoder_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/preprocess_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/preprocess_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 preprocess_D " "Found entity 1: preprocess_D" {  } { { "../preprocess_D.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/preprocess_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/output_wrapper_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/output_wrapper_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_wrapper_top " "Found entity 1: output_wrapper_top" {  } { { "../output_wrapper_top.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/output_wrapper_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/output_wrapper_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/output_wrapper_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_wrapper_dp " "Found entity 1: output_wrapper_dp" {  } { { "../output_wrapper_dp.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/output_wrapper_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/output_wrapper_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/output_wrapper_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_wrapper_cu " "Found entity 1: output_wrapper_cu" {  } { { "../output_wrapper_cu.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/output_wrapper_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/input_wrapper_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/input_wrapper_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_wrapper_top " "Found entity 1: input_wrapper_top" {  } { { "../input_wrapper_top.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/input_wrapper_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/input_wrapper_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/input_wrapper_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_wrapper_dp " "Found entity 1: input_wrapper_dp" {  } { { "../input_wrapper_dp.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/input_wrapper_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/input_wrapper_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/input_wrapper_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_wrapper_cu " "Found entity 1: input_wrapper_cu" {  } { { "../input_wrapper_cu.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/input_wrapper_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/divtop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/divtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVTOP " "Found entity 1: DIVTOP" {  } { { "../DIVTOP.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVTOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/divdp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/divdp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVDP " "Found entity 1: DIVDP" {  } { { "../DIVDP.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVDP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/divcu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/divcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVCU " "Found entity 1: DIVCU" {  } { { "../DIVCU.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVCU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/emtoo/desktop/ca/dld/ca6/div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/emtoo/desktop/ca/dld/ca6/div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_TB " "Found entity 1: DIV_TB" {  } { { "../DIV_TB.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIV_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738391958175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738391958175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_top " "Elaborating entity \"wrapper_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738391958225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_wrapper_top input_wrapper_top:INPUT_WRAPPER_TOP " "Elaborating entity \"input_wrapper_top\" for hierarchy \"input_wrapper_top:INPUT_WRAPPER_TOP\"" {  } { { "../wrapper_top.v" "INPUT_WRAPPER_TOP" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/wrapper_top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_wrapper_dp input_wrapper_top:INPUT_WRAPPER_TOP\|input_wrapper_dp:INPUT_WRAPPER_DP " "Elaborating entity \"input_wrapper_dp\" for hierarchy \"input_wrapper_top:INPUT_WRAPPER_TOP\|input_wrapper_dp:INPUT_WRAPPER_DP\"" {  } { { "../input_wrapper_top.v" "INPUT_WRAPPER_DP" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/input_wrapper_top.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 input_wrapper_dp.v(34) " "Verilog HDL assignment warning at input_wrapper_dp.v(34): truncated value with size 32 to match size of target (2)" {  } { { "../input_wrapper_dp.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/input_wrapper_dp.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738391958258 "|wrapper_top|input_wrapper_top:INPUT_WRAPPER_TOP|input_wrapper_dp:INPUT_WRAPPER_DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_wrapper_cu input_wrapper_top:INPUT_WRAPPER_TOP\|input_wrapper_cu:INPUT_WRAPPER_CU " "Elaborating entity \"input_wrapper_cu\" for hierarchy \"input_wrapper_top:INPUT_WRAPPER_TOP\|input_wrapper_cu:INPUT_WRAPPER_CU\"" {  } { { "../input_wrapper_top.v" "INPUT_WRAPPER_CU" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/input_wrapper_top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVTOP DIVTOP:divition_module " "Elaborating entity \"DIVTOP\" for hierarchy \"DIVTOP:divition_module\"" {  } { { "../wrapper_top.v" "divition_module" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/wrapper_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preprocess_D DIVTOP:divition_module\|preprocess_D:preprocessor " "Elaborating entity \"preprocess_D\" for hierarchy \"DIVTOP:divition_module\|preprocess_D:preprocessor\"" {  } { { "../DIVTOP.v" "preprocessor" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVTOP.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityencoder_16 DIVTOP:divition_module\|preprocess_D:preprocessor\|priorityencoder_16:pri_encoder " "Elaborating entity \"priorityencoder_16\" for hierarchy \"DIVTOP:divition_module\|preprocess_D:preprocessor\|priorityencoder_16:pri_encoder\"" {  } { { "../preprocess_D.v" "pri_encoder" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/preprocess_D.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVDP DIVTOP:divition_module\|DIVDP:dp " "Elaborating entity \"DIVDP\" for hierarchy \"DIVTOP:divition_module\|DIVDP:dp\"" {  } { { "../DIVTOP.v" "dp" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVTOP.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DIVDP.v(52) " "Verilog HDL assignment warning at DIVDP.v(52): truncated value with size 32 to match size of target (1)" {  } { { "../DIVDP.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVDP.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738391958309 "|wrapper_top|DIVTOP:divition_module|DIVDP:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 DIVDP.v(54) " "Verilog HDL assignment warning at DIVDP.v(54): truncated value with size 32 to match size of target (17)" {  } { { "../DIVDP.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVDP.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738391958309 "|wrapper_top|DIVTOP:divition_module|DIVDP:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVCU DIVTOP:divition_module\|DIVCU:cu " "Elaborating entity \"DIVCU\" for hierarchy \"DIVTOP:divition_module\|DIVCU:cu\"" {  } { { "../DIVTOP.v" "cu" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVTOP.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DIVCU.v(42) " "Verilog HDL assignment warning at DIVCU.v(42): truncated value with size 32 to match size of target (1)" {  } { { "../DIVCU.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVCU.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738391958319 "|wrapper_top|DIVTOP:divition_module|DIVCU:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DIVCU.v(43) " "Verilog HDL assignment warning at DIVCU.v(43): truncated value with size 32 to match size of target (1)" {  } { { "../DIVCU.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVCU.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738391958319 "|wrapper_top|DIVTOP:divition_module|DIVCU:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DIVCU.v(63) " "Verilog HDL assignment warning at DIVCU.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../DIVCU.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/DIVCU.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738391958319 "|wrapper_top|DIVTOP:divition_module|DIVCU:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_wrapper_top output_wrapper_top:OUTPUT_WRAPPER_TOP " "Elaborating entity \"output_wrapper_top\" for hierarchy \"output_wrapper_top:OUTPUT_WRAPPER_TOP\"" {  } { { "../wrapper_top.v" "OUTPUT_WRAPPER_TOP" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/wrapper_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_wrapper_dp output_wrapper_top:OUTPUT_WRAPPER_TOP\|output_wrapper_dp:OUTPUT_WRAPPER_DP " "Elaborating entity \"output_wrapper_dp\" for hierarchy \"output_wrapper_top:OUTPUT_WRAPPER_TOP\|output_wrapper_dp:OUTPUT_WRAPPER_DP\"" {  } { { "../output_wrapper_top.v" "OUTPUT_WRAPPER_DP" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/output_wrapper_top.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 output_wrapper_dp.v(13) " "Verilog HDL assignment warning at output_wrapper_dp.v(13): truncated value with size 32 to match size of target (3)" {  } { { "../output_wrapper_dp.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/output_wrapper_dp.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738391958339 "|wrapper_top|output_wrapper_top:OUTPUT_WRAPPER_TOP|output_wrapper_dp:OUTPUT_WRAPPER_DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_wrapper_cu output_wrapper_top:OUTPUT_WRAPPER_TOP\|output_wrapper_cu:OUTPUT_WRAPPER_CU " "Elaborating entity \"output_wrapper_cu\" for hierarchy \"output_wrapper_top:OUTPUT_WRAPPER_TOP\|output_wrapper_cu:OUTPUT_WRAPPER_CU\"" {  } { { "../output_wrapper_top.v" "OUTPUT_WRAPPER_CU" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/output_wrapper_top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738391958347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 output_wrapper_cu.v(25) " "Verilog HDL assignment warning at output_wrapper_cu.v(25): truncated value with size 32 to match size of target (1)" {  } { { "../output_wrapper_cu.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/output_wrapper_cu.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738391958347 "|wrapper_top|output_wrapper_top:OUTPUT_WRAPPER_TOP|output_wrapper_cu:OUTPUT_WRAPPER_CU"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DIVTOP:divition_module\|preprocess_D:preprocessor\|priorityencoder_16:pri_encoder\|y\[3\] " "Converted tri-state buffer \"DIVTOP:divition_module\|preprocess_D:preprocessor\|priorityencoder_16:pri_encoder\|y\[3\]\" feeding internal logic into a wire" {  } { { "../priorityencoder_16.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/priorityencoder_16.v" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1738391958671 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DIVTOP:divition_module\|preprocess_D:preprocessor\|priorityencoder_16:pri_encoder\|y\[2\] " "Converted tri-state buffer \"DIVTOP:divition_module\|preprocess_D:preprocessor\|priorityencoder_16:pri_encoder\|y\[2\]\" feeding internal logic into a wire" {  } { { "../priorityencoder_16.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/priorityencoder_16.v" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1738391958671 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DIVTOP:divition_module\|preprocess_D:preprocessor\|priorityencoder_16:pri_encoder\|y\[1\] " "Converted tri-state buffer \"DIVTOP:divition_module\|preprocess_D:preprocessor\|priorityencoder_16:pri_encoder\|y\[1\]\" feeding internal logic into a wire" {  } { { "../priorityencoder_16.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/priorityencoder_16.v" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1738391958671 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DIVTOP:divition_module\|preprocess_D:preprocessor\|priorityencoder_16:pri_encoder\|y\[0\] " "Converted tri-state buffer \"DIVTOP:divition_module\|preprocess_D:preprocessor\|priorityencoder_16:pri_encoder\|y\[0\]\" feeding internal logic into a wire" {  } { { "../priorityencoder_16.v" "" { Text "C:/Users/EMTOO/Desktop/CA/DLD/CA6/priorityencoder_16.v" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1738391958671 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1738391958671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1738391959102 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1738391959259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738391959510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738391959510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738391959671 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738391959671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1738391959671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738391959671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738391959685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 10:09:19 2025 " "Processing ended: Sat Feb 01 10:09:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738391959685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738391959685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738391959685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738391959685 ""}
