Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Tue Aug  4 01:44:42 2020
| Host              : lmpcc running 64-bit SUSE Linux Enterprise Server 15 SP1
| Command           : report_timing_summary -max_paths 10 -file vn_top_timing_summary_routed.rpt -pb vn_top_timing_summary_routed.pb -rpx vn_top_timing_summary_routed.rpx -warn_on_violation
| Design            : vn_top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.999        0.000                      0                   93        0.053        0.000                      0                   93        0.500        0.000                       0                   301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
CLK_300_P                             {0.000 1.666}        3.333           300.030         
  read_clk_clock_domain_clk_wiz_0_0   {0.000 3.333}        6.666           150.015         
  write_clk_clock_domain_clk_wiz_0_0  {0.000 2.000}        4.000           250.025         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_300_P                                                                                                                                                                               0.500        0.000                       0                     1  
  read_clk_clock_domain_clk_wiz_0_0         3.999        0.000                      0                   93        0.053        0.000                      0                   93        3.058        0.000                       0                   105  
  write_clk_clock_domain_clk_wiz_0_0                                                                                                                                                    1.468        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_300_P
  To Clock:  CLK_300_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_300_P
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { CLK_300_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  read_clk_clock_domain_clk_wiz_0_0
  To Clock:  read_clk_clock_domain_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 m0/y1_pipe0_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m0/OutC_pipe1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.394ns (15.469%)  route 2.153ns (84.531%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 10.936 - 6.666 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.757ns (routing 0.001ns, distribution 0.756ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.226     2.336    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.486 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.139     3.625    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.653 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.757     4.410    m0/CLK
    SLICE_X71Y324        FDRE                                         r  m0/y1_pipe0_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y324        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.488 r  m0/y1_pipe0_B_reg[2]/Q
                         net (fo=33, routed)          1.809     6.297    m0/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/DPRA1
    SLICE_X71Y321        RAMD64E (Prop_B6LUT_SLICEM_RADR1_O)
                                                      0.125     6.422 r  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/DP.LOW/O
                         net (fo=1, routed)           0.017     6.439    m0/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/DPO0
    SLICE_X71Y321        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     6.506 r  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/F7.DP/O
                         net (fo=1, routed)           0.278     6.784    m0/rank_m/bank0_n_11
    SLICE_X69Y321        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     6.908 r  m0/rank_m/OutC_pipe1[3]_i_1/O
                         net (fo=1, routed)           0.049     6.957    m0/OutC[3]
    SLICE_X69Y321        FDRE                                         r  m0/OutC_pipe1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.054     9.395    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.490 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771    10.261    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.651    10.936    m0/CLK
    SLICE_X69Y321        FDRE                                         r  m0/OutC_pipe1_reg[3]/C
                         clock pessimism              0.052    10.988    
                         clock uncertainty           -0.056    10.931    
    SLICE_X69Y321        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.956    m0/OutC_pipe1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 m0/y1_pipe0_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m0/OutC_pipe1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.394ns (16.888%)  route 1.939ns (83.112%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 10.940 - 6.666 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.757ns (routing 0.001ns, distribution 0.756ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.001ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.226     2.336    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.486 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.139     3.625    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.653 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.757     4.410    m0/CLK
    SLICE_X71Y324        FDRE                                         r  m0/y1_pipe0_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y324        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.488 r  m0/y1_pipe0_B_reg[2]/Q
                         net (fo=33, routed)          1.595     6.083    m0/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port2_port3_bit0_4/DPRA1
    SLICE_X71Y322        RAMD64E (Prop_B6LUT_SLICEM_RADR1_O)
                                                      0.125     6.208 r  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port2_port3_bit0_4/DP.LOW/O
                         net (fo=1, routed)           0.017     6.225    m0/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port2_port3_bit0_4/DPO0
    SLICE_X71Y322        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     6.292 r  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port2_port3_bit0_4/F7.DP/O
                         net (fo=1, routed)           0.278     6.570    m0/rank_m/bank0_n_7
    SLICE_X69Y322        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     6.694 r  m0/rank_m/OutC_pipe1[1]_i_1/O
                         net (fo=1, routed)           0.049     6.743    m0/OutC[1]
    SLICE_X69Y322        FDRE                                         r  m0/OutC_pipe1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.054     9.395    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.490 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771    10.261    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.655    10.940    m0/CLK
    SLICE_X69Y322        FDRE                                         r  m0/OutC_pipe1_reg[1]/C
                         clock pessimism              0.052    10.992    
                         clock uncertainty           -0.056    10.935    
    SLICE_X69Y322        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.960    m0/OutC_pipe1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 m0/y1_pipe0_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m0/OutC_pipe1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.360ns (15.477%)  route 1.966ns (84.523%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 10.944 - 6.666 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.757ns (routing 0.001ns, distribution 0.756ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.226     2.336    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.486 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.139     3.625    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.653 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.757     4.410    m0/CLK
    SLICE_X71Y324        FDRE                                         r  m0/y1_pipe0_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y324        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.488 r  m0/y1_pipe0_B_reg[2]/Q
                         net (fo=33, routed)          1.769     6.257    m0/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port2_port3_bit0_4/DPRA1
    SLICE_X70Y320        RAMD64E (Prop_B6LUT_SLICEM_RADR1_O)
                                                      0.125     6.382 r  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port2_port3_bit0_4/DP.LOW/O
                         net (fo=1, routed)           0.017     6.399    m0/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port2_port3_bit0_4/DPO0
    SLICE_X70Y320        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     6.466 r  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port2_port3_bit0_4/F7.DP/O
                         net (fo=1, routed)           0.129     6.595    m0/rank_m/bank1_n_12
    SLICE_X69Y320        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.685 r  m0/rank_m/OutC_pipe1[0]_i_1/O
                         net (fo=1, routed)           0.051     6.736    m0/OutC[0]
    SLICE_X69Y320        FDRE                                         r  m0/OutC_pipe1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.054     9.395    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.490 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771    10.261    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.659    10.944    m0/CLK
    SLICE_X69Y320        FDRE                                         r  m0/OutC_pipe1_reg[0]/C
                         clock pessimism              0.052    10.996    
                         clock uncertainty           -0.056    10.939    
    SLICE_X69Y320        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.964    m0/OutC_pipe1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 m0/y1_pipe0_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m0/OutA_pipe1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.358ns (16.582%)  route 1.801ns (83.418%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 10.936 - 6.666 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.757ns (routing 0.001ns, distribution 0.756ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.226     2.336    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.486 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.139     3.625    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.653 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.757     4.410    m0/CLK
    SLICE_X71Y324        FDRE                                         r  m0/y1_pipe0_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y324        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.488 r  m0/y1_pipe0_B_reg[2]/Q
                         net (fo=33, routed)          1.530     6.018    m0/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/DPRA1
    SLICE_X71Y321        RAMD64E (Prop_F6LUT_SLICEM_RADR1_O)
                                                      0.123     6.141 r  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/DP.LOW/O
                         net (fo=1, routed)           0.023     6.164    m0/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/DPO0
    SLICE_X71Y321        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.068     6.232 r  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/F7.DP/O
                         net (fo=1, routed)           0.199     6.431    m0/rank_m/p_1_in[3]
    SLICE_X69Y321        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     6.520 r  m0/rank_m/OutA_pipe1[3]_i_1/O
                         net (fo=1, routed)           0.049     6.569    m0/OutA[3]
    SLICE_X69Y321        FDRE                                         r  m0/OutA_pipe1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.054     9.395    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.490 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771    10.261    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.651    10.936    m0/CLK
    SLICE_X69Y321        FDRE                                         r  m0/OutA_pipe1_reg[3]/C
                         clock pessimism              0.052    10.988    
                         clock uncertainty           -0.056    10.931    
    SLICE_X69Y321        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.956    m0/OutA_pipe1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 m1/y1_pipe0_C_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m1/OutC_pipe1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.306ns (14.380%)  route 1.822ns (85.620%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 10.937 - 6.666 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.737ns (routing 0.001ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.226     2.336    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.486 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.139     3.625    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.653 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.737     4.390    m1/CLK
    SLICE_X68Y324        FDRE                                         r  m1/y1_pipe0_C_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y324        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.470 r  m1/y1_pipe0_C_reg[2]/Q
                         net (fo=17, routed)          1.622     6.092    m1/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/DPRA1
    SLICE_X70Y324        RAMD64E (Prop_E6LUT_SLICEM_RADR1_O)
                                                      0.124     6.216 r  m1/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/DP.HIGH/O
                         net (fo=1, routed)           0.012     6.228    m1/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/DPO1
    SLICE_X70Y324        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.066     6.294 r  m1/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/F7.DP/O
                         net (fo=1, routed)           0.139     6.433    m1/rank_m/bank0_n_21
    SLICE_X69Y324        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     6.469 r  m1/rank_m/OutC_pipe1[2]_i_1/O
                         net (fo=1, routed)           0.049     6.518    m1/OutC[2]
    SLICE_X69Y324        FDRE                                         r  m1/OutC_pipe1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.054     9.395    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.490 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771    10.261    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.652    10.937    m1/CLK
    SLICE_X69Y324        FDRE                                         r  m1/OutC_pipe1_reg[2]/C
                         clock pessimism              0.052    10.989    
                         clock uncertainty           -0.056    10.932    
    SLICE_X69Y324        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.957    m1/OutC_pipe1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 m1/y1_pipe0_C_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m1/OutC_pipe1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.418ns (19.754%)  route 1.698ns (80.246%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 10.937 - 6.666 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.737ns (routing 0.001ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.226     2.336    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.486 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.139     3.625    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.653 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.737     4.390    m1/CLK
    SLICE_X68Y324        FDRE                                         r  m1/y1_pipe0_C_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y324        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.470 r  m1/y1_pipe0_C_reg[2]/Q
                         net (fo=17, routed)          1.439     5.909    m1/rank_m/bank1/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/DPRA1
    SLICE_X70Y323        RAMD64E (Prop_B6LUT_SLICEM_RADR1_O)
                                                      0.125     6.034 r  m1/rank_m/bank1/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/DP.LOW/O
                         net (fo=1, routed)           0.017     6.051    m1/rank_m/bank1/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/DPO0
    SLICE_X70Y323        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     6.118 r  m1/rank_m/bank1/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/F7.DP/O
                         net (fo=1, routed)           0.192     6.310    m1/rank_m/bank1_n_12
    SLICE_X69Y324        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.456 r  m1/rank_m/OutC_pipe1[3]_i_1/O
                         net (fo=1, routed)           0.050     6.506    m1/OutC[3]
    SLICE_X69Y324        FDRE                                         r  m1/OutC_pipe1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.054     9.395    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.490 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771    10.261    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.652    10.937    m1/CLK
    SLICE_X69Y324        FDRE                                         r  m1/OutC_pipe1_reg[3]/C
                         clock pessimism              0.052    10.989    
                         clock uncertainty           -0.056    10.932    
    SLICE_X69Y324        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.957    m1/OutC_pipe1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 m0/y1_pipe0_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m0/OutC_pipe1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.358ns (18.340%)  route 1.594ns (81.660%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 10.924 - 6.666 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.757ns (routing 0.001ns, distribution 0.756ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.001ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.226     2.336    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.486 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.139     3.625    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.653 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.757     4.410    m0/CLK
    SLICE_X71Y324        FDRE                                         r  m0/y1_pipe0_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y324        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.488 r  m0/y1_pipe0_B_reg[2]/Q
                         net (fo=33, routed)          1.310     5.798    m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/DPRA1
    SLICE_X67Y320        RAMD64E (Prop_B6LUT_SLICEM_RADR1_O)
                                                      0.125     5.923 r  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/DP.LOW/O
                         net (fo=1, routed)           0.017     5.940    m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/DPO0
    SLICE_X67Y320        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     6.007 r  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/F7.DP/O
                         net (fo=1, routed)           0.217     6.224    m0/rank_m/bank1_n_16
    SLICE_X68Y321        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     6.312 r  m0/rank_m/OutC_pipe1[2]_i_1/O
                         net (fo=1, routed)           0.050     6.362    m0/OutC[2]
    SLICE_X68Y321        FDRE                                         r  m0/OutC_pipe1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.054     9.395    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.490 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771    10.261    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.639    10.924    m0/CLK
    SLICE_X68Y321        FDRE                                         r  m0/OutC_pipe1_reg[2]/C
                         clock pessimism              0.052    10.976    
                         clock uncertainty           -0.056    10.919    
    SLICE_X68Y321        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.944    m0/OutC_pipe1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 m2/y0_pipe0_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m2/OutB_pipe1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.361ns (19.274%)  route 1.512ns (80.726%))
  Logic Levels:           4  (LUT3=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 10.917 - 6.666 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.001ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.226     2.336    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.486 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.139     3.625    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.653 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.752     4.405    m2/CLK
    SLICE_X69Y326        FDRE                                         r  m2/y0_pipe0_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y326        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.484 r  m2/y0_pipe0_B_reg[0]/Q
                         net (fo=1, routed)           0.135     4.619    m2/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4_0[0]
    SLICE_X68Y326        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.074     4.693 r  m2/rank_m/bank0/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4_i_4/O
                         net (fo=48, routed)          1.037     5.730    m2/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/A3
    SLICE_X70Y329        RAMD64E (Prop_G6LUT_SLICEM_RADR3_O)
                                                      0.090     5.820 r  m2/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/SP.HIGH/O
                         net (fo=1, routed)           0.017     5.837    m2/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/SPO1
    SLICE_X70Y329        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     5.904 r  m2/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/F7.SP/O
                         net (fo=1, routed)           0.272     6.176    m2/rank_m/bank1_n_9
    SLICE_X68Y328        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     6.227 r  m2/rank_m/OutB_pipe1[2]_i_1/O
                         net (fo=1, routed)           0.051     6.278    m2/OutB[2]
    SLICE_X68Y328        FDRE                                         r  m2/OutB_pipe1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.054     9.395    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.490 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771    10.261    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.632    10.917    m2/CLK
    SLICE_X68Y328        FDRE                                         r  m2/OutB_pipe1_reg[2]/C
                         clock pessimism              0.052    10.969    
                         clock uncertainty           -0.056    10.912    
    SLICE_X68Y328        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.937    m2/OutB_pipe1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 m0/y1_pipe0_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m0/OutB_pipe1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.609ns (32.637%)  route 1.257ns (67.363%))
  Logic Levels:           4  (LUT3=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 10.924 - 6.666 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.757ns (routing 0.001ns, distribution 0.756ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.001ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.226     2.336    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.486 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.139     3.625    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.653 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.757     4.410    m0/CLK
    SLICE_X71Y324        FDRE                                         r  m0/y1_pipe0_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y324        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.490 r  m0/y1_pipe0_B_reg[1]/Q
                         net (fo=33, routed)          0.185     4.675    m0/rank_m/bank1/DPRA[0]
    SLICE_X69Y324        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.840 r  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4_i_7/O
                         net (fo=96, routed)          0.870     5.710    m0/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/A0
    SLICE_X67Y321        RAMD64E (Prop_H6LUT_SLICEM_RADR0_O)
                                                      0.152     5.862 r  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/SP.LOW/O
                         net (fo=1, routed)           0.014     5.876    m0/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/SPO0
    SLICE_X67Y321        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     5.942 r  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/F7.SP/O
                         net (fo=1, routed)           0.139     6.081    m0/rank_m/bank0_n_8
    SLICE_X68Y321        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     6.227 r  m0/rank_m/OutB_pipe1[2]_i_1/O
                         net (fo=1, routed)           0.049     6.276    m0/OutB[2]
    SLICE_X68Y321        FDRE                                         r  m0/OutB_pipe1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.054     9.395    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.490 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771    10.261    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.639    10.924    m0/CLK
    SLICE_X68Y321        FDRE                                         r  m0/OutB_pipe1_reg[2]/C
                         clock pessimism              0.052    10.976    
                         clock uncertainty           -0.056    10.919    
    SLICE_X68Y321        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.944    m0/OutB_pipe1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 m1/y1_pipe0_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m1/OutB_pipe1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.545ns (29.020%)  route 1.333ns (70.980%))
  Logic Levels:           4  (LUT3=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 10.937 - 6.666 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.226     2.336    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.486 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.139     3.625    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.653 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.736     4.389    m1/CLK
    SLICE_X68Y325        FDRE                                         r  m1/y1_pipe0_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.468 r  m1/y1_pipe0_B_reg[1]/Q
                         net (fo=1, routed)           0.233     4.701    m1/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4_1[0]
    SLICE_X69Y326        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.799 r  m1/rank_m/bank0/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4_i_7/O
                         net (fo=48, routed)          0.748     5.547    m1/rank_m/bank0/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/A0
    SLICE_X73Y326        RAMD64E (Prop_H6LUT_SLICEM_RADR0_O)
                                                      0.152     5.699 r  m1/rank_m/bank0/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/SP.LOW/O
                         net (fo=1, routed)           0.014     5.713    m1/rank_m/bank0/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/SPO0
    SLICE_X73Y326        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     5.779 r  m1/rank_m/bank0/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/F7.SP/O
                         net (fo=1, routed)           0.287     6.066    m1/rank_m/bank0_n_4
    SLICE_X69Y326        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.216 r  m1/rank_m/OutB_pipe1[0]_i_1/O
                         net (fo=1, routed)           0.051     6.267    m1/OutB[0]
    SLICE_X69Y326        FDRE                                         r  m1/OutB_pipe1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.054     9.395    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.490 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771    10.261    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.652    10.937    m1/CLK
    SLICE_X69Y326        FDRE                                         r  m1/OutB_pipe1_reg[0]/C
                         clock pessimism              0.052    10.989    
                         clock uncertainty           -0.056    10.932    
    SLICE_X69Y326        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.957    m1/OutB_pipe1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  4.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 m1/y1_pipe0_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m1/OutB_pipe1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.062ns (59.048%)  route 0.043ns (40.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.681     1.596    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.656 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.599     2.255    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.272 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.424     2.696    m1/CLK
    SLICE_X69Y326        FDRE                                         r  m1/y1_pipe0_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y326        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.735 r  m1/y1_pipe0_B_reg[0]/Q
                         net (fo=4, routed)           0.026     2.761    m1/rank_m/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4[0]
    SLICE_X69Y326        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     2.784 r  m1/rank_m/OutB_pipe1[0]_i_1/O
                         net (fo=1, routed)           0.017     2.801    m1/OutB[0]
    SLICE_X69Y326        FDRE                                         r  m1/OutB_pipe1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     1.330    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.423 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.788     2.211    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.230 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.485     2.715    m1/CLK
    SLICE_X69Y326        FDRE                                         r  m1/OutB_pipe1_reg[0]/C
                         clock pessimism             -0.013     2.702    
    SLICE_X69Y326        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.748    m1/OutB_pipe1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 m1/msb_pipe0_A_reg/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m1/msb_pipe1_A_reg/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Net Delay (Source):      0.413ns (routing 0.000ns, distribution 0.413ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.681     1.596    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.656 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.599     2.255    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.272 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.413     2.685    m1/CLK
    SLICE_X66Y324        FDRE                                         r  m1/msb_pipe0_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y324        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.724 r  m1/msb_pipe0_A_reg/Q
                         net (fo=1, routed)           0.066     2.790    m1/msb_pipe0_A
    SLICE_X66Y324        FDRE                                         r  m1/msb_pipe1_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     1.330    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.423 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.788     2.211    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.230 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.473     2.703    m1/CLK
    SLICE_X66Y324        FDRE                                         r  m1/msb_pipe1_A_reg/C
                         clock pessimism             -0.012     2.691    
    SLICE_X66Y324        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.737    m1/msb_pipe1_A_reg
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 m1/OutB_pipe1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m2/y0_pipe0_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.077ns (70.642%)  route 0.032ns (29.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.681     1.596    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.656 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.599     2.255    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.272 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.424     2.696    m1/CLK
    SLICE_X69Y326        FDRE                                         r  m1/OutB_pipe1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y326        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.735 r  m1/OutB_pipe1_reg[1]/Q
                         net (fo=1, routed)           0.025     2.760    m2/msb_pipe0_B_reg_0[1]
    SLICE_X69Y326        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.038     2.798 r  m2/y0_pipe0_B[1]_i_1/O
                         net (fo=1, routed)           0.007     2.805    m2/y0_mux_B[1]
    SLICE_X69Y326        FDRE                                         r  m2/y0_pipe0_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     1.330    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.423 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.788     2.211    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.230 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.485     2.715    m2/CLK
    SLICE_X69Y326        FDRE                                         r  m2/y0_pipe0_B_reg[1]/C
                         clock pessimism             -0.013     2.702    
    SLICE_X69Y326        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.749    m2/y0_pipe0_B_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 m1/OutB_pipe1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m2/msb_pipe0_B_reg/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.175%)  route 0.110ns (73.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.030ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.681     1.596    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.656 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.599     2.255    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.272 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.425     2.697    m1/CLK
    SLICE_X69Y325        FDRE                                         r  m1/OutB_pipe1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y325        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.736 r  m1/OutB_pipe1_reg[3]/Q
                         net (fo=8, routed)           0.110     2.846    m2/msb_pipe0_B_reg_0[3]
    SLICE_X67Y325        FDRE                                         r  m2/msb_pipe0_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     1.330    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.423 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.788     2.211    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.230 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.482     2.712    m2/CLK
    SLICE_X67Y325        FDRE                                         r  m2/msb_pipe0_B_reg/C
                         clock pessimism              0.030     2.742    
    SLICE_X67Y325        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.789    m2/msb_pipe0_B_reg
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 m0/OutC_pipe1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m1/y0_pipe0_C_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.075ns (65.790%)  route 0.039ns (34.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.681     1.596    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.656 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.599     2.255    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.272 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.414     2.686    m0/CLK
    SLICE_X68Y321        FDRE                                         r  m0/OutC_pipe1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.725 r  m0/OutC_pipe1_reg[2]/Q
                         net (fo=1, routed)           0.024     2.749    m1/msb_pipe0_C_reg_0[2]
    SLICE_X68Y321        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     2.785 r  m1/y0_pipe0_C[2]_i_1/O
                         net (fo=1, routed)           0.015     2.800    m1/y0_mux_C[2]
    SLICE_X68Y321        FDRE                                         r  m1/y0_pipe0_C_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     1.330    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.423 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.788     2.211    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.230 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.474     2.704    m1/CLK
    SLICE_X68Y321        FDRE                                         r  m1/y0_pipe0_C_reg[2]/C
                         clock pessimism             -0.012     2.692    
    SLICE_X68Y321        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.738    m1/y0_pipe0_C_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 m1/OutB_pipe1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m2/y0_pipe0_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.074ns (64.912%)  route 0.040ns (35.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.681     1.596    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.656 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.599     2.255    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.272 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.424     2.696    m1/CLK
    SLICE_X69Y326        FDRE                                         r  m1/OutB_pipe1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y326        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.735 r  m1/OutB_pipe1_reg[0]/Q
                         net (fo=1, routed)           0.025     2.760    m2/msb_pipe0_B_reg_0[0]
    SLICE_X69Y326        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     2.795 r  m2/y0_pipe0_B[0]_i_1/O
                         net (fo=1, routed)           0.015     2.810    m2/y0_mux_B[0]
    SLICE_X69Y326        FDRE                                         r  m2/y0_pipe0_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     1.330    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.423 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.788     2.211    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.230 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.485     2.715    m2/CLK
    SLICE_X69Y326        FDRE                                         r  m2/y0_pipe0_B_reg[0]/C
                         clock pessimism             -0.013     2.702    
    SLICE_X69Y326        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.748    m2/y0_pipe0_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 m1/OutB_pipe1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m2/y0_pipe0_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.062ns (48.438%)  route 0.066ns (51.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.681     1.596    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.656 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.599     2.255    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.272 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.425     2.697    m1/CLK
    SLICE_X69Y325        FDRE                                         r  m1/OutB_pipe1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y325        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.736 r  m1/OutB_pipe1_reg[2]/Q
                         net (fo=1, routed)           0.049     2.785    m2/msb_pipe0_B_reg_0[2]
    SLICE_X69Y327        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.808 r  m2/y0_pipe0_B[2]_i_1/O
                         net (fo=1, routed)           0.017     2.825    m2/y0_mux_B[2]
    SLICE_X69Y327        FDRE                                         r  m2/y0_pipe0_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     1.330    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.423 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.788     2.211    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.230 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.484     2.714    m2/CLK
    SLICE_X69Y327        FDRE                                         r  m2/y0_pipe0_B_reg[2]/C
                         clock pessimism             -0.001     2.713    
    SLICE_X69Y327        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.759    m2/y0_pipe0_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 m1/OutA_pipe1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m2/y0_pipe0_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.681     1.596    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.656 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.599     2.255    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.272 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.422     2.694    m1/CLK
    SLICE_X69Y325        FDRE                                         r  m1/OutA_pipe1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y325        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.733 r  m1/OutA_pipe1_reg[2]/Q
                         net (fo=1, routed)           0.051     2.784    m2/msb_pipe0_A_reg_0[2]
    SLICE_X69Y327        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.806 r  m2/y0_pipe0_A[2]_i_1/O
                         net (fo=1, routed)           0.017     2.823    m2/y0_mux_A[2]
    SLICE_X69Y327        FDRE                                         r  m2/y0_pipe0_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     1.330    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.423 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.788     2.211    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.230 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.480     2.710    m2/CLK
    SLICE_X69Y327        FDRE                                         r  m2/y0_pipe0_A_reg[2]/C
                         clock pessimism             -0.001     2.709    
    SLICE_X69Y327        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.755    m2/y0_pipe0_A_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 m1/y1_pipe0_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m1/OutB_pipe1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.079ns (64.228%)  route 0.044ns (35.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.681     1.596    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.656 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.599     2.255    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.272 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.424     2.696    m1/CLK
    SLICE_X69Y326        FDRE                                         r  m1/y1_pipe0_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y326        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.735 r  m1/y1_pipe0_B_reg[0]/Q
                         net (fo=4, routed)           0.028     2.763    m1/rank_m/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4[0]
    SLICE_X69Y326        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     2.803 r  m1/rank_m/OutB_pipe1[1]_i_1/O
                         net (fo=1, routed)           0.016     2.819    m1/OutB[1]
    SLICE_X69Y326        FDRE                                         r  m1/OutB_pipe1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     1.330    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.423 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.788     2.211    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.230 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.485     2.715    m1/CLK
    SLICE_X69Y326        FDRE                                         r  m1/OutB_pipe1_reg[1]/C
                         clock pessimism             -0.013     2.702    
    SLICE_X69Y326        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.748    m1/OutB_pipe1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 m0/OutA_pipe1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            m1/y0_pipe0_A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.078ns (58.209%)  route 0.056ns (41.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.681     1.596    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.656 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.599     2.255    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.272 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.424     2.696    m0/CLK
    SLICE_X69Y322        FDRE                                         r  m0/OutA_pipe1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y322        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.735 r  m0/OutA_pipe1_reg[1]/Q
                         net (fo=1, routed)           0.050     2.785    m1/Q[1]
    SLICE_X69Y323        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     2.824 r  m1/y0_pipe0_A[1]_i_1/O
                         net (fo=1, routed)           0.006     2.830    m1/y0_mux_A[1]
    SLICE_X69Y323        FDRE                                         r  m1/y0_pipe0_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     1.330    system_clock/clk_rd_gate
    SLICE_X66Y239        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.423 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.788     2.211    read_clk
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.230 r  read_clk_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=102, routed)         0.483     2.713    m1/CLK
    SLICE_X69Y323        FDRE                                         r  m1/y0_pipe0_A_reg[1]/C
                         clock pessimism             -0.001     2.712    
    SLICE_X69Y323        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.759    m1/y0_pipe0_A_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         read_clk_clock_domain_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         6.666       5.376      BUFGCE_X1Y128  read_clk_BUFG_inst/I
Min Period        n/a     BUFGCE/I            n/a            1.290         6.666       5.376      BUFGCE_X1Y26   system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         6.666       5.595      MMCM_X1Y1      system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X69Y320  m0/OutB_pipe1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X69Y322  m0/OutB_pipe1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X68Y321  m0/OutB_pipe1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X69Y321  m0/OutB_pipe1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X69Y320  m0/OutC_pipe1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X69Y322  m0/OutC_pipe1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X68Y321  m0/OutC_pipe1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X66Y326  m2/OutC_pipe1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X66Y326  m2/OutC_pipe1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X69Y321  m0/OutB_pipe1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X69Y321  m0/OutC_pipe1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X68Y324  m1/y1_pipe0_C_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X68Y324  m1/y1_pipe0_C_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X66Y328  m2/OutB_pipe1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X66Y328  m2/OutB_pipe1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X68Y326  m2/OutC_pipe1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X68Y326  m2/OutC_pipe1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X69Y320  m0/OutB_pipe1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X67Y325  m0/msb_pipe0_A_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X67Y325  m0/msb_pipe1_A_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X67Y325  m0/read_addr_offset_pipe0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X67Y325  m0/read_addr_offset_pipe1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X68Y328  m2/OutB_pipe1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X68Y328  m2/OutB_pipe1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X67Y325  m2/msb_pipe0_B_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X66Y326  m2/msb_pipe0_C_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X67Y325  m1/read_addr_offset_pipe0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  write_clk_clock_domain_clk_wiz_0_0
  To Clock:  write_clk_clock_domain_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         write_clk_clock_domain_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         4.000       2.710      BUFGCE_X1Y32   system_clock/clock_domain_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         4.000       2.710      BUFGCE_X1Y122  write_clk_BUFG_inst/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         4.000       2.929      MMCM_X1Y1      system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X71Y320  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/DP.HIGH/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X71Y322  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port2_port3_bit0_4/DP.LOW/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X71Y322  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port2_port3_bit0_4/SP.HIGH/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X71Y322  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port2_port3_bit0_4/SP.LOW/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X67Y321  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/DP.HIGH/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X67Y321  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/DP.LOW/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X71Y321  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X71Y322  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port2_port3_bit0_4/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X71Y322  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port2_port3_bit0_4/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X71Y322  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port2_port3_bit0_4/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y321  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y321  m0/rank_m/bank0/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y324  m1/rank_m/bank0/sym_vn_lutinst_port0_port1[0].vn_port2_port3_bit0_4/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y324  m1/rank_m/bank0/sym_vn_lutinst_port0_port1[0].vn_port2_port3_bit0_4/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X70Y328  m2/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X70Y328  m2/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X70Y328  m2/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y320  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y320  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y320  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X70Y323  m1/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X70Y323  m1/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y320  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port0_port1_bit0_4/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y320  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y320  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y320  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y320  m0/rank_m/bank1/sym_vn_lutinst_port0_port1[2].vn_port2_port3_bit0_4/SP.LOW/CLK



