--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 12.277 ns
From           : DI[4]
To             : SCOMP:inst8|AC[7]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.387 ns
From           : QUAD_HEX2:inst15|HEX_DISP:inst21|latched_hex[3]
To             : HEX2[6]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.018 ns
From           : PWR_FAIL
To             : LEDR[16]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.942 ns
From           : SW[10]
To             : I2C_CONTROLLER:inst38|TX_BUFF[10]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : -12.004 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]
To             : LCD_Display:inst21|CLK_COUNT_400HZ[1]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : CLOCK_50
Failed Paths   : 4498

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.283 ns
Required Time  : 400.00 MHz ( period = 2.500 ns )
Actual Time    : 451.06 MHz ( period = 2.217 ns )
From           : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]
To             : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 5.395 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 28.90 MHz ( period = 34.605 ns )
From           : ODOMETRY:inst25|RPOS[3]
To             : ODOMETRY:inst25|THETA[15]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : 11.061 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : TIMER:inst20|COUNT[7]
To             : SCOMP:inst8|AC[7]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'AUD_DACLR'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 260.01 MHz ( period = 3.846 ns )
From           : DAC_BEEP:inst47|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[2]
To             : DAC_BEEP:inst47|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_3na1:auto_generated|ram_block1a0~porta_address_reg2
From Clock     : AUD_DACLR
To Clock       : AUD_DACLR
Failed Paths   : 0

Type           : Clock Setup: 'AUD_BCLK'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : DAC_BEEP:inst47|lpm_shiftreg0:inst34|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
To             : DAC_BEEP:inst47|lpm_shiftreg0:inst34|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
From Clock     : AUD_BCLK
To Clock       : AUD_BCLK
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : -2.159 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : I2C_CONTROLLER:inst38|I2C_STATE.IDLE
To             : I2C_CONTROLLER:inst38|TX_BUFF[23]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 180

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 0.391 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : SONAR:inst30|LISTEN
To             : SONAR:inst30|LISTEN
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : LCD_Display:inst21|DATA_BUS_VALUE[0]
To             : LCD_Display:inst21|DATA_BUS_VALUE[0]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.531 ns
Required Time  : 400.00 MHz ( period = 2.500 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
To             : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 4678

--------------------------------------------------------------------------------------

