<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMBaseRegisterInfo.h source code [llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ARMBaseRegisterInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMBaseRegisterInfo.h.html'>ARMBaseRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMBaseRegisterInfo.h - ARM Register Information Impl ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the base ARM implementation of TargetRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H">LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H">LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_HEADER" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</dfn></u></td></tr>
<tr><th id="25">25</th><td><u>#include "ARMGenRegisterInfo.inc"</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" id="llvm::LiveIntervals">LiveIntervals</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i class="doc">/// Register allocation hints.</i></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> <span class="namespace">ARMRI</span> {</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <b>enum</b> {</td></tr>
<tr><th id="35">35</th><td>    <dfn class="enum" id="llvm::ARMRI::RegPairOdd" title='llvm::ARMRI::RegPairOdd' data-ref="llvm::ARMRI::RegPairOdd">RegPairOdd</dfn>  = <var>1</var>,</td></tr>
<tr><th id="36">36</th><td>    <dfn class="enum" id="llvm::ARMRI::RegPairEven" title='llvm::ARMRI::RegPairEven' data-ref="llvm::ARMRI::RegPairEven">RegPairEven</dfn> = <var>2</var></td></tr>
<tr><th id="37">37</th><td>  };</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>} <i>// end namespace ARMRI</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// isARMArea1Register - Returns true if the register is a low register (r0-r7)</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// or a stack/pc register that we should push/pop.</i></td></tr>
<tr><th id="43">43</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL18isARMArea1RegisterEjb" title='llvm::isARMArea1Register' data-ref="_ZN4llvmL18isARMArea1RegisterEjb">isARMArea1Register</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="395Reg" title='Reg' data-type='unsigned int' data-ref="395Reg">Reg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="396isIOS" title='isIOS' data-type='bool' data-ref="396isIOS">isIOS</dfn>) {</td></tr>
<tr><th id="44">44</th><td>  <b>using</b> <b>namespace</b> <span class='error' title="expected namespace name">ARM</span>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <b>switch</b> (<a class="local col5 ref" href="#395Reg" title='Reg' data-ref="395Reg">Reg</a>) {</td></tr>
<tr><th id="47">47</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;R0&apos;">R0</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;R1&apos;">R1</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;R2&apos;">R2</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;R3&apos;">R3</span>:</td></tr>
<tr><th id="48">48</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;R4&apos;">R4</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;R5&apos;">R5</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;R6&apos;">R6</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;R7&apos;">R7</span>:</td></tr>
<tr><th id="49">49</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;LR&apos;">LR</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PC&apos;">PC</span>:</td></tr>
<tr><th id="50">50</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="51">51</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;R8&apos;">R8</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;R9&apos;">R9</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;R10&apos;">R10</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;R11&apos;">R11</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;R12&apos;">R12</span>:</td></tr>
<tr><th id="52">52</th><td>      <i>// For iOS we want r7 and lr to be next to each other.</i></td></tr>
<tr><th id="53">53</th><td>      <b>return</b> !isIOS;</td></tr>
<tr><th id="54">54</th><td>    <b>default</b>:</td></tr>
<tr><th id="55">55</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="56">56</th><td>  }</td></tr>
<tr><th id="57">57</th><td>}</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL18isARMArea2RegisterEjb" title='llvm::isARMArea2Register' data-ref="_ZN4llvmL18isARMArea2RegisterEjb">isARMArea2Register</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="397Reg" title='Reg' data-type='unsigned int' data-ref="397Reg">Reg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="398isIOS" title='isIOS' data-type='bool' data-ref="398isIOS">isIOS</dfn>) {</td></tr>
<tr><th id="60">60</th><td>  <b>using</b> <b>namespace</b> <span class='error' title="expected namespace name">ARM</span>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <b>switch</b> (<a class="local col7 ref" href="#397Reg" title='Reg' data-ref="397Reg">Reg</a>) {</td></tr>
<tr><th id="63">63</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;R8&apos;">R8</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;R9&apos;">R9</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;R10&apos;">R10</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;R11&apos;">R11</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;R12&apos;">R12</span>:</td></tr>
<tr><th id="64">64</th><td>      <i>// iOS has this second area.</i></td></tr>
<tr><th id="65">65</th><td>      <b>return</b> isIOS;</td></tr>
<tr><th id="66">66</th><td>    <b>default</b>:</td></tr>
<tr><th id="67">67</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="68">68</th><td>  }</td></tr>
<tr><th id="69">69</th><td>}</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL18isARMArea3RegisterEjb" title='llvm::isARMArea3Register' data-ref="_ZN4llvmL18isARMArea3RegisterEjb">isARMArea3Register</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="399Reg" title='Reg' data-type='unsigned int' data-ref="399Reg">Reg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="400isIOS" title='isIOS' data-type='bool' data-ref="400isIOS">isIOS</dfn>) {</td></tr>
<tr><th id="72">72</th><td>  <b>using</b> <b>namespace</b> <span class='error' title="expected namespace name">ARM</span>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <b>switch</b> (<a class="local col9 ref" href="#399Reg" title='Reg' data-ref="399Reg">Reg</a>) {</td></tr>
<tr><th id="75">75</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;D15&apos;">D15</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D14&apos;">D14</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D13&apos;">D13</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D12&apos;">D12</span>:</td></tr>
<tr><th id="76">76</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;D11&apos;">D11</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D10&apos;">D10</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D9&apos;">D9</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;D8&apos;">D8</span>:</td></tr>
<tr><th id="77">77</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;D7&apos;">D7</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;D6&apos;">D6</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;D5&apos;">D5</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;D4&apos;">D4</span>:</td></tr>
<tr><th id="78">78</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;D3&apos;">D3</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;D2&apos;">D2</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;D1&apos;">D1</span>:  <b>case</b> <span class='error' title="use of undeclared identifier &apos;D0&apos;">D0</span>:</td></tr>
<tr><th id="79">79</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;D31&apos;">D31</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D30&apos;">D30</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D29&apos;">D29</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D28&apos;">D28</span>:</td></tr>
<tr><th id="80">80</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;D27&apos;">D27</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D26&apos;">D26</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D25&apos;">D25</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D24&apos;">D24</span>:</td></tr>
<tr><th id="81">81</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;D23&apos;">D23</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D22&apos;">D22</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D21&apos;">D21</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D20&apos;">D20</span>:</td></tr>
<tr><th id="82">82</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;D19&apos;">D19</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D18&apos;">D18</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D17&apos;">D17</span>: <b>case</b> <span class='error' title="use of undeclared identifier &apos;D16&apos;">D16</span>:</td></tr>
<tr><th id="83">83</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="84">84</th><td>    <b>default</b>:</td></tr>
<tr><th id="85">85</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL21isCalleeSavedRegisterEjPKt" title='llvm::isCalleeSavedRegister' data-ref="_ZN4llvmL21isCalleeSavedRegisterEjPKt">isCalleeSavedRegister</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="401Reg" title='Reg' data-type='unsigned int' data-ref="401Reg">Reg</dfn>,</td></tr>
<tr><th id="90">90</th><td>                                         <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col2 decl" id="402CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="402CSRegs">CSRegs</dfn>) {</td></tr>
<tr><th id="91">91</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="403i" title='i' data-type='unsigned int' data-ref="403i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#402CSRegs" title='CSRegs' data-ref="402CSRegs">CSRegs</a>[<a class="local col3 ref" href="#403i" title='i' data-ref="403i">i</a>]; ++<a class="local col3 ref" href="#403i" title='i' data-ref="403i">i</a>)</td></tr>
<tr><th id="92">92</th><td>    <b>if</b> (<a class="local col1 ref" href="#401Reg" title='Reg' data-ref="401Reg">Reg</a> == <a class="local col2 ref" href="#402CSRegs" title='CSRegs' data-ref="402CSRegs">CSRegs</a>[<a class="local col3 ref" href="#403i" title='i' data-ref="403i">i</a>])</td></tr>
<tr><th id="93">93</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="94">94</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="95">95</th><td>}</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><b>class</b> <dfn class="type def" id="llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</dfn> : <b>public</b> <span class='error' title="expected class name">ARMGenRegisterInfo</span> {</td></tr>
<tr><th id="98">98</th><td><b>protected</b>:</td></tr>
<tr><th id="99">99</th><td>  <i class="doc">/// BasePtr - ARM physical register used as a base ptr in complex stack</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  /// frames. I.e., when we need a 3rd base, not just SP and FP, due to</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">  /// variable size stack objects.</i></td></tr>
<tr><th id="102">102</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ARMBaseRegisterInfo::BasePtr" title='llvm::ARMBaseRegisterInfo::BasePtr' data-ref="llvm::ARMBaseRegisterInfo::BasePtr">BasePtr</dfn> = <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::R6;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <i>// Can be only subclassed.</i></td></tr>
<tr><th id="105">105</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm19ARMBaseRegisterInfoC1Ev" title='llvm::ARMBaseRegisterInfo::ARMBaseRegisterInfo' data-ref="_ZN4llvm19ARMBaseRegisterInfoC1Ev">ARMBaseRegisterInfo</dfn>();</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i>// Return the opcode that implements 'Op', or 0 if no opcode</i></td></tr>
<tr><th id="108">108</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo9getOpcodeEi" title='llvm::ARMBaseRegisterInfo::getOpcode' data-ref="_ZNK4llvm19ARMBaseRegisterInfo9getOpcodeEi">getOpcode</dfn>(<em>int</em> <dfn class="local col4 decl" id="404Op" title='Op' data-type='int' data-ref="404Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><b>public</b>:</td></tr>
<tr><th id="111">111</th><td>  <i class="doc">/// Code Generation virtual methods...</i></td></tr>
<tr><th id="112">112</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="405MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="405MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="113">113</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="114">114</th><td>  <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm19ARMBaseRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="406MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="406MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="115">115</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="407MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="407MF">MF</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                       <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="117">117</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo18getNoPreservedMaskEv" title='llvm::ARMBaseRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="118">118</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo23getTLSCallPreservedMaskERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getTLSCallPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo23getTLSCallPreservedMaskERKNS_15MachineFunctionE">getTLSCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="408MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="408MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="119">119</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo28getSjLjDispatchPreservedMaskERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getSjLjDispatchPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28getSjLjDispatchPreservedMaskERKNS_15MachineFunctionE">getSjLjDispatchPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="409MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="409MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i class="doc">/// getThisReturnPreservedMask - Returns a call preserved mask specific to the</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">  /// case that 'returned' is on an i32 first argument if the calling convention</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  /// is one that can (partially) model this attribute with a preserved mask</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  /// (i.e. it is a calling convention that uses the same register for the first</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  /// i32 argument and an i32 return value)</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  /// Should return NULL in the case that the calling convention does not have</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">  /// this property</i></td></tr>
<tr><th id="129">129</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::getThisReturnPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj">getThisReturnPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="410MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="410MF">MF</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                             <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a>) <em>const</em>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="411MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="411MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo16isAsmClobberableERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::isAsmClobberable' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16isAsmClobberableERKNS_15MachineFunctionEj">isAsmClobberable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="412MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="412MF">MF</dfn>,</td></tr>
<tr><th id="134">134</th><td>                       <em>unsigned</em> <dfn class="local col3 decl" id="413PhysReg" title='PhysReg' data-type='unsigned int' data-ref="413PhysReg">PhysReg</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="137">137</th><td>  <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="414MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="414MF">MF</dfn>,</td></tr>
<tr><th id="138">138</th><td>                     <em>unsigned</em> <dfn class="local col5 decl" id="415Kind" title='Kind' data-type='unsigned int' data-ref="415Kind">Kind</dfn> = <var>0</var>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="139">139</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="140">140</th><td>  <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::ARMBaseRegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="416RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="416RC">RC</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="143">143</th><td>  <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="417RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="417RC">RC</dfn>,</td></tr>
<tr><th id="144">144</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="418MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="418MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm19ARMBaseRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="419RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="419RC">RC</dfn>,</td></tr>
<tr><th id="147">147</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="420MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="420MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" title='llvm::ARMBaseRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE">getRegAllocationHints</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="421VirtReg" title='VirtReg' data-type='unsigned int' data-ref="421VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="150">150</th><td>                             <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col2 decl" id="422Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="422Order">Order</dfn>,</td></tr>
<tr><th id="151">151</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; &amp;<dfn class="local col3 decl" id="423Hints" title='Hints' data-type='SmallVectorImpl&lt;MCPhysReg&gt; &amp;' data-ref="423Hints">Hints</dfn>,</td></tr>
<tr><th id="152">152</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="424MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="424MF">MF</dfn>,</td></tr>
<tr><th id="153">153</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col5 decl" id="425VRM" title='VRM' data-type='const llvm::VirtRegMap *' data-ref="425VRM">VRM</dfn>,</td></tr>
<tr><th id="154">154</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a> *<dfn class="local col6 decl" id="426Matrix" title='Matrix' data-type='const llvm::LiveRegMatrix *' data-ref="426Matrix">Matrix</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::updateRegAllocHint' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE">updateRegAllocHint</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="427Reg" title='Reg' data-type='unsigned int' data-ref="427Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="428NewReg" title='NewReg' data-type='unsigned int' data-ref="428NewReg">NewReg</dfn>,</td></tr>
<tr><th id="157">157</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="429MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="429MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="430MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="430MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="431MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="431MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="162">162</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" title='llvm::ARMBaseRegisterInfo::getFrameIndexInstrOffset' data-ref="_ZNK4llvm19ARMBaseRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi">getFrameIndexInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="432MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="432MI">MI</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                   <em>int</em> <dfn class="local col3 decl" id="433Idx" title='Idx' data-type='int' data-ref="433Idx">Idx</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="164">164</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::ARMBaseRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="434MI" title='MI' data-type='llvm::MachineInstr *' data-ref="434MI">MI</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="435Offset" title='Offset' data-type='int64_t' data-ref="435Offset">Offset</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="165">165</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil" title='llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil">materializeFrameBaseRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="436MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="436MBB">MBB</dfn>,</td></tr>
<tr><th id="166">166</th><td>                                    <em>unsigned</em> <dfn class="local col7 decl" id="437BaseReg" title='BaseReg' data-type='unsigned int' data-ref="437BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col8 decl" id="438FrameIdx" title='FrameIdx' data-type='int' data-ref="438FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="167">167</th><td>                                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="439Offset" title='Offset' data-type='int64_t' data-ref="439Offset">Offset</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="168">168</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl" title='llvm::ARMBaseRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="440MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="440MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="441BaseReg" title='BaseReg' data-type='unsigned int' data-ref="441BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="169">169</th><td>                         <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="442Offset" title='Offset' data-type='int64_t' data-ref="442Offset">Offset</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl" title='llvm::ARMBaseRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="443MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="443MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="444BaseReg" title='BaseReg' data-type='unsigned int' data-ref="444BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="171">171</th><td>                          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="445Offset" title='Offset' data-type='int64_t' data-ref="445Offset">Offset</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::cannotEliminateFrame' data-ref="_ZNK4llvm19ARMBaseRegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE">cannotEliminateFrame</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="446MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="446MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Debug information queries.</i></td></tr>
<tr><th id="176">176</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="447MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="447MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="177">177</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv" title='llvm::ARMBaseRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv">getBaseRegister</dfn>() <em>const</em> { <b>return</b> BasePtr; }</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo13isLowRegisterEj" title='llvm::ARMBaseRegisterInfo::isLowRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo13isLowRegisterEj">isLowRegister</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="448Reg" title='Reg' data-type='unsigned int' data-ref="448Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i class="doc">/// emitLoadConstPool - Emits a load from constpool to materialize the</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  /// specified immediate.</i></td></tr>
<tr><th id="184">184</th><td>  <b>virtual</b> <em>void</em></td></tr>
<tr><th id="185">185</th><td>  <dfn class="virtual decl" id="_ZNK4llvm19ARMBaseRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiN6661209" title='llvm::ARMBaseRegisterInfo::emitLoadConstPool' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiN6661209">emitLoadConstPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="449MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="449MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="450MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="450MBBI">MBBI</dfn>,</td></tr>
<tr><th id="186">186</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="451dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="451dl">dl</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="452DestReg" title='DestReg' data-type='unsigned int' data-ref="452DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="453SubIdx" title='SubIdx' data-type='unsigned int' data-ref="453SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="187">187</th><td>                    <em>int</em> <dfn class="local col4 decl" id="454Val" title='Val' data-type='int' data-ref="454Val">Val</dfn>, <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col5 decl" id="455Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="455Pred">Pred</dfn> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>,</td></tr>
<tr><th id="188">188</th><td>                    <em>unsigned</em> <dfn class="local col6 decl" id="456PredReg" title='PredReg' data-type='unsigned int' data-ref="456PredReg">PredReg</dfn> = <var>0</var>,</td></tr>
<tr><th id="189">189</th><td>                    <em>unsigned</em> <dfn class="local col7 decl" id="457MIFlags" title='MIFlags' data-type='unsigned int' data-ref="457MIFlags">MIFlags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::NoFlags" title='llvm::MachineInstr::MIFlag::NoFlags' data-ref="llvm::MachineInstr::MIFlag::NoFlags">NoFlags</a>) <em>const</em>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i class="doc">/// Code Generation virtual methods...</i></td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm19ARMBaseRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="458MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="458MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm19ARMBaseRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="459MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="459MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="460MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="460MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="461MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="461MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::ARMBaseRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19ARMBaseRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="462II" title='II' data-type='MachineBasicBlock::iterator' data-ref="462II">II</dfn>,</td></tr>
<tr><th id="201">201</th><td>                           <em>int</em> <dfn class="local col3 decl" id="463SPAdj" title='SPAdj' data-type='int' data-ref="463SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="464FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="464FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="202">202</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col5 decl" id="465RS" title='RS' data-type='llvm::RegScavenger *' data-ref="465RS">RS</dfn> = <b>nullptr</b>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <i class="doc">/// SrcRC and DstRC will be morphed into NewRC if this returns true</i></td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::ARMBaseRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="466MI" title='MI' data-type='llvm::MachineInstr *' data-ref="466MI">MI</dfn>,</td></tr>
<tr><th id="206">206</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="467SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="467SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="207">207</th><td>                      <em>unsigned</em> <dfn class="local col8 decl" id="468SubReg" title='SubReg' data-type='unsigned int' data-ref="468SubReg">SubReg</dfn>,</td></tr>
<tr><th id="208">208</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="469DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="469DstRC">DstRC</dfn>,</td></tr>
<tr><th id="209">209</th><td>                      <em>unsigned</em> <dfn class="local col0 decl" id="470DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="470DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="210">210</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="471NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="471NewRC">NewRC</dfn>,</td></tr>
<tr><th id="211">211</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col2 decl" id="472LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="472LIS">LIS</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="212">212</th><td>};</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='A15SDOptimizer.cpp.html'>llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
