{
  "module_name": "hw_atl_utils.h",
  "hash_id": "39bd60999b5ad06c0bf64b594b4341ff0ac7f8593aa7284798477738d003cb61",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_utils.h",
  "human_readable_source": " \n \n\n \n\n#ifndef HW_ATL_UTILS_H\n#define HW_ATL_UTILS_H\n\n#define HW_ATL_FLUSH() { (void)aq_hw_read_reg(self, 0x10); }\n\n \nstruct __packed hw_atl_txd_s {\n\tu64 buf_addr;\n\tu32 ctl;\n\tu32 ctl2;  \n};\n\n \nstruct __packed hw_atl_txc_s {\n\tu32 rsvd;\n\tu32 len;\n\tu32 ctl;\n\tu32 len2;\n};\n\n \nstruct __packed hw_atl_rxd_s {\n\tu64 buf_addr;\n\tu64 hdr_addr;\n};\n\n \nstruct __packed hw_atl_rxd_wb_s {\n\tu32 type;\n\tu32 rss_hash;\n\tu16 status;\n\tu16 pkt_len;\n\tu16 next_desc_ptr;\n\t__le16 vlan;\n};\n\n \nstruct __packed hw_atl_rxd_hwts_wb_s {\n\tu32 sec_hw;\n\tu32 ns;\n\tu32 sec_lw0;\n\tu32 sec_lw1;\n};\n\nstruct __packed hw_atl_stats_s {\n\tu32 uprc;\n\tu32 mprc;\n\tu32 bprc;\n\tu32 erpt;\n\tu32 uptc;\n\tu32 mptc;\n\tu32 bptc;\n\tu32 erpr;\n\tu32 mbtc;\n\tu32 bbtc;\n\tu32 mbrc;\n\tu32 bbrc;\n\tu32 ubrc;\n\tu32 ubtc;\n\tu32 dpc;\n};\n\nstruct __packed drv_msg_enable_wakeup {\n\tunion {\n\t\tu32 pattern_mask;\n\n\t\tstruct {\n\t\t\tu32 reason_arp_v4_pkt : 1;\n\t\t\tu32 reason_ipv4_ping_pkt : 1;\n\t\t\tu32 reason_ipv6_ns_pkt : 1;\n\t\t\tu32 reason_ipv6_ping_pkt : 1;\n\t\t\tu32 reason_link_up : 1;\n\t\t\tu32 reason_link_down : 1;\n\t\t\tu32 reason_maximum : 1;\n\t\t};\n\t};\n\n\tunion {\n\t\tu32 offload_mask;\n\t};\n};\n\nstruct __packed magic_packet_pattern_s {\n\tu8 mac_addr[ETH_ALEN];\n};\n\nstruct __packed drv_msg_wol_add {\n\tu32 priority;\n\tu32 packet_type;\n\tu32 pattern_id;\n\tu32 next_pattern_offset;\n\n\tstruct magic_packet_pattern_s magic_packet_pattern;\n};\n\nstruct __packed drv_msg_wol_remove {\n\tu32 id;\n};\n\nstruct __packed hw_atl_utils_mbox_header {\n\tu32 version;\n\tu32 transaction_id;\n\tu32 error;\n};\n\nstruct __packed hw_atl_ptp_offset {\n\tu16 ingress_100;\n\tu16 egress_100;\n\tu16 ingress_1000;\n\tu16 egress_1000;\n\tu16 ingress_2500;\n\tu16 egress_2500;\n\tu16 ingress_5000;\n\tu16 egress_5000;\n\tu16 ingress_10000;\n\tu16 egress_10000;\n};\n\nstruct __packed hw_atl_cable_diag {\n\tu8 fault;\n\tu8 distance;\n\tu8 far_distance;\n\tu8 reserved;\n};\n\nenum gpio_pin_function {\n\tGPIO_PIN_FUNCTION_NC,\n\tGPIO_PIN_FUNCTION_VAUX_ENABLE,\n\tGPIO_PIN_FUNCTION_EFUSE_BURN_ENABLE,\n\tGPIO_PIN_FUNCTION_SFP_PLUS_DETECT,\n\tGPIO_PIN_FUNCTION_TX_DISABLE,\n\tGPIO_PIN_FUNCTION_RATE_SEL_0,\n\tGPIO_PIN_FUNCTION_RATE_SEL_1,\n\tGPIO_PIN_FUNCTION_TX_FAULT,\n\tGPIO_PIN_FUNCTION_PTP0,\n\tGPIO_PIN_FUNCTION_PTP1,\n\tGPIO_PIN_FUNCTION_PTP2,\n\tGPIO_PIN_FUNCTION_SIZE\n};\n\nstruct __packed hw_atl_info {\n\tu8 reserved[6];\n\tu16 phy_fault_code;\n\tu16 phy_temperature;\n\tu8 cable_len;\n\tu8 reserved1;\n\tstruct hw_atl_cable_diag cable_diag_data[4];\n\tstruct hw_atl_ptp_offset ptp_offset;\n\tu8 reserved2[12];\n\tu32 caps_lo;\n\tu32 caps_hi;\n\tu32 reserved_datapath;\n\tu32 reserved3[7];\n\tu32 reserved_simpleresp[3];\n\tu32 reserved_linkstat[7];\n\tu32 reserved_wakes_count;\n\tu32 reserved_eee_stat[12];\n\tu32 tx_stuck_cnt;\n\tu32 setting_address;\n\tu32 setting_length;\n\tu32 caps_ex;\n\tenum gpio_pin_function gpio_pin[3];\n\tu32 pcie_aer_dump[18];\n\tu16 snr_margin[4];\n};\n\nstruct __packed hw_atl_utils_mbox {\n\tstruct hw_atl_utils_mbox_header header;\n\tstruct hw_atl_stats_s stats;\n\tstruct hw_atl_info info;\n};\n\nstruct __packed offload_ip_info {\n\tu8 v4_local_addr_count;\n\tu8 v4_addr_count;\n\tu8 v6_local_addr_count;\n\tu8 v6_addr_count;\n\tu32 v4_addr;\n\tu32 v4_prefix;\n\tu32 v6_addr;\n\tu32 v6_prefix;\n};\n\nstruct __packed offload_port_info {\n\tu16 udp_port_count;\n\tu16 tcp_port_count;\n\tu32 udp_port;\n\tu32 tcp_port;\n};\n\nstruct __packed offload_ka_info {\n\tu16 v4_ka_count;\n\tu16 v6_ka_count;\n\tu32 retry_count;\n\tu32 retry_interval;\n\tu32 v4_ka;\n\tu32 v6_ka;\n};\n\nstruct __packed offload_rr_info {\n\tu32 rr_count;\n\tu32 rr_buf_len;\n\tu32 rr_id_x;\n\tu32 rr_buf;\n};\n\nstruct __packed offload_info {\n\tu32 version;\n\tu32 len;\n\tu8 mac_addr[ETH_ALEN];\n\n\tu8 reserved[2];\n\n\tstruct offload_ip_info ips;\n\tstruct offload_port_info ports;\n\tstruct offload_ka_info kas;\n\tstruct offload_rr_info rrs;\n\tu8 buf[];\n};\n\nstruct __packed hw_atl_utils_fw_rpc {\n\tu32 msg_id;\n\n\tunion {\n\t\t \n\t\tstruct drv_msg_wol_add msg_wol_add;\n\t\tstruct drv_msg_wol_remove msg_wol_remove;\n\t\tstruct drv_msg_enable_wakeup msg_enable_wakeup;\n\t\t \n\t\tstruct offload_info fw2x_offloads;\n\t};\n};\n\n \nstruct __packed hw_fw_request_ptp_gpio_ctrl {\n\tu32 index;\n\tu32 period;\n\tu64 start;\n};\n\nstruct __packed hw_fw_request_ptp_adj_freq {\n\tu32 ns_mac;\n\tu32 fns_mac;\n\tu32 ns_phy;\n\tu32 fns_phy;\n\tu32 mac_ns_adj;\n\tu32 mac_fns_adj;\n};\n\nstruct __packed hw_fw_request_ptp_adj_clock {\n\tu32 ns;\n\tu32 sec;\n\tint sign;\n};\n\n#define HW_AQ_FW_REQUEST_PTP_GPIO_CTRL\t         0x11\n#define HW_AQ_FW_REQUEST_PTP_ADJ_FREQ\t         0x12\n#define HW_AQ_FW_REQUEST_PTP_ADJ_CLOCK\t         0x13\n\nstruct __packed hw_fw_request_iface {\n\tu32 msg_id;\n\tunion {\n\t\t \n\t\tstruct hw_fw_request_ptp_gpio_ctrl ptp_gpio_ctrl;\n\t\tstruct hw_fw_request_ptp_adj_freq ptp_adj_freq;\n\t\tstruct hw_fw_request_ptp_adj_clock ptp_adj_clock;\n\t};\n};\n\nstruct __packed hw_atl_utils_settings {\n\tu32 mtu;\n\tu32 downshift_retry_count;\n\tu32 link_pause_frame_quanta_100m;\n\tu32 link_pause_frame_threshold_100m;\n\tu32 link_pause_frame_quanta_1g;\n\tu32 link_pause_frame_threshold_1g;\n\tu32 link_pause_frame_quanta_2p5g;\n\tu32 link_pause_frame_threshold_2p5g;\n\tu32 link_pause_frame_quanta_5g;\n\tu32 link_pause_frame_threshold_5g;\n\tu32 link_pause_frame_quanta_10g;\n\tu32 link_pause_frame_threshold_10g;\n\tu32 pfc_quanta_class_0;\n\tu32 pfc_threshold_class_0;\n\tu32 pfc_quanta_class_1;\n\tu32 pfc_threshold_class_1;\n\tu32 pfc_quanta_class_2;\n\tu32 pfc_threshold_class_2;\n\tu32 pfc_quanta_class_3;\n\tu32 pfc_threshold_class_3;\n\tu32 pfc_quanta_class_4;\n\tu32 pfc_threshold_class_4;\n\tu32 pfc_quanta_class_5;\n\tu32 pfc_threshold_class_5;\n\tu32 pfc_quanta_class_6;\n\tu32 pfc_threshold_class_6;\n\tu32 pfc_quanta_class_7;\n\tu32 pfc_threshold_class_7;\n\tu32 eee_link_down_timeout;\n\tu32 eee_link_up_timeout;\n\tu32 eee_max_link_drops;\n\tu32 eee_rates_mask;\n\tu32 wake_timer;\n\tu32 thermal_shutdown_off_temp;\n\tu32 thermal_shutdown_warning_temp;\n\tu32 thermal_shutdown_cold_temp;\n\tu32 msm_options;\n\tu32 dac_cable_serdes_modes;\n\tu32 media_detect;\n};\n\nenum macsec_msg_type {\n\tmacsec_cfg_msg = 0,\n\tmacsec_add_rx_sc_msg,\n\tmacsec_add_tx_sc_msg,\n\tmacsec_add_rx_sa_msg,\n\tmacsec_add_tx_sa_msg,\n\tmacsec_get_stats_msg,\n};\n\nstruct __packed macsec_cfg_request {\n\tu32 enabled;\n\tu32 egress_threshold;\n\tu32 ingress_threshold;\n\tu32 interrupts_enabled;\n};\n\nstruct __packed macsec_msg_fw_request {\n\tu32 msg_id;  \n\tu32 msg_type;\n\tstruct macsec_cfg_request cfg;\n};\n\nstruct __packed macsec_msg_fw_response {\n\tu32 result;\n};\n\nenum hw_atl_rx_action_with_traffic {\n\tHW_ATL_RX_DISCARD,\n\tHW_ATL_RX_HOST,\n\tHW_ATL_RX_MNGMNT,\n\tHW_ATL_RX_HOST_AND_MNGMNT,\n\tHW_ATL_RX_WOL\n};\n\nstruct aq_rx_filter_vlan {\n\tu8 enable;\n\tu8 location;\n\tu16 vlan_id;\n\tu8 queue;\n};\n\n#define HW_ATL_VLAN_MAX_FILTERS         16U\n\nstruct aq_rx_filter_l2 {\n\ts8 queue;\n\tu8 location;\n\tu8 user_priority_en;\n\tu8 user_priority;\n\tu16 ethertype;\n};\n\nstruct aq_rx_filter_l3l4 {\n\tu32 cmd;\n\tu8 location;\n\tu32 ip_dst[4];\n\tu32 ip_src[4];\n\tu16 p_dst;\n\tu16 p_src;\n\tu8 is_ipv6;\n};\n\nenum hw_atl_rx_protocol_value_l3l4 {\n\tHW_ATL_RX_TCP,\n\tHW_ATL_RX_UDP,\n\tHW_ATL_RX_SCTP,\n\tHW_ATL_RX_ICMP\n};\n\nenum hw_atl_rx_ctrl_registers_l3l4 {\n\tHW_ATL_RX_ENABLE_MNGMNT_QUEUE_L3L4 = BIT(22),\n\tHW_ATL_RX_ENABLE_QUEUE_L3L4        = BIT(23),\n\tHW_ATL_RX_ENABLE_ARP_FLTR_L3       = BIT(24),\n\tHW_ATL_RX_ENABLE_CMP_PROT_L4       = BIT(25),\n\tHW_ATL_RX_ENABLE_CMP_DEST_PORT_L4  = BIT(26),\n\tHW_ATL_RX_ENABLE_CMP_SRC_PORT_L4   = BIT(27),\n\tHW_ATL_RX_ENABLE_CMP_DEST_ADDR_L3  = BIT(28),\n\tHW_ATL_RX_ENABLE_CMP_SRC_ADDR_L3   = BIT(29),\n\tHW_ATL_RX_ENABLE_L3_IPV6           = BIT(30),\n\tHW_ATL_RX_ENABLE_FLTR_L3L4         = BIT(31)\n};\n\n#define HW_ATL_RX_QUEUE_FL3L4_SHIFT       8U\n#define HW_ATL_RX_ACTION_FL3F4_SHIFT      16U\n\n#define HW_ATL_RX_CNT_REG_ADDR_IPV6       4U\n\n#define HW_ATL_GET_REG_LOCATION_FL3L4(location) \\\n\t((location) - AQ_RX_FIRST_LOC_FL3L4)\n\nenum hal_atl_utils_fw_state_e {\n\tMPI_DEINIT = 0,\n\tMPI_RESET = 1,\n\tMPI_INIT = 2,\n\tMPI_POWER = 4,\n};\n\n#define HAL_ATLANTIC_RATE_10G        BIT(0)\n#define HAL_ATLANTIC_RATE_5G         BIT(1)\n#define HAL_ATLANTIC_RATE_5GSR       BIT(2)\n#define HAL_ATLANTIC_RATE_2G5        BIT(3)\n#define HAL_ATLANTIC_RATE_1G         BIT(4)\n#define HAL_ATLANTIC_RATE_100M       BIT(5)\n#define HAL_ATLANTIC_RATE_INVALID    BIT(6)\n\n#define HAL_ATLANTIC_UTILS_FW_MSG_WOL_ADD       0x4U\n#define HAL_ATLANTIC_UTILS_FW_MSG_WOL_PRIOR     0x10000000U\n#define HAL_ATLANTIC_UTILS_FW_MSG_WOL_PATTERN   0x1U\n#define HAL_ATLANTIC_UTILS_FW_MSG_WOL_MAG_PKT   0x2U\n#define HAL_ATLANTIC_UTILS_FW_MSG_WOL_DEL       0x5U\n#define HAL_ATLANTIC_UTILS_FW_MSG_ENABLE_WAKEUP 0x6U\n\nenum hw_atl_fw2x_rate {\n\tFW2X_RATE_100M    = 0x20,\n\tFW2X_RATE_1G      = 0x100,\n\tFW2X_RATE_2G5     = 0x200,\n\tFW2X_RATE_5G      = 0x400,\n\tFW2X_RATE_10G     = 0x800,\n};\n\n \nenum hw_atl_fw2x_caps_lo {\n\tCAPS_LO_10BASET_HD        = 0,\n\tCAPS_LO_10BASET_FD,\n\tCAPS_LO_100BASETX_HD,\n\tCAPS_LO_100BASET4_HD,\n\tCAPS_LO_100BASET2_HD,\n\tCAPS_LO_100BASETX_FD      = 5,\n\tCAPS_LO_100BASET2_FD,\n\tCAPS_LO_1000BASET_HD,\n\tCAPS_LO_1000BASET_FD,\n\tCAPS_LO_2P5GBASET_FD,\n\tCAPS_LO_5GBASET_FD        = 10,\n\tCAPS_LO_10GBASET_FD,\n\tCAPS_LO_AUTONEG,\n\tCAPS_LO_SMBUS_READ,\n\tCAPS_LO_SMBUS_WRITE,\n\tCAPS_LO_MACSEC            = 15,\n\tCAPS_LO_RESERVED1,\n\tCAPS_LO_WAKE_ON_LINK_FORCED,\n\tCAPS_LO_HIGH_TEMP_WARNING = 29,\n\tCAPS_LO_DRIVER_SCRATCHPAD = 30,\n\tCAPS_LO_GLOBAL_FAULT      = 31\n};\n\n \nenum hw_atl_fw2x_caps_hi {\n\tCAPS_HI_TPO2EN            = 0,\n\tCAPS_HI_10BASET_EEE,\n\tCAPS_HI_RESERVED2,\n\tCAPS_HI_PAUSE,\n\tCAPS_HI_ASYMMETRIC_PAUSE,\n\tCAPS_HI_100BASETX_EEE     = 5,\n\tCAPS_HI_PHY_BUF_SEND,\n\tCAPS_HI_PHY_BUF_RECV,\n\tCAPS_HI_1000BASET_FD_EEE,\n\tCAPS_HI_2P5GBASET_FD_EEE,\n\tCAPS_HI_5GBASET_FD_EEE    = 10,\n\tCAPS_HI_10GBASET_FD_EEE,\n\tCAPS_HI_FW_REQUEST,\n\tCAPS_HI_PHY_LOG,\n\tCAPS_HI_EEE_AUTO_DISABLE_SETTINGS,\n\tCAPS_HI_PFC               = 15,\n\tCAPS_HI_WAKE_ON_LINK,\n\tCAPS_HI_CABLE_DIAG,\n\tCAPS_HI_TEMPERATURE,\n\tCAPS_HI_DOWNSHIFT,\n\tCAPS_HI_PTP_AVB_EN_FW2X   = 20,\n\tCAPS_HI_THERMAL_SHUTDOWN,\n\tCAPS_HI_LINK_DROP,\n\tCAPS_HI_SLEEP_PROXY,\n\tCAPS_HI_WOL,\n\tCAPS_HI_MAC_STOP          = 25,\n\tCAPS_HI_EXT_LOOPBACK,\n\tCAPS_HI_INT_LOOPBACK,\n\tCAPS_HI_EFUSE_AGENT,\n\tCAPS_HI_WOL_TIMER,\n\tCAPS_HI_STATISTICS        = 30,\n\tCAPS_HI_TRANSACTION_ID,\n};\n\n \nenum hw_atl_fw2x_ctrl {\n\tCTRL_RESERVED1            = 0,\n\tCTRL_RESERVED2,\n\tCTRL_RESERVED3,\n\tCTRL_PAUSE,\n\tCTRL_ASYMMETRIC_PAUSE,\n\tCTRL_RESERVED4            = 5,\n\tCTRL_RESERVED5,\n\tCTRL_RESERVED6,\n\tCTRL_1GBASET_FD_EEE,\n\tCTRL_2P5GBASET_FD_EEE,\n\tCTRL_5GBASET_FD_EEE       = 10,\n\tCTRL_10GBASET_FD_EEE,\n\tCTRL_THERMAL_SHUTDOWN,\n\tCTRL_PHY_LOGS,\n\tCTRL_EEE_AUTO_DISABLE,\n\tCTRL_PFC                  = 15,\n\tCTRL_WAKE_ON_LINK,\n\tCTRL_CABLE_DIAG,\n\tCTRL_TEMPERATURE,\n\tCTRL_DOWNSHIFT,\n\tCTRL_PTP_AVB              = 20,\n\tCTRL_RESERVED7,\n\tCTRL_LINK_DROP,\n\tCTRL_SLEEP_PROXY,\n\tCTRL_WOL,\n\tCTRL_MAC_STOP             = 25,\n\tCTRL_EXT_LOOPBACK,\n\tCTRL_INT_LOOPBACK,\n\tCTRL_RESERVED8,\n\tCTRL_WOL_TIMER,\n\tCTRL_STATISTICS           = 30,\n\tCTRL_FORCE_RECONNECT,\n};\n\nenum hw_atl_caps_ex {\n\tCAPS_EX_LED_CONTROL       =  0,\n\tCAPS_EX_LED0_MODE_LO,\n\tCAPS_EX_LED0_MODE_HI,\n\tCAPS_EX_LED1_MODE_LO,\n\tCAPS_EX_LED1_MODE_HI,\n\tCAPS_EX_LED2_MODE_LO      =  5,\n\tCAPS_EX_LED2_MODE_HI,\n\tCAPS_EX_RESERVED07,\n\tCAPS_EX_RESERVED08,\n\tCAPS_EX_RESERVED09,\n\tCAPS_EX_RESERVED10        = 10,\n\tCAPS_EX_RESERVED11,\n\tCAPS_EX_RESERVED12,\n\tCAPS_EX_RESERVED13,\n\tCAPS_EX_RESERVED14,\n\tCAPS_EX_RESERVED15        = 15,\n\tCAPS_EX_PHY_PTP_EN,\n\tCAPS_EX_MAC_PTP_EN,\n\tCAPS_EX_EXT_CLK_EN,\n\tCAPS_EX_SCHED_DMA_EN,\n\tCAPS_EX_PTP_GPIO_EN       = 20,\n\tCAPS_EX_UPDATE_SETTINGS,\n\tCAPS_EX_PHY_CTRL_TS_PIN,\n\tCAPS_EX_SNR_OPERATING_MARGIN,\n\tCAPS_EX_RESERVED24,\n\tCAPS_EX_RESERVED25        = 25,\n\tCAPS_EX_RESERVED26,\n\tCAPS_EX_RESERVED27,\n\tCAPS_EX_RESERVED28,\n\tCAPS_EX_RESERVED29,\n\tCAPS_EX_RESERVED30        = 30,\n\tCAPS_EX_RESERVED31\n};\n\nstruct aq_hw_s;\nstruct aq_fw_ops;\nstruct aq_hw_caps_s;\nstruct aq_hw_link_status_s;\n\nint hw_atl_utils_initfw(struct aq_hw_s *self, const struct aq_fw_ops **fw_ops);\n\nint hw_atl_utils_soft_reset(struct aq_hw_s *self);\n\nvoid hw_atl_utils_hw_chip_features_init(struct aq_hw_s *self, u32 *p);\n\nint hw_atl_utils_mpi_read_mbox(struct aq_hw_s *self,\n\t\t\t       struct hw_atl_utils_mbox_header *pmbox);\n\nvoid hw_atl_utils_mpi_read_stats(struct aq_hw_s *self,\n\t\t\t\t struct hw_atl_utils_mbox *pmbox);\n\nvoid hw_atl_utils_mpi_set(struct aq_hw_s *self,\n\t\t\t  enum hal_atl_utils_fw_state_e state,\n\t\t\t  u32 speed);\n\nint hw_atl_utils_mpi_get_link_status(struct aq_hw_s *self);\n\nint hw_atl_utils_get_mac_permanent(struct aq_hw_s *self,\n\t\t\t\t   u8 *mac);\n\nunsigned int hw_atl_utils_mbps_2_speed_index(unsigned int mbps);\n\nint hw_atl_utils_hw_get_regs(struct aq_hw_s *self,\n\t\t\t     const struct aq_hw_caps_s *aq_hw_caps,\n\t\t\t     u32 *regs_buff);\n\nint hw_atl_utils_hw_set_power(struct aq_hw_s *self,\n\t\t\t      unsigned int power_state);\n\nint hw_atl_utils_hw_deinit(struct aq_hw_s *self);\n\nu32 hw_atl_utils_get_fw_version(struct aq_hw_s *self);\n\nint hw_atl_utils_update_stats(struct aq_hw_s *self);\n\nstruct aq_stats_s *hw_atl_utils_get_hw_stats(struct aq_hw_s *self);\n\nint hw_atl_utils_fw_downld_dwords(struct aq_hw_s *self, u32 a,\n\t\t\t\t  u32 *p, u32 cnt);\n\nint hw_atl_write_fwcfg_dwords(struct aq_hw_s *self, u32 *p, u32 cnt);\n\nint hw_atl_write_fwsettings_dwords(struct aq_hw_s *self, u32 offset, u32 *p,\n\t\t\t\t   u32 cnt);\n\nint hw_atl_utils_fw_set_wol(struct aq_hw_s *self, bool wol_enabled, u8 *mac);\n\nint hw_atl_utils_fw_rpc_call(struct aq_hw_s *self, unsigned int rpc_size);\n\nint hw_atl_utils_fw_rpc_wait(struct aq_hw_s *self,\n\t\t\t     struct hw_atl_utils_fw_rpc **rpc);\n\nbool hw_atl_utils_ver_match(u32 ver_expected, u32 ver_actual);\n\nextern const struct aq_fw_ops aq_fw_1x_ops;\nextern const struct aq_fw_ops aq_fw_2x_ops;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}