Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 13:55:06 2024
| Host         : Macbook-SE-M16-Pepper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_system_timing_summary_routed.rpt -pb Display_system_timing_summary_routed.pb -rpx Display_system_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    149         
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (355)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 127 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (355)
--------------------------------------------------
 There are 355 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.745        0.000                      0                 1994        0.115        0.000                      0                 1994        4.500        0.000                       0                  1033  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.745        0.000                      0                 1994        0.115        0.000                      0                 1994        4.500        0.000                       0                  1033  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 1.738ns (19.361%)  route 7.239ns (80.639%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.558     5.079    at/memory/CLK
    SLICE_X12Y18         FDCE                                         r  at/memory/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  at/memory/row_reg[1]/Q
                         net (fo=63, routed)          0.666     6.263    at/memory/row[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  at/memory/memory_array[0][28][6]_i_11/O
                         net (fo=144, routed)         1.476     7.863    at/memory/memory_array[0][28][6]_i_11_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  at/memory/col[31]_i_357/O
                         net (fo=1, routed)           0.555     8.542    at/memory/col[31]_i_357_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.666 f  at/memory/col[31]_i_172/O
                         net (fo=1, routed)           0.853     9.518    at/memory/col[31]_i_172_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.150     9.668 r  at/memory/col[31]_i_59/O
                         net (fo=2, routed)           0.788    10.457    at/memory/col[31]_i_59_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.783 r  at/memory/col[31]_i_20/O
                         net (fo=2, routed)           0.856    11.638    at/memory/col[31]_i_20_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.762 f  at/memory/col[31]_i_8/O
                         net (fo=1, routed)           0.999    12.761    at/memory/col[31]_i_8_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.885 f  at/memory/col[31]_i_3/O
                         net (fo=3, routed)           0.314    13.199    at/memory/col[31]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.733    14.056    at/memory/col[31]_i_1_n_0
    SLICE_X11Y20         FDCE                                         r  at/memory/col_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440    14.781    at/memory/CLK
    SLICE_X11Y20         FDCE                                         r  at/memory/col_reg[31]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.801    at/memory/col_reg[31]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 1.738ns (19.361%)  route 7.239ns (80.639%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.558     5.079    at/memory/CLK
    SLICE_X12Y18         FDCE                                         r  at/memory/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  at/memory/row_reg[1]/Q
                         net (fo=63, routed)          0.666     6.263    at/memory/row[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  at/memory/memory_array[0][28][6]_i_11/O
                         net (fo=144, routed)         1.476     7.863    at/memory/memory_array[0][28][6]_i_11_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  at/memory/col[31]_i_357/O
                         net (fo=1, routed)           0.555     8.542    at/memory/col[31]_i_357_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.666 f  at/memory/col[31]_i_172/O
                         net (fo=1, routed)           0.853     9.518    at/memory/col[31]_i_172_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.150     9.668 r  at/memory/col[31]_i_59/O
                         net (fo=2, routed)           0.788    10.457    at/memory/col[31]_i_59_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.783 r  at/memory/col[31]_i_20/O
                         net (fo=2, routed)           0.856    11.638    at/memory/col[31]_i_20_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.762 f  at/memory/col[31]_i_8/O
                         net (fo=1, routed)           0.999    12.761    at/memory/col[31]_i_8_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.885 f  at/memory/col[31]_i_3/O
                         net (fo=3, routed)           0.314    13.199    at/memory/col[31]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.733    14.056    at/memory/col[31]_i_1_n_0
    SLICE_X10Y20         FDCE                                         r  at/memory/col_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440    14.781    at/memory/CLK
    SLICE_X10Y20         FDCE                                         r  at/memory/col_reg[26]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         FDCE (Setup_fdce_C_CE)      -0.169    14.837    at/memory/col_reg[26]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 1.738ns (19.361%)  route 7.239ns (80.639%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.558     5.079    at/memory/CLK
    SLICE_X12Y18         FDCE                                         r  at/memory/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  at/memory/row_reg[1]/Q
                         net (fo=63, routed)          0.666     6.263    at/memory/row[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  at/memory/memory_array[0][28][6]_i_11/O
                         net (fo=144, routed)         1.476     7.863    at/memory/memory_array[0][28][6]_i_11_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  at/memory/col[31]_i_357/O
                         net (fo=1, routed)           0.555     8.542    at/memory/col[31]_i_357_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.666 f  at/memory/col[31]_i_172/O
                         net (fo=1, routed)           0.853     9.518    at/memory/col[31]_i_172_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.150     9.668 r  at/memory/col[31]_i_59/O
                         net (fo=2, routed)           0.788    10.457    at/memory/col[31]_i_59_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.783 r  at/memory/col[31]_i_20/O
                         net (fo=2, routed)           0.856    11.638    at/memory/col[31]_i_20_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.762 f  at/memory/col[31]_i_8/O
                         net (fo=1, routed)           0.999    12.761    at/memory/col[31]_i_8_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.885 f  at/memory/col[31]_i_3/O
                         net (fo=3, routed)           0.314    13.199    at/memory/col[31]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.733    14.056    at/memory/col[31]_i_1_n_0
    SLICE_X10Y20         FDCE                                         r  at/memory/col_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440    14.781    at/memory/CLK
    SLICE_X10Y20         FDCE                                         r  at/memory/col_reg[27]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         FDCE (Setup_fdce_C_CE)      -0.169    14.837    at/memory/col_reg[27]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 1.738ns (19.361%)  route 7.239ns (80.639%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.558     5.079    at/memory/CLK
    SLICE_X12Y18         FDCE                                         r  at/memory/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  at/memory/row_reg[1]/Q
                         net (fo=63, routed)          0.666     6.263    at/memory/row[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  at/memory/memory_array[0][28][6]_i_11/O
                         net (fo=144, routed)         1.476     7.863    at/memory/memory_array[0][28][6]_i_11_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  at/memory/col[31]_i_357/O
                         net (fo=1, routed)           0.555     8.542    at/memory/col[31]_i_357_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.666 f  at/memory/col[31]_i_172/O
                         net (fo=1, routed)           0.853     9.518    at/memory/col[31]_i_172_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.150     9.668 r  at/memory/col[31]_i_59/O
                         net (fo=2, routed)           0.788    10.457    at/memory/col[31]_i_59_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.783 r  at/memory/col[31]_i_20/O
                         net (fo=2, routed)           0.856    11.638    at/memory/col[31]_i_20_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.762 f  at/memory/col[31]_i_8/O
                         net (fo=1, routed)           0.999    12.761    at/memory/col[31]_i_8_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.885 f  at/memory/col[31]_i_3/O
                         net (fo=3, routed)           0.314    13.199    at/memory/col[31]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.733    14.056    at/memory/col[31]_i_1_n_0
    SLICE_X10Y20         FDCE                                         r  at/memory/col_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440    14.781    at/memory/CLK
    SLICE_X10Y20         FDCE                                         r  at/memory/col_reg[29]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         FDCE (Setup_fdce_C_CE)      -0.169    14.837    at/memory/col_reg[29]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 1.738ns (19.384%)  route 7.228ns (80.616%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.558     5.079    at/memory/CLK
    SLICE_X12Y18         FDCE                                         r  at/memory/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  at/memory/row_reg[1]/Q
                         net (fo=63, routed)          0.666     6.263    at/memory/row[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  at/memory/memory_array[0][28][6]_i_11/O
                         net (fo=144, routed)         1.476     7.863    at/memory/memory_array[0][28][6]_i_11_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  at/memory/col[31]_i_357/O
                         net (fo=1, routed)           0.555     8.542    at/memory/col[31]_i_357_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.666 f  at/memory/col[31]_i_172/O
                         net (fo=1, routed)           0.853     9.518    at/memory/col[31]_i_172_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.150     9.668 r  at/memory/col[31]_i_59/O
                         net (fo=2, routed)           0.788    10.457    at/memory/col[31]_i_59_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.783 r  at/memory/col[31]_i_20/O
                         net (fo=2, routed)           0.856    11.638    at/memory/col[31]_i_20_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.762 f  at/memory/col[31]_i_8/O
                         net (fo=1, routed)           0.999    12.761    at/memory/col[31]_i_8_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.885 f  at/memory/col[31]_i_3/O
                         net (fo=3, routed)           0.314    13.199    at/memory/col[31]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.722    14.045    at/memory/col[31]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  at/memory/col_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440    14.781    at/memory/CLK
    SLICE_X10Y19         FDCE                                         r  at/memory/col_reg[22]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.837    at/memory/col_reg[22]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 1.738ns (19.384%)  route 7.228ns (80.616%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.558     5.079    at/memory/CLK
    SLICE_X12Y18         FDCE                                         r  at/memory/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  at/memory/row_reg[1]/Q
                         net (fo=63, routed)          0.666     6.263    at/memory/row[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  at/memory/memory_array[0][28][6]_i_11/O
                         net (fo=144, routed)         1.476     7.863    at/memory/memory_array[0][28][6]_i_11_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  at/memory/col[31]_i_357/O
                         net (fo=1, routed)           0.555     8.542    at/memory/col[31]_i_357_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.666 f  at/memory/col[31]_i_172/O
                         net (fo=1, routed)           0.853     9.518    at/memory/col[31]_i_172_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.150     9.668 r  at/memory/col[31]_i_59/O
                         net (fo=2, routed)           0.788    10.457    at/memory/col[31]_i_59_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.783 r  at/memory/col[31]_i_20/O
                         net (fo=2, routed)           0.856    11.638    at/memory/col[31]_i_20_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.762 f  at/memory/col[31]_i_8/O
                         net (fo=1, routed)           0.999    12.761    at/memory/col[31]_i_8_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.885 f  at/memory/col[31]_i_3/O
                         net (fo=3, routed)           0.314    13.199    at/memory/col[31]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.722    14.045    at/memory/col[31]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  at/memory/col_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440    14.781    at/memory/CLK
    SLICE_X10Y19         FDCE                                         r  at/memory/col_reg[23]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.837    at/memory/col_reg[23]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 1.738ns (19.384%)  route 7.228ns (80.616%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.558     5.079    at/memory/CLK
    SLICE_X12Y18         FDCE                                         r  at/memory/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  at/memory/row_reg[1]/Q
                         net (fo=63, routed)          0.666     6.263    at/memory/row[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  at/memory/memory_array[0][28][6]_i_11/O
                         net (fo=144, routed)         1.476     7.863    at/memory/memory_array[0][28][6]_i_11_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  at/memory/col[31]_i_357/O
                         net (fo=1, routed)           0.555     8.542    at/memory/col[31]_i_357_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.666 f  at/memory/col[31]_i_172/O
                         net (fo=1, routed)           0.853     9.518    at/memory/col[31]_i_172_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.150     9.668 r  at/memory/col[31]_i_59/O
                         net (fo=2, routed)           0.788    10.457    at/memory/col[31]_i_59_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.783 r  at/memory/col[31]_i_20/O
                         net (fo=2, routed)           0.856    11.638    at/memory/col[31]_i_20_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.762 f  at/memory/col[31]_i_8/O
                         net (fo=1, routed)           0.999    12.761    at/memory/col[31]_i_8_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.885 f  at/memory/col[31]_i_3/O
                         net (fo=3, routed)           0.314    13.199    at/memory/col[31]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.722    14.045    at/memory/col[31]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  at/memory/col_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440    14.781    at/memory/CLK
    SLICE_X10Y19         FDCE                                         r  at/memory/col_reg[24]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.837    at/memory/col_reg[24]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 1.738ns (19.384%)  route 7.228ns (80.616%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.558     5.079    at/memory/CLK
    SLICE_X12Y18         FDCE                                         r  at/memory/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  at/memory/row_reg[1]/Q
                         net (fo=63, routed)          0.666     6.263    at/memory/row[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  at/memory/memory_array[0][28][6]_i_11/O
                         net (fo=144, routed)         1.476     7.863    at/memory/memory_array[0][28][6]_i_11_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  at/memory/col[31]_i_357/O
                         net (fo=1, routed)           0.555     8.542    at/memory/col[31]_i_357_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.666 f  at/memory/col[31]_i_172/O
                         net (fo=1, routed)           0.853     9.518    at/memory/col[31]_i_172_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.150     9.668 r  at/memory/col[31]_i_59/O
                         net (fo=2, routed)           0.788    10.457    at/memory/col[31]_i_59_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.783 r  at/memory/col[31]_i_20/O
                         net (fo=2, routed)           0.856    11.638    at/memory/col[31]_i_20_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.762 f  at/memory/col[31]_i_8/O
                         net (fo=1, routed)           0.999    12.761    at/memory/col[31]_i_8_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.885 f  at/memory/col[31]_i_3/O
                         net (fo=3, routed)           0.314    13.199    at/memory/col[31]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.722    14.045    at/memory/col[31]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  at/memory/col_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440    14.781    at/memory/CLK
    SLICE_X10Y19         FDCE                                         r  at/memory/col_reg[25]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.837    at/memory/col_reg[25]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 1.736ns (19.087%)  route 7.359ns (80.913%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.558     5.079    at/memory/CLK
    SLICE_X12Y18         FDCE                                         r  at/memory/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  at/memory/row_reg[1]/Q
                         net (fo=63, routed)          0.714     6.311    at/memory/row[1]
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.435 f  at/memory/col[31]_i_122/O
                         net (fo=69, routed)          1.738     8.173    at/memory/col[31]_i_122_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.297 f  at/memory/col[31]_i_459/O
                         net (fo=1, routed)           0.437     8.734    at/memory/col[31]_i_459_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.858 f  at/memory/col[31]_i_314/O
                         net (fo=1, routed)           1.271    10.130    at/memory/col[31]_i_314_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I0_O)        0.146    10.276 r  at/memory/col[31]_i_130/O
                         net (fo=1, routed)           0.718    10.994    at/memory/col[31]_i_130_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.328    11.322 r  at/memory/col[31]_i_41/O
                         net (fo=1, routed)           0.420    11.742    at/memory/col[31]_i_41_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.866 f  at/memory/col[31]_i_12/O
                         net (fo=3, routed)           0.908    12.774    at/memory/col[31]_i_12_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I1_O)        0.124    12.898 f  at/memory/col[1]_i_4/O
                         net (fo=1, routed)           0.445    13.343    at/memory/col[1]_i_4_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.467 r  at/memory/col[1]_i_1/O
                         net (fo=1, routed)           0.708    14.175    at/memory/p_1_in[1]
    SLICE_X11Y17         FDCE                                         r  at/memory/col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.443    14.784    at/memory/CLK
    SLICE_X11Y17         FDCE                                         r  at/memory/col_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X11Y17         FDCE (Setup_fdce_C_D)       -0.040    14.969    at/memory/col_reg[1]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 1.738ns (19.473%)  route 7.187ns (80.527%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.558     5.079    at/memory/CLK
    SLICE_X12Y18         FDCE                                         r  at/memory/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  at/memory/row_reg[1]/Q
                         net (fo=63, routed)          0.666     6.263    at/memory/row[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  at/memory/memory_array[0][28][6]_i_11/O
                         net (fo=144, routed)         1.476     7.863    at/memory/memory_array[0][28][6]_i_11_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  at/memory/col[31]_i_357/O
                         net (fo=1, routed)           0.555     8.542    at/memory/col[31]_i_357_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.666 f  at/memory/col[31]_i_172/O
                         net (fo=1, routed)           0.853     9.518    at/memory/col[31]_i_172_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.150     9.668 r  at/memory/col[31]_i_59/O
                         net (fo=2, routed)           0.788    10.457    at/memory/col[31]_i_59_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.783 r  at/memory/col[31]_i_20/O
                         net (fo=2, routed)           0.856    11.638    at/memory/col[31]_i_20_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.762 f  at/memory/col[31]_i_8/O
                         net (fo=1, routed)           0.999    12.761    at/memory/col[31]_i_8_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.885 f  at/memory/col[31]_i_3/O
                         net (fo=3, routed)           0.314    13.199    at/memory/col[31]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.323 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.681    14.005    at/memory/col[31]_i_1_n_0
    SLICE_X11Y19         FDCE                                         r  at/memory/col_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440    14.781    at/memory/CLK
    SLICE_X11Y19         FDCE                                         r  at/memory/col_reg[30]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.801    at/memory/col_reg[30]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[1][21][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[0][21][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.481%)  route 0.310ns (62.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.553     1.436    at/memory/CLK
    SLICE_X36Y21         FDCE                                         r  at/memory/memory_array_reg[1][21][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  at/memory/memory_array_reg[1][21][3]/Q
                         net (fo=3, routed)           0.310     1.887    at/memory/memory_array_reg[1][21][6]_0[3]
    SLICE_X34Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.932 r  at/memory/memory_array[0][21][3]_i_1/O
                         net (fo=1, routed)           0.000     1.932    at/memory/memory_array[0][21][3]_i_1_n_0
    SLICE_X34Y21         FDCE                                         r  at/memory/memory_array_reg[0][21][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.819     1.946    at/memory/CLK
    SLICE_X34Y21         FDCE                                         r  at/memory/memory_array_reg[0][21][3]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y21         FDCE (Hold_fdce_C_D)         0.120     1.817    at/memory/memory_array_reg[0][21][3]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][2][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][2][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.562     1.445    at/memory/CLK
    SLICE_X35Y5          FDCE                                         r  at/memory/memory_array_reg[2][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  at/memory/memory_array_reg[2][2][5]/Q
                         net (fo=3, routed)           0.064     1.650    at/memory/memory_array_reg[2][2][6]_0[5]
    SLICE_X34Y5          LUT5 (Prop_lut5_I3_O)        0.045     1.695 r  at/memory/memory_array[1][2][5]_i_1/O
                         net (fo=1, routed)           0.000     1.695    at/memory/memory_array[1][2][5]_i_1_n_0
    SLICE_X34Y5          FDCE                                         r  at/memory/memory_array_reg[1][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.831     1.958    at/memory/CLK
    SLICE_X34Y5          FDCE                                         r  at/memory/memory_array_reg[1][2][5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y5          FDCE (Hold_fdce_C_D)         0.121     1.579    at/memory/memory_array_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[1][4][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[0][4][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.592     1.475    at/memory/CLK
    SLICE_X7Y8           FDCE                                         r  at/memory/memory_array_reg[1][4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  at/memory/memory_array_reg[1][4][0]/Q
                         net (fo=3, routed)           0.068     1.684    at/memory/memory_array_reg[1][4][6]_0[0]
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.045     1.729 r  at/memory/memory_array[0][4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.729    at/memory/memory_array[0][4][0]_i_1_n_0
    SLICE_X6Y8           FDCE                                         r  at/memory/memory_array_reg[0][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.863     1.990    at/memory/CLK
    SLICE_X6Y8           FDCE                                         r  at/memory/memory_array_reg[0][4][0]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y8           FDCE (Hold_fdce_C_D)         0.120     1.608    at/memory/memory_array_reg[0][4][0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[3][12][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[2][12][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.592     1.475    at/memory/CLK
    SLICE_X3Y12          FDCE                                         r  at/memory/memory_array_reg[3][12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  at/memory/memory_array_reg[3][12][3]/Q
                         net (fo=3, routed)           0.079     1.695    at/memory/memory_array_reg[3][12][6]_0[3]
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.045     1.740 r  at/memory/memory_array[2][12][3]_i_1/O
                         net (fo=1, routed)           0.000     1.740    at/memory/memory_array[2][12][3]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  at/memory/memory_array_reg[2][12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.862     1.989    at/memory/CLK
    SLICE_X2Y12          FDCE                                         r  at/memory/memory_array_reg[2][12][3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120     1.608    at/memory/memory_array_reg[2][12][3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[1][25][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[0][25][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.590     1.473    at/memory/CLK
    SLICE_X3Y33          FDCE                                         r  at/memory/memory_array_reg[1][25][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  at/memory/memory_array_reg[1][25][6]/Q
                         net (fo=3, routed)           0.099     1.713    at/memory/memory_array_reg[1][25][6]_0[6]
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     1.758 r  at/memory/memory_array[0][25][6]_i_2/O
                         net (fo=1, routed)           0.000     1.758    at/memory/memory_array[0][25][6]_i_2_n_0
    SLICE_X2Y33          FDCE                                         r  at/memory/memory_array_reg[0][25][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.859     1.986    at/memory/CLK
    SLICE_X2Y33          FDCE                                         r  at/memory/memory_array_reg[0][25][6]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.120     1.606    at/memory/memory_array_reg[0][25][6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][27][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][27][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.583     1.466    at/memory/CLK
    SLICE_X7Y28          FDCE                                         r  at/memory/memory_array_reg[2][27][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  at/memory/memory_array_reg[2][27][1]/Q
                         net (fo=3, routed)           0.099     1.706    at/memory/memory_array_reg[2][27][6]_0[1]
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.045     1.751 r  at/memory/memory_array[1][27][1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    at/memory/memory_array[1][27][1]_i_1_n_0
    SLICE_X6Y28          FDCE                                         r  at/memory/memory_array_reg[1][27][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.852     1.979    at/memory/CLK
    SLICE_X6Y28          FDCE                                         r  at/memory/memory_array_reg[1][27][1]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y28          FDCE (Hold_fdce_C_D)         0.120     1.599    at/memory/memory_array_reg[1][27][1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][27][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][27][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.580     1.463    at/memory/CLK
    SLICE_X7Y25          FDCE                                         r  at/memory/memory_array_reg[2][27][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  at/memory/memory_array_reg[2][27][0]/Q
                         net (fo=3, routed)           0.099     1.703    at/memory/memory_array_reg[2][27][6]_0[0]
    SLICE_X6Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.748 r  at/memory/memory_array[1][27][0]_i_1/O
                         net (fo=1, routed)           0.000     1.748    at/memory/memory_array[1][27][0]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  at/memory/memory_array_reg[1][27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.848     1.975    at/memory/CLK
    SLICE_X6Y25          FDCE                                         r  at/memory/memory_array_reg[1][27][0]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDCE (Hold_fdce_C_D)         0.120     1.596    at/memory/memory_array_reg[1][27][0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][24][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][24][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.589     1.472    at/memory/CLK
    SLICE_X3Y32          FDCE                                         r  at/memory/memory_array_reg[2][24][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  at/memory/memory_array_reg[2][24][2]/Q
                         net (fo=3, routed)           0.099     1.712    at/memory/memory_array_reg[2][24][6]_0[2]
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.045     1.757 r  at/memory/memory_array[1][24][2]_i_1/O
                         net (fo=1, routed)           0.000     1.757    at/memory/memory_array[1][24][2]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  at/memory/memory_array_reg[1][24][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.858     1.985    at/memory/CLK
    SLICE_X2Y32          FDCE                                         r  at/memory/memory_array_reg[1][24][2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.120     1.605    at/memory/memory_array_reg[1][24][2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][19][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][19][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.552     1.435    at/memory/CLK
    SLICE_X35Y28         FDCE                                         r  at/memory/memory_array_reg[2][19][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  at/memory/memory_array_reg[2][19][5]/Q
                         net (fo=3, routed)           0.103     1.679    at/memory/memory_array_reg[2][19][6]_0[5]
    SLICE_X34Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.724 r  at/memory/memory_array[1][19][5]_i_1/O
                         net (fo=1, routed)           0.000     1.724    at/memory/memory_array[1][19][5]_i_1_n_0
    SLICE_X34Y28         FDCE                                         r  at/memory/memory_array_reg[1][19][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.819     1.946    at/memory/CLK
    SLICE_X34Y28         FDCE                                         r  at/memory/memory_array_reg[1][19][5]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.121     1.569    at/memory/memory_array_reg[1][19][5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[3][29][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[2][29][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.556     1.439    at/memory/CLK
    SLICE_X15Y21         FDCE                                         r  at/memory/memory_array_reg[3][29][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  at/memory/memory_array_reg[3][29][0]/Q
                         net (fo=3, routed)           0.103     1.683    at/memory/memory_array_reg[3][29][6]_0[0]
    SLICE_X14Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.728 r  at/memory/memory_array[2][29][0]_i_1/O
                         net (fo=1, routed)           0.000     1.728    at/memory/memory_array[2][29][0]_i_1_n_0
    SLICE_X14Y21         FDCE                                         r  at/memory/memory_array_reg[2][29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.824     1.951    at/memory/CLK
    SLICE_X14Y21         FDCE                                         r  at/memory/memory_array_reg[2][29][0]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X14Y21         FDCE (Hold_fdce_C_D)         0.121     1.573    at/memory/memory_array_reg[2][29][0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y15    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y15    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y15    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y15    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y15    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           337 Endpoints
Min Delay           337 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.982ns  (logic 4.909ns (44.698%)  route 6.073ns (55.302%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[2]/C
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[2]/Q
                         net (fo=46, routed)          1.458     1.976    display/Q[2]
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.152     2.128 r  display/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.812     2.940    display/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.332     3.272 r  display/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.272    display/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X9Y3           MUXF7 (Prop_muxf7_I0_O)      0.212     3.484 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.803     7.287    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695    10.982 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.982    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.847ns  (logic 4.683ns (43.176%)  route 6.164ns (56.824%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[2]/C
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[2]/Q
                         net (fo=46, routed)          1.458     1.976    display/Q[2]
    SLICE_X9Y4           LUT4 (Prop_lut4_I2_O)        0.124     2.100 r  display/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.892     2.993    display/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.124     3.117 r  display/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.117    display/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X8Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     3.326 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.813     7.139    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.708    10.847 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.847    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.653ns  (logic 4.808ns (45.131%)  route 5.845ns (54.869%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE                         0.000     0.000 r  tx_utf8_data_reg[11]/C
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[11]/Q
                         net (fo=9, routed)           1.281     1.799    display/sel0__0[3]
    SLICE_X8Y1           LUT5 (Prop_lut5_I4_O)        0.124     1.923 r  display/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.923    display/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y1           MUXF7 (Prop_muxf7_I0_O)      0.209     2.132 r  display/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.613     2.745    display/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.297     3.042 r  display/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.303     3.345    display/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.469 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.648     7.117    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.653 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.653    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.097ns  (logic 4.465ns (44.226%)  route 5.631ns (55.774%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[12]/C
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[12]/Q
                         net (fo=9, routed)           1.398     1.854    display/seg_OBUF[2]_inst_i_1_1
    SLICE_X10Y2          LUT4 (Prop_lut4_I1_O)        0.150     2.004 f  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.803     2.807    display/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.328     3.135 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.430     6.565    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.097 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.097    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.096ns  (logic 4.295ns (42.543%)  route 5.801ns (57.457%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[6]/C
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[6]/Q
                         net (fo=12, routed)          1.196     1.714    display/Q[6]
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.124     1.838 r  display/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.935     2.774    display/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     2.898 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.669     6.567    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.096 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.096    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.044ns  (logic 4.270ns (42.519%)  route 5.773ns (57.481%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[10]/Q
                         net (fo=9, routed)           1.375     1.893    display/sel0__0[2]
    SLICE_X9Y2           LUT6 (Prop_lut6_I0_O)        0.124     2.017 r  display/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.961     2.978    display/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X11Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.102 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.437     6.539    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.044 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.044    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.913ns  (logic 4.277ns (43.143%)  route 5.636ns (56.857%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[10]/Q
                         net (fo=9, routed)           1.233     1.751    display/sel0__0[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I2_O)        0.124     1.875 r  display/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.839     2.714    display/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I2_O)        0.124     2.838 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.564     6.402    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.913 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.913    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 4.385ns (46.287%)  route 5.089ns (53.713%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display/ps_reg[0]/Q
                         net (fo=23, routed)          1.192     1.710    display/ps[0]
    SLICE_X11Y3          LUT2 (Prop_lut2_I0_O)        0.154     1.864 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.897     5.761    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     9.474 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.474    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.347ns  (logic 4.377ns (46.830%)  route 4.970ns (53.170%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/ps_reg[1]/Q
                         net (fo=26, routed)          0.930     1.448    display/ps[1]
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.153     1.601 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.040     5.641    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.706     9.347 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.347    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.229ns  (logic 4.165ns (45.129%)  route 5.064ns (54.871%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/ps_reg[0]/Q
                         net (fo=23, routed)          1.192     1.710    display/ps[0]
    SLICE_X11Y3          LUT2 (Prop_lut2_I0_O)        0.124     1.834 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.872     5.706    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.229 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.229    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[5]/C
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.058     0.199    genblk1[5].dFF/Q[0]
    SLICE_X4Y3           LUT3 (Prop_lut3_I2_O)        0.045     0.244 r  genblk1[5].dFF/tx_utf8_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.244    genblk1[5].dFF_n_0
    SLICE_X4Y3           FDRE                                         r  tx_utf8_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[13]/C
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[13]/Q
                         net (fo=1, routed)           0.106     0.247    rx_data[13]
    SLICE_X7Y2           FDRE                                         r  tx_utf8_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.385%)  route 0.109ns (43.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[13]/C
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[13]/Q
                         net (fo=2, routed)           0.109     0.250    rx_inst/utf8_buffer[13]
    SLICE_X4Y2           FDRE                                         r  rx_inst/rx_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.353%)  route 0.109ns (43.647%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[11]/C
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[11]/Q
                         net (fo=2, routed)           0.109     0.250    rx_inst/utf8_buffer[11]
    SLICE_X6Y1           FDRE                                         r  rx_inst/rx_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[14]/C
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[14]/Q
                         net (fo=1, routed)           0.112     0.253    rx_data[14]
    SLICE_X7Y2           FDRE                                         r  tx_utf8_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[8]/C
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[8]/Q
                         net (fo=2, routed)           0.114     0.255    rx_inst/utf8_buffer[8]
    SLICE_X6Y1           FDRE                                         r  rx_inst/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[18]/C
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[18]/Q
                         net (fo=1, routed)           0.116     0.257    rx_data[18]
    SLICE_X8Y0           FDRE                                         r  tx_utf8_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[17]/C
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[17]/Q
                         net (fo=1, routed)           0.117     0.258    rx_inst/utf8_buffer[17]
    SLICE_X4Y2           FDRE                                         r  rx_inst/rx_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[9]/C
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[9]/Q
                         net (fo=2, routed)           0.124     0.265    rx_inst/utf8_buffer[9]
    SLICE_X4Y2           FDRE                                         r  rx_inst/rx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.164ns (60.478%)  route 0.107ns (39.522%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[12]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/rx_data_reg[12]/Q
                         net (fo=1, routed)           0.107     0.271    rx_data[12]
    SLICE_X7Y2           FDRE                                         r  tx_utf8_data_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 3.981ns (63.136%)  route 2.324ns (36.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.324     7.933    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.457 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.457    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 3.959ns (63.397%)  route 2.286ns (36.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.633     5.154    vga/h_sync_reg_reg_0
    SLICE_X0Y13          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.286     7.896    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.400 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.400    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 3.986ns (63.832%)  route 2.259ns (36.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.259     7.865    rgb_reg_reg[11]_lopt_replica_3_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.396 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.396    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 3.953ns (63.584%)  route 2.264ns (36.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.631     5.152    vga/h_sync_reg_reg_0
    SLICE_X3Y15          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.264     7.872    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.369 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.369    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.117ns  (logic 4.096ns (66.972%)  route 2.020ns (33.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.569 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           2.020     7.590    rgb_reg_reg[11]_lopt_replica_5_1
    H17                  OBUF (Prop_obuf_I_O)         3.677    11.267 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.267    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.037ns  (logic 3.975ns (65.854%)  route 2.061ns (34.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.061     7.668    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.187 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.187    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 4.123ns (68.443%)  route 1.901ns (31.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.569 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           1.901     7.470    rgb_reg_reg[11]_lopt_replica_4_1
    G17                  OBUF (Prop_obuf_I_O)         3.704    11.174 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.174    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.973ns  (logic 4.113ns (68.859%)  route 1.860ns (31.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.569 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.860     7.429    rgb_reg_reg[11]_lopt_replica_6_1
    J17                  OBUF (Prop_obuf_I_O)         3.694    11.123 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.123    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 3.980ns (67.395%)  route 1.925ns (32.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.925     7.532    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.055 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.055    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 3.980ns (68.033%)  route 1.870ns (31.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.870     7.476    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.000 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.000    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.591     1.474    vga/h_sync_reg_reg_0
    SLICE_X3Y15          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  vga/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.098     1.713    vga/w_x[8]
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.758 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.758    vga/h_count_next_0[5]
    SLICE_X2Y15          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.591     1.474    vga/h_sync_reg_reg_0
    SLICE_X3Y15          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.100     1.715    vga/w_x[8]
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.760 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.760    vga/h_count_next_0[9]
    SLICE_X2Y15          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.591     1.474    vga/h_sync_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.131     1.746    vga/w_y[6]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga/v_count_next[6]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.591     1.474    vga/h_sync_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.131     1.746    vga/w_y[6]
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.048     1.794 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.794    vga/v_count_next[7]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.372%)  route 0.144ns (43.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.591     1.474    vga/h_sync_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[9]/Q
                         net (fo=8, routed)           0.144     1.759    vga/w_y[9]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.804    vga/v_count_next[9]_i_2_n_0
    SLICE_X0Y14          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.557%)  route 0.168ns (47.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.591     1.474    vga/h_sync_reg_reg_0
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.168     1.783    vga/ADDRARDADDR[0]
    SLICE_X1Y13          LUT5 (Prop_lut5_I3_O)        0.045     1.828 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga/v_count_next[0]_i_1_n_0
    SLICE_X1Y13          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.409%)  route 0.169ns (47.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.591     1.474    vga/h_sync_reg_reg_0
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.169     1.784    vga/ADDRARDADDR[0]
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga/v_count_next[1]_i_1_n_0
    SLICE_X1Y13          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.189ns (52.955%)  route 0.168ns (47.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.591     1.474    vga/h_sync_reg_reg_0
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.168     1.783    vga/ADDRARDADDR[0]
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.048     1.831 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    vga/v_count_next[2]_i_1_n_0
    SLICE_X1Y13          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.190ns (52.939%)  route 0.169ns (47.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.591     1.474    vga/h_sync_reg_reg_0
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.169     1.784    vga/ADDRARDADDR[0]
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.049     1.833 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    vga/v_count_next[3]_i_1_n_0
    SLICE_X1Y13          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.463%)  route 0.175ns (48.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.591     1.474    vga/h_sync_reg_reg_0
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.175     1.791    vga/ADDRARDADDR[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga/v_count_next[5]_i_1_n_0
    SLICE_X1Y13          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2959 Endpoints
Min Delay          2959 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[0][27][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.478ns  (logic 1.413ns (11.324%)  route 11.065ns (88.676%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=141, routed)         2.749     3.205    at/memory/Q[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.329 f  at/memory/memory_array[1][31][6]_i_7/O
                         net (fo=125, routed)         1.869     5.197    at/memory/memory_array[1][31][6]_i_7_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.150     5.347 f  at/memory/memory_array[0][31][6]_i_7/O
                         net (fo=497, routed)         3.349     8.696    at/memory/memory_array[0][31][6]_i_7_n_0
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.356     9.052 r  at/memory/memory_array[3][31][6]_i_2/O
                         net (fo=128, routed)         3.099    12.151    at/memory/memory_array[3][31][6]_i_2_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I1_O)        0.327    12.478 r  at/memory/memory_array[0][27][6]_i_2/O
                         net (fo=1, routed)           0.000    12.478    at/memory/memory_array[0][27][6]_i_2_n_0
    SLICE_X4Y32          FDCE                                         r  at/memory/memory_array_reg[0][27][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.509     4.850    at/memory/CLK
    SLICE_X4Y32          FDCE                                         r  at/memory/memory_array_reg[0][27][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[2][24][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.421ns  (logic 1.413ns (11.376%)  route 11.008ns (88.624%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=141, routed)         2.749     3.205    at/memory/Q[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.329 f  at/memory/memory_array[1][31][6]_i_7/O
                         net (fo=125, routed)         1.869     5.197    at/memory/memory_array[1][31][6]_i_7_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.150     5.347 f  at/memory/memory_array[0][31][6]_i_7/O
                         net (fo=497, routed)         3.349     8.696    at/memory/memory_array[0][31][6]_i_7_n_0
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.356     9.052 r  at/memory/memory_array[3][31][6]_i_2/O
                         net (fo=128, routed)         3.042    12.094    at/memory/memory_array[3][31][6]_i_2_n_0
    SLICE_X0Y31          LUT5 (Prop_lut5_I1_O)        0.327    12.421 r  at/memory/memory_array[2][24][6]_i_2/O
                         net (fo=1, routed)           0.000    12.421    at/memory/memory_array[2][24][6]_i_2_n_0
    SLICE_X0Y31          FDCE                                         r  at/memory/memory_array_reg[2][24][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.509     4.850    at/memory/CLK
    SLICE_X0Y31          FDCE                                         r  at/memory/memory_array_reg[2][24][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[2][25][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.383ns  (logic 1.413ns (11.411%)  route 10.970ns (88.589%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=141, routed)         2.749     3.205    at/memory/Q[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.329 f  at/memory/memory_array[1][31][6]_i_7/O
                         net (fo=125, routed)         1.869     5.197    at/memory/memory_array[1][31][6]_i_7_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.150     5.347 f  at/memory/memory_array[0][31][6]_i_7/O
                         net (fo=497, routed)         3.349     8.696    at/memory/memory_array[0][31][6]_i_7_n_0
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.356     9.052 r  at/memory/memory_array[3][31][6]_i_2/O
                         net (fo=128, routed)         3.004    12.056    at/memory/memory_array[3][31][6]_i_2_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.327    12.383 r  at/memory/memory_array[2][25][6]_i_2/O
                         net (fo=1, routed)           0.000    12.383    at/memory/memory_array[2][25][6]_i_2_n_0
    SLICE_X6Y32          FDCE                                         r  at/memory/memory_array_reg[2][25][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.509     4.850    at/memory/CLK
    SLICE_X6Y32          FDCE                                         r  at/memory/memory_array_reg[2][25][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[2][26][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.383ns  (logic 1.413ns (11.411%)  route 10.970ns (88.589%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=141, routed)         2.749     3.205    at/memory/Q[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.329 f  at/memory/memory_array[1][31][6]_i_7/O
                         net (fo=125, routed)         1.869     5.197    at/memory/memory_array[1][31][6]_i_7_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.150     5.347 f  at/memory/memory_array[0][31][6]_i_7/O
                         net (fo=497, routed)         3.349     8.696    at/memory/memory_array[0][31][6]_i_7_n_0
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.356     9.052 r  at/memory/memory_array[3][31][6]_i_2/O
                         net (fo=128, routed)         3.004    12.056    at/memory/memory_array[3][31][6]_i_2_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.327    12.383 r  at/memory/memory_array[2][26][6]_i_2/O
                         net (fo=1, routed)           0.000    12.383    at/memory/memory_array[2][26][6]_i_2_n_0
    SLICE_X6Y31          FDCE                                         r  at/memory/memory_array_reg[2][26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.507     4.848    at/memory/CLK
    SLICE_X6Y31          FDCE                                         r  at/memory/memory_array_reg[2][26][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[2][27][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.361ns  (logic 1.413ns (11.431%)  route 10.948ns (88.569%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=141, routed)         2.749     3.205    at/memory/Q[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.329 f  at/memory/memory_array[1][31][6]_i_7/O
                         net (fo=125, routed)         1.869     5.197    at/memory/memory_array[1][31][6]_i_7_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.150     5.347 f  at/memory/memory_array[0][31][6]_i_7/O
                         net (fo=497, routed)         3.349     8.696    at/memory/memory_array[0][31][6]_i_7_n_0
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.356     9.052 r  at/memory/memory_array[3][31][6]_i_2/O
                         net (fo=128, routed)         2.982    12.034    at/memory/memory_array[3][31][6]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.327    12.361 r  at/memory/memory_array[2][27][6]_i_2/O
                         net (fo=1, routed)           0.000    12.361    at/memory/memory_array[2][27][6]_i_2_n_0
    SLICE_X4Y33          FDCE                                         r  at/memory/memory_array_reg[2][27][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.510     4.851    at/memory/CLK
    SLICE_X4Y33          FDCE                                         r  at/memory/memory_array_reg[2][27][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[0][16][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.290ns  (logic 1.413ns (11.497%)  route 10.877ns (88.503%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=141, routed)         2.749     3.205    at/memory/Q[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.329 f  at/memory/memory_array[1][31][6]_i_7/O
                         net (fo=125, routed)         1.869     5.197    at/memory/memory_array[1][31][6]_i_7_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.150     5.347 f  at/memory/memory_array[0][31][6]_i_7/O
                         net (fo=497, routed)         3.349     8.696    at/memory/memory_array[0][31][6]_i_7_n_0
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.356     9.052 r  at/memory/memory_array[3][31][6]_i_2/O
                         net (fo=128, routed)         2.911    11.963    at/memory/memory_array[3][31][6]_i_2_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.327    12.290 r  at/memory/memory_array[0][16][6]_i_2/O
                         net (fo=1, routed)           0.000    12.290    at/memory/memory_array[0][16][6]_i_2_n_0
    SLICE_X12Y30         FDCE                                         r  at/memory/memory_array_reg[0][16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.439     4.780    at/memory/CLK
    SLICE_X12Y30         FDCE                                         r  at/memory/memory_array_reg[0][16][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[1][24][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.287ns  (logic 1.413ns (11.500%)  route 10.874ns (88.500%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=141, routed)         2.749     3.205    at/memory/Q[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.329 f  at/memory/memory_array[1][31][6]_i_7/O
                         net (fo=125, routed)         1.869     5.197    at/memory/memory_array[1][31][6]_i_7_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.150     5.347 f  at/memory/memory_array[0][31][6]_i_7/O
                         net (fo=497, routed)         3.349     8.696    at/memory/memory_array[0][31][6]_i_7_n_0
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.356     9.052 r  at/memory/memory_array[3][31][6]_i_2/O
                         net (fo=128, routed)         2.908    11.960    at/memory/memory_array[3][31][6]_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.327    12.287 r  at/memory/memory_array[1][24][6]_i_2/O
                         net (fo=1, routed)           0.000    12.287    at/memory/memory_array[1][24][6]_i_2_n_0
    SLICE_X2Y30          FDCE                                         r  at/memory/memory_array_reg[1][24][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.508     4.849    at/memory/CLK
    SLICE_X2Y30          FDCE                                         r  at/memory/memory_array_reg[1][24][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[0][17][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.173ns  (logic 1.413ns (11.608%)  route 10.760ns (88.392%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=141, routed)         2.749     3.205    at/memory/Q[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.329 f  at/memory/memory_array[1][31][6]_i_7/O
                         net (fo=125, routed)         1.869     5.197    at/memory/memory_array[1][31][6]_i_7_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.150     5.347 f  at/memory/memory_array[0][31][6]_i_7/O
                         net (fo=497, routed)         3.349     8.696    at/memory/memory_array[0][31][6]_i_7_n_0
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.356     9.052 r  at/memory/memory_array[3][31][6]_i_2/O
                         net (fo=128, routed)         2.794    11.846    at/memory/memory_array[3][31][6]_i_2_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.327    12.173 r  at/memory/memory_array[0][17][6]_i_2/O
                         net (fo=1, routed)           0.000    12.173    at/memory/memory_array[0][17][6]_i_2_n_0
    SLICE_X14Y31         FDCE                                         r  at/memory/memory_array_reg[0][17][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440     4.781    at/memory/CLK
    SLICE_X14Y31         FDCE                                         r  at/memory/memory_array_reg[0][17][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[1][26][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.134ns  (logic 1.413ns (11.645%)  route 10.721ns (88.355%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=141, routed)         2.749     3.205    at/memory/Q[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.329 f  at/memory/memory_array[1][31][6]_i_7/O
                         net (fo=125, routed)         1.869     5.197    at/memory/memory_array[1][31][6]_i_7_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.150     5.347 f  at/memory/memory_array[0][31][6]_i_7/O
                         net (fo=497, routed)         3.349     8.696    at/memory/memory_array[0][31][6]_i_7_n_0
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.356     9.052 r  at/memory/memory_array[3][31][6]_i_2/O
                         net (fo=128, routed)         2.755    11.807    at/memory/memory_array[3][31][6]_i_2_n_0
    SLICE_X8Y31          LUT5 (Prop_lut5_I1_O)        0.327    12.134 r  at/memory/memory_array[1][26][6]_i_2/O
                         net (fo=1, routed)           0.000    12.134    at/memory/memory_array[1][26][6]_i_2_n_0
    SLICE_X8Y31          FDCE                                         r  at/memory/memory_array_reg[1][26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.440     4.781    at/memory/CLK
    SLICE_X8Y31          FDCE                                         r  at/memory/memory_array_reg[1][26][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[0][26][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.130ns  (logic 1.413ns (11.648%)  route 10.717ns (88.352%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=141, routed)         2.749     3.205    at/memory/Q[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.329 f  at/memory/memory_array[1][31][6]_i_7/O
                         net (fo=125, routed)         1.869     5.197    at/memory/memory_array[1][31][6]_i_7_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.150     5.347 f  at/memory/memory_array[0][31][6]_i_7/O
                         net (fo=497, routed)         3.349     8.696    at/memory/memory_array[0][31][6]_i_7_n_0
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.356     9.052 r  at/memory/memory_array[3][31][6]_i_2/O
                         net (fo=128, routed)         2.751    11.803    at/memory/memory_array[3][31][6]_i_2_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.327    12.130 r  at/memory/memory_array[0][26][6]_i_2/O
                         net (fo=1, routed)           0.000    12.130    at/memory/memory_array[0][26][6]_i_2_n_0
    SLICE_X4Y31          FDCE                                         r  at/memory/memory_array_reg[0][26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        1.507     4.848    at/memory/CLK
    SLICE_X4Y31          FDCE                                         r  at/memory/memory_array_reg[0][26][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.059     0.187    vga/v_count_next[2]
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.861     1.988    vga/h_sync_reg_reg_0
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.062     0.190    vga/v_count_next[3]
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.861     1.988    vga/h_sync_reg_reg_0
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.122     0.263    vga/v_count_next[0]
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.861     1.988    vga/h_sync_reg_reg_0
    SLICE_X0Y13          FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.110     0.274    vga/h_count_next[6]
    SLICE_X2Y14          FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.861     1.988    vga/h_sync_reg_reg_0
    SLICE_X2Y14          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.158     0.299    vga/v_count_next[5]
    SLICE_X2Y14          FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.861     1.988    vga/h_sync_reg_reg_0
    SLICE_X2Y14          FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.174     0.302    vga/h_count_next[3]
    SLICE_X5Y13          FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.859     1.986    vga/h_sync_reg_reg_0
    SLICE_X5Y13          FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.145     0.309    vga/h_count_next[5]
    SLICE_X3Y15          FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.860     1.987    vga/h_sync_reg_reg_0
    SLICE_X3Y15          FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.601%)  route 0.175ns (55.399%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.175     0.316    vga/h_count_next[0]
    SLICE_X1Y12          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.862     1.989    vga/h_sync_reg_reg_0
    SLICE_X1Y12          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.191     0.332    vga/v_count_next[6]
    SLICE_X1Y14          FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.861     1.988    vga/h_sync_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.318%)  route 0.206ns (61.682%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.206     0.334    vga/h_count_next[4]
    SLICE_X5Y13          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1032, routed)        0.859     1.986    vga/h_sync_reg_reg_0
    SLICE_X5Y13          FDCE                                         r  vga/h_count_reg_reg[4]/C





