// Seed: 1630772119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  supply1 id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input uwire id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri0 id_8,
    output wor id_9,
    output tri0 id_10,
    output uwire id_11,
    output tri0 id_12,
    output wand id_13,
    output tri id_14,
    output tri0 id_15,
    input wire id_16
);
  xnor (id_13, id_4, id_18, id_0, id_7, id_16, id_6, id_5);
  supply0 id_18 = 1'h0;
  generate
    assign id_8 = id_14++;
  endgenerate
  module_0(
      id_18, id_18, id_18, id_18, id_18
  );
endmodule
