include "llvm/Target/Target.td"

include "DCPU16RegisterInfo.td"


def DCPU16 : Target {
}

