// Seed: 3555546944
module module_0 (
    output wire id_0,
    output wor id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4
);
  id_6(
      .id_0(-1 | id_1),
      .id_1(id_2 ? -1 : id_4),
      .id_2(-1),
      .id_3(1'b0),
      .id_4(1),
      .id_5(id_0),
      .id_6(id_1),
      .id_7(id_0),
      .id_8(id_1),
      .id_9(1),
      .id_10(),
      .id_11(1),
      .product(id_0),
      .id_12(1),
      .id_13((1'h0 <= -1'b0)),
      .id_14(1'h0),
      .id_15(id_2.id_2),
      .id_16(id_0),
      .id_17(1'b0),
      .id_18(id_1),
      .id_19(-1),
      .id_20(-1)
  );
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input wand id_2,
    input wire id_3,
    inout uwire id_4,
    output wor id_5,
    input wand id_6,
    output logic id_7,
    input tri1 id_8,
    output wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input tri1 id_13,
    input wor id_14,
    input tri id_15,
    output uwire id_16,
    output tri0 id_17,
    input tri id_18,
    output wor id_19,
    input supply1 id_20
);
  id_22(
      1
  );
  module_0 modCall_1 (
      id_9,
      id_16,
      id_2,
      id_4,
      id_9
  );
  assign id_4 = 1;
  always #(id_10) id_7 <= -1;
endmodule
