module extend (
    input logic [31:7] instr,
    input logic [1:0] immSrc,
    output logic [31:0] immExt
);

always_comb begin
    case(immSrc)
        2'b00: immExt = {{20{instr[31]}}, instr[31:20]}; //i type
        2'b01: immExt = {{20{instr[31]}}, instr[31:25], instr[11:7]}; //s type
        2'b10: immExt = {{20{instr[31]}}, instr[7], instr[30:25], instr[11:8], 1'b0};//b type
        2'b11: immExt = {{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0}; //j type
        default: immExt = 32'bx;
    endcase
end

endmodule 