# Day 2: Introduction to Verilog RTL Design and Synthesis

## Overview
On Day 2, we focused on Verilog RTL design and synthesis using various tools, including Iverilog and Yosys, within the SKY130 process design kit (PDK).

## Tasks Completed

### 1. SKY130RTL D1SK1: Introduction to Open-Source Simulator Iverilog
- **Objective**: Understand the basics of Iverilog as an open-source simulator for Verilog.
- **Key Concepts**:
  - Overview of Iverilog.
  - Installation and setup instructions.
  
### 2. SKY130RTL D1SK2: Labs Using Iverilog and GTKWave
- **Objective**: Perform hands-on labs to simulate Verilog designs.
- **Key Concepts**:
  - Simulating designs using Iverilog.
  - Analyzing simulation results with GTKWave.
- **Lab Details**:
  - [Link to lab files or scripts]

### 3. SKY130RTL D1SK3: Introduction to Yosys and Logic Synthesis
- **Objective**: Learn about Yosys and its application in logic synthesis.
- **Key Concepts**:
  - Overview of Yosys and its features.
  - Basic commands for logic synthesis.
  
### 4. SKY130RTL D1SK4: Labs Using Yosys and Sky130 PDKs
- **Objective**: Synthesize Verilog designs using Yosys.
- **Key Concepts**:
  - Practical labs using Yosys and SKY130 PDKs.
- **Lab Details**:
  - [Link to lab files or scripts]

## Challenges Faced
- Document any challenges encountered during the tasks and how you overcame them.

## Next Steps
- Outline what you plan to focus on for the next day or any follow-up tasks.

## Resources
- Include links to documentation or resources used during the tasks.
