
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1243.160 ; gain = 23.867
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1243.160 ; gain = 0.000
Command: link_design -top top_level -part xczu29dr-ffvf1760-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.dcp' for cell 'gtwizard_ultrascale_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axi_gpio_0_0/top_level_block_axi_gpio_0_0.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axi_gpio_1_0/top_level_block_axi_gpio_1_0.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axis_data_fifo_0_0/top_level_block_axis_data_fifo_0_0.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axis_data_fifo_0_1/top_level_block_axis_data_fifo_0_1.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_gpio_buffer_0_0/top_level_block_gpio_buffer_0_0.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/gpio_buffer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_gpio_buffer_o_0_0/top_level_block_gpio_buffer_o_0_0.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/gpio_buffer_o_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_gty_debug_0_1/top_level_block_gty_debug_0_1.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/gty_debug_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_proc_sys_reset_0_0/top_level_block_proc_sys_reset_0_0.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_proc_sys_reset_0_1/top_level_block_proc_sys_reset_0_1.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_zynq_ultra_ps_e_0_0/top_level_block_zynq_ultra_ps_e_0_0.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_xbar_0/top_level_block_xbar_0.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_auto_ds_0/top_level_block_auto_ds_0.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_auto_pc_0/top_level_block_auto_pc_0.dcp' for cell 'top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.520 . Memory (MB): peak = 1500.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_zynq_ultra_ps_e_0_0/top_level_block_zynq_ultra_ps_e_0_0.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1667.219 ; gain = 32.555
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_zynq_ultra_ps_e_0_0/top_level_block_zynq_ultra_ps_e_0_0.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axi_gpio_0_0/top_level_block_axi_gpio_0_0_board.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axi_gpio_0_0/top_level_block_axi_gpio_0_0_board.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0'
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axi_gpio_0_0/top_level_block_axi_gpio_0_0.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axi_gpio_0_0/top_level_block_axi_gpio_0_0.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0'
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axi_gpio_1_0/top_level_block_axi_gpio_1_0_board.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axi_gpio_1_0/top_level_block_axi_gpio_1_0_board.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0'
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axi_gpio_1_0/top_level_block_axi_gpio_1_0.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_axi_gpio_1_0/top_level_block_axi_gpio_1_0.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0'
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_proc_sys_reset_0_0/top_level_block_proc_sys_reset_0_0_board.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_proc_sys_reset_0_0/top_level_block_proc_sys_reset_0_0_board.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_proc_sys_reset_0_0/top_level_block_proc_sys_reset_0_0.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_proc_sys_reset_0_0/top_level_block_proc_sys_reset_0_0.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_proc_sys_reset_0_1/top_level_block_proc_sys_reset_0_1_board.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_proc_sys_reset_0_1/top_level_block_proc_sys_reset_0_1_board.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_1/U0'
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_proc_sys_reset_0_1/top_level_block_proc_sys_reset_0_1.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_proc_sys_reset_0_1/top_level_block_proc_sys_reset_0_1.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_1/U0'
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'gtwizard_ultrascale_inst/inst'
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'gtwizard_ultrascale_inst/inst'
Parsing XDC File [D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.srcs/constrs_1/new/des_const.xdc]
Finished Parsing XDC File [D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.srcs/constrs_1/new/des_const.xdc]
Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_auto_ds_0/top_level_block_auto_ds_0_clocks.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_auto_ds_0/top_level_block_auto_ds_0_clocks.xdc] for cell 'top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT BUFG_GT_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2032.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 11 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 2032.250 ; gain = 789.090
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.250 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cf51508c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.250 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 13 inverter(s) to 557 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: eed602df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.963 . Memory (MB): peak = 2315.801 ; gain = 0.387
INFO: [Opt 31-389] Phase Retarget created 21 cells and removed 319 cells
INFO: [Opt 31-1021] In phase Retarget, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1506ae9ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2315.801 ; gain = 0.387
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 314 cells
INFO: [Opt 31-1021] In phase Constant propagation, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 132dad97f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2315.801 ; gain = 0.387
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 840 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 132dad97f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2315.801 ; gain = 0.387
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 132dad97f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2315.801 ; gain = 0.387
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1872a5adf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2315.801 ; gain = 0.387
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              21  |             319  |                                             55  |
|  Constant propagation         |               2  |             314  |                                             36  |
|  Sweep                        |               8  |             840  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2315.801 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19b5f9dbe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2315.801 ; gain = 0.387

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19b5f9dbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2315.801 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19b5f9dbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.801 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2315.801 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19b5f9dbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2315.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2315.801 ; gain = 283.551
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.197 . Memory (MB): peak = 2347.117 ; gain = 8.941
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.runs/impl_1/top_level_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
Command: report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 3825.906 ; gain = 1478.789
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ab601ab8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3825.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 185543d65

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26fc24821

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26fc24821

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 26fc24821

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b974639a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1b974639a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1b974639a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1e197a7e5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1e197a7e5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1e197a7e5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 2284e46fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2284e46fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2284e46fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 96 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 36 nets or LUTs. Breaked 0 LUT, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3825.906 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             36  |                    36  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             36  |                    37  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 23425988d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 238975136

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 2 Global Placement | Checksum: 238975136

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ddb8de59

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17b64e777

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1f1372169

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 17ee3476c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 14e62cddc

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 20876d1a5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1fb864b7e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 20b9f948e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20b9f948e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2212d7e5a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.618 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 23d13c68a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e22b17f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2212d7e5a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.618. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22f6beb67

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3825.906 ; gain = 0.000

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22f6beb67

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3825.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24d723745

Time (s): cpu = 00:01:24 ; elapsed = 00:01:13 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24d723745

Time (s): cpu = 00:01:24 ; elapsed = 00:01:13 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 24d723745

Time (s): cpu = 00:01:24 ; elapsed = 00:01:13 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3825.906 ; gain = 0.000

Time (s): cpu = 00:01:24 ; elapsed = 00:01:13 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fe372806

Time (s): cpu = 00:01:25 ; elapsed = 00:01:13 . Memory (MB): peak = 3825.906 ; gain = 0.000
Ending Placer Task | Checksum: 11934d2d4

Time (s): cpu = 00:01:25 ; elapsed = 00:01:13 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.845 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.runs/impl_1/top_level_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3825.906 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.838 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.runs/impl_1/top_level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7bdb3993 ConstDB: 0 ShapeSum: 7f534d63 RouteDB: 1e064bde
Nodegraph reading from file.  Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3825.906 ; gain = 0.000
Post Restoration Checksum: NetGraph: 587f4d1b NumContArr: 6a54b246 Constraints: 80c03174 Timing: 0
Phase 1 Build RT Design | Checksum: 1439430d5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1439430d5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1439430d5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1439430d5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 19496ad57

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 27bfcccbf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.767  | TNS=0.000  | WHS=-0.060 | THS=-2.886 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 2e2c3024b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.767  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2e2c3024b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3825.906 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000843005 %
  Global Horizontal Routing Utilization  = 0.000462376 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3427
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2756
  Number of Partially Routed Nets     = 671
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2f8f64ed9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2f8f64ed9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 15fca12b7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 579
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.427  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 19b046d7d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 274c1b82f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 274c1b82f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f6d3c20e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f6d3c20e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1f6d3c20e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13437b396

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.427  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1907c7164

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 3825.906 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1907c7164

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.117287 %
  Global Horizontal Routing Utilization  = 0.0792248 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 127dd3e84

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 127dd3e84

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X0Y1/COM0_REFCLKOUT4
Phase 9 Depositing Routes | Checksum: 127dd3e84

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 127dd3e84

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 3825.906 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.427  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 127dd3e84

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 3825.906 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:48 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.runs/impl_1/top_level_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
Command: report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO0500 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO1501 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO2502 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO3503 for the family zynquplusrfsoc. Ignoring the voltage setting.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
INFO: [Common 17-14] Message 'Designutils 20-266' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
132 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_level_route_status.rpt -pb top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3825.906 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_bus_skew_routed.rpt -pb top_level_bus_skew_routed.pb -rpx top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force top_level.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 4088.895 ; gain = 262.988
INFO: [Common 17-206] Exiting Vivado at Wed Jan 26 22:15:10 2022...
