Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,23
design__inferred_latch__count,0
design__instance__count,3748
design__instance__area,19936.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,66
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00018815162184182554
power__switching__total,0.00008335619349963963
power__leakage__total,2.531995413335153E-8
power__total,0.00027153315022587776
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3436744597293787
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.340977006281309
timing__hold__ws__corner:nom_tt_025C_1v80,0.3136044845906036
timing__setup__ws__corner:nom_tt_025C_1v80,57.0051364469687
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313604
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,95.515076
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,66
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.4001783184761434
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.39336465753671035
timing__hold__ws__corner:nom_ss_100C_1v60,0.8894517596424816
timing__setup__ws__corner:nom_ss_100C_1v60,53.62127249547834
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.889452
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,91.141861
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,66
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3191056120776281
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3174620933766424
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11117163060347618
timing__setup__ws__corner:nom_ff_n40C_1v95,58.10894330190773
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111172
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,97.064934
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,66
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.31503492373156183
clock__skew__worst_setup,0.31322031965764274
timing__hold__ws,0.108161815898594
timing__setup__ws,53.56952721928315
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108162
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,90.986633
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 200.0
design__core__bbox,5.52 10.88 544.18 187.68
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,110000
design__core__area,95235.1
design__instance__count__stdcell,3748
design__instance__area__stdcell,19936.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.209341
design__instance__utilization__stdcell,0.209341
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,43066636
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,41001.7
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,90
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1903
route__net__special,2
route__drc_errors__iter:1,1154
route__wirelength__iter:1,48814
route__drc_errors__iter:2,182
route__wirelength__iter:2,48336
route__drc_errors__iter:3,185
route__wirelength__iter:3,48108
route__drc_errors__iter:4,32
route__wirelength__iter:4,48119
route__drc_errors__iter:5,1
route__wirelength__iter:5,48131
route__drc_errors__iter:6,0
route__wirelength__iter:6,48128
route__drc_errors,0
route__wirelength,48128
route__vias,12131
route__vias__singlecut,12131
route__vias__multicut,0
design__disconnected_pin__count,166
design__critical_disconnected_pin__count,0
route__wirelength__max,536.22
timing__unannotated_net__count__corner:nom_tt_025C_1v80,367
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,367
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,367
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,66
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3378633857206885
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.33514428292302634
timing__hold__ws__corner:min_tt_025C_1v80,0.30945924476632525
timing__setup__ws__corner:min_tt_025C_1v80,57.036048609562194
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309459
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,95.617554
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,367
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,66
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.39094370514074356
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.38464918450230756
timing__hold__ws__corner:min_ss_100C_1v60,0.8808243272964215
timing__setup__ws__corner:min_ss_100C_1v60,53.67282947784322
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.880824
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,91.329102
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,367
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,66
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.31503492373156183
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.31322031965764274
timing__hold__ws__corner:min_ff_n40C_1v95,0.108161815898594
timing__setup__ws__corner:min_ff_n40C_1v95,58.128049796612686
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108162
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,97.131340
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,367
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,66
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.34956769024421463
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.34810597056865294
timing__hold__ws__corner:max_tt_025C_1v80,0.3160479745146077
timing__setup__ws__corner:max_tt_025C_1v80,56.9753895744948
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316048
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,95.430656
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,367
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,66
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.4089599608046852
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.40279344888460883
timing__hold__ws__corner:max_ss_100C_1v60,0.9003502642719451
timing__setup__ws__corner:max_ss_100C_1v60,53.56952721928315
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.900350
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,90.986633
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,367
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,66
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3226855263217788
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3226516090074173
timing__hold__ws__corner:max_ff_n40C_1v95,0.11488593734855863
timing__setup__ws__corner:max_ff_n40C_1v95,58.09005707545709
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114886
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,97.012367
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,367
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,367
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000520299
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000492517
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000569561
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000492517
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000057500000000000000044994390158148434011309291236102581024169921875
ir__drop__worst,0.0000519999999999999967998688676917851125836023129522800445556640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
