(footprint "CAP-EIA-7343" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 58095944-50cd-4df0-9521-17a502aebac3)
  )
  (fp_text value "CAP-EIA-7343" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 261651dc-854e-4108-acb9-c303a5be0199)
  )
  (fp_poly (pts
      (xy -4.56 -2.55)
      (xy 4.56 -2.55)
      (xy 4.56 2.55)
      (xy -4.56 2.55)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 9badd461-489f-40a5-8425-b940bfbdd1e6))
  (fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 5881e05e-f6e9-4d51-adfd-ee72f952c95d)
  )
  (fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp a65daf16-1d0b-418e-bc19-53a279279044)
  )
  (fp_line (start 4.56 -1.215) (end 4.56 1.215) (layer "F.SilkS") (width 0.2) (tstamp 249272e0-9c73-4b9a-b1c9-b760810cc9cd))
  (fp_line (start -3.65 -2.15) (end 3.65 -2.15) (layer "F.SilkS") (width 0.127) (tstamp effec555-8bab-4850-ab07-2f8c68528eea))
  (fp_line (start -3.65 2.15) (end 3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp 6685f524-0208-4c96-b8ac-6d19498a2d26))
  (fp_line (start -3.65 -2.15) (end -3.65 -1.4015) (layer "F.SilkS") (width 0.127) (tstamp c1cf10a2-a1e8-44ea-aef5-ec6b91fea544))
  (fp_line (start 3.65 -2.15) (end 3.65 -1.4015) (layer "F.SilkS") (width 0.127) (tstamp c9995f6c-8325-49b0-a7e4-7bbcfd4b9823))
  (fp_line (start -3.65 1.4015) (end -3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp 7e594650-0055-4725-a7f9-09eaec63fa51))
  (fp_line (start 3.65 1.4015) (end 3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp d6137f3d-8437-44a9-b373-abe6881206ef))
  (pad "CATHODE_-" smd rect (at -3.12 0) (size 2.37 2.43) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 297c462c-3fe8-42f0-bb55-4dc619bb59aa))
  (pad "ANODE_+" smd rect (at 3.12 0) (size 2.37 2.43) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp ab997435-dbbb-4dd8-9cff-ea3fe1b93317))
)
