{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2630 -y 1220 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2630 -y 1240 -defaultsOSRD
preplace port cmos_rstn -pg 1 -lvl 7 -x 2630 -y 760 -defaultsOSRD
preplace port cmos1_i2c -pg 1 -lvl 7 -x 2630 -y 1260 -defaultsOSRD
preplace port cmos2_i2c -pg 1 -lvl 7 -x 2630 -y 1280 -defaultsOSRD
preplace port lcd_de -pg 1 -lvl 7 -x 2630 -y 1650 -defaultsOSRD
preplace port lcd_hsync -pg 1 -lvl 7 -x 2630 -y 1690 -defaultsOSRD
preplace port lcd_vsync -pg 1 -lvl 7 -x 2630 -y 1710 -defaultsOSRD
preplace port lcd_bl_pwm -pg 1 -lvl 7 -x 2630 -y 620 -defaultsOSRD
preplace port lcd_dclk -pg 1 -lvl 7 -x 2630 -y 1480 -defaultsOSRD
preplace port cmos2_vsync -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace port cmos2_pclk -pg 1 -lvl 0 -x 0 -y 1260 -defaultsOSRD
preplace port cmos2_href -pg 1 -lvl 0 -x 0 -y 1240 -defaultsOSRD
preplace port cmos1_pclk -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace port cmos1_href -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace port cmos1_vsync -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace portBus lcd_data -pg 1 -lvl 7 -x 2630 -y 1670 -defaultsOSRD
preplace portBus cmos2_d -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace portBus cmos1_d -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2360 -y 1300 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 4 -x 1390 -y 910 -defaultsOSRD
preplace inst ax_pwm_0 -pg 1 -lvl 6 -x 2360 -y 620 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -x 1870 -y 1480 -defaultsOSRD
preplace inst alinx_ov5640_0 -pg 1 -lvl 2 -x 570 -y 1270 -defaultsOSRD
preplace inst cmos_rstn -pg 1 -lvl 6 -x 2360 -y 760 -defaultsOSRD
preplace inst axi_interconnect_HP150M -pg 1 -lvl 5 -x 1870 -y 450 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -x 1390 -y 500 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 4 -x 1390 -y 110 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 3 -x 950 -y 1100 -defaultsOSRD
preplace inst proc_sys_reset_150M -pg 1 -lvl 1 -x 200 -y 1040 -defaultsOSRD
preplace inst ps7_0_axi_periph100GP -pg 1 -lvl 3 -x 950 -y 610 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 570 -y 440 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 6 -x 2360 -y 1480 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -x 2360 -y 1730 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -x 1870 -y 1300 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1870 -y 220 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 570 -y 1090 -defaultsOSRD
preplace inst alinx_ov5640_1 -pg 1 -lvl 2 -x 570 -y 910 -defaultsOSRD
preplace inst axis_subset_converter_1 -pg 1 -lvl 3 -x 950 -y 930 -defaultsOSRD
preplace inst axi_vdma_3 -pg 1 -lvl 4 -x 1390 -y 310 -defaultsOSRD
preplace inst axi_interconnect_HP150M1 -pg 1 -lvl 5 -x 1870 -y 760 -defaultsOSRD
preplace inst axi_vdma_2 -pg 1 -lvl 4 -x 1390 -y 710 -defaultsOSRD
preplace inst v_osd_0 -pg 1 -lvl 5 -x 1870 -y 1020 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2360 -y 1060 -defaultsOSRD
preplace netloc axi_dynclk_0_PXL_CLK_O 1 4 2 1590 1770 NJ
preplace netloc xlconcat_0_dout 1 5 1 2080 220n
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 30 940 370 1160 740J 1550 NJ 1550 NJ 1550 NJ 1550 2590
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 1 NJ 1670
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 6 1 NJ 1650
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 1 NJ 1690
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 1 NJ 1710
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 1720 1570 NJ 1570 2590
preplace netloc ax_pwm_0_pwm 1 6 1 NJ 620
preplace netloc util_vector_logic_0_Res 1 5 1 NJ 1480
preplace netloc util_reduced_logic_0_Res 1 6 1 NJ 1480
preplace netloc v_tc_0_irq 1 4 2 1720 1160 2020
preplace netloc axi_vdma_0_mm2s_introut 1 4 1 1600 200n
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 4 400J 1020 NJ 1020 1110J 1030 1660
preplace netloc ARESETN_1 1 2 1 760 450n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 390 1150 750J 1180 NJ 1180 1690 1140 2100J
preplace netloc processing_system7_0_FCLK_CLK1 1 0 7 20 930 380 1030 770 1010 1200 1020 1700 1130 2090 1560 2610
preplace netloc xlconstant_0_dout 1 2 1 780 950n
preplace netloc cmos_vsync_0_1 1 0 2 NJ 1220 NJ
preplace netloc cmos_pclk_0_1 1 0 2 NJ 1260 NJ
preplace netloc cmos_href_0_1 1 0 2 NJ 1240 NJ
preplace netloc cmos_d_0_1 1 0 2 NJ 1280 NJ
preplace netloc Net1 1 1 6 370 340 770 340 1180 1000 1610 1150 2120 1160 2610
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 4 780 350 1210 1010 1710 910 2040
preplace netloc axi_vdma_1_s2mm_introut 1 4 1 1620 130n
preplace netloc axi_vdma_2_s2mm_introut 1 4 1 1590 240n
preplace netloc axi_vdma_2_mm2s_introut 1 4 1 1620 260n
preplace netloc cmos_d_0_2 1 0 2 NJ 920 NJ
preplace netloc cmos_pclk_0_2 1 0 2 NJ 900 NJ
preplace netloc cmos_href_0_2 1 0 2 NJ 880 NJ
preplace netloc cmos_vsync_0_2 1 0 2 NJ 860 NJ
preplace netloc alinx_ov5640_1_m_axis_video 1 2 1 N 910
preplace netloc axi_vdma_2_M_AXI_S2MM 1 4 1 1650 290n
preplace netloc ps7_0_axi_periph100GP_M06_AXI 1 3 1 1140 260n
preplace netloc axi_vdma_3_M_AXI_MM2S 1 4 1 1670 670n
preplace netloc axi_interconnect_HP150M1_M00_AXI 1 5 1 2060 760n
preplace netloc ps7_0_axi_periph100GP_M07_AXI 1 3 1 1160 660n
preplace netloc processing_system7_0_IIC_1 1 6 1 NJ 1280
preplace netloc axis_subset_converter_1_M_AXIS 1 3 1 1190 280n
preplace netloc processing_system7_0_IIC_0 1 6 1 NJ 1260
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 790 1540 NJ 1540 NJ 1540 NJ 1540 2600
preplace netloc axis_subset_converter_0_M_AXIS 1 3 1 1130 80n
preplace netloc ps7_0_axi_periph100GP_M05_AXI 1 3 3 1150J 820 1680J 610 2130
preplace netloc alinx_ov5640_0_m_axis_video 1 2 1 760 1080n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 2 1120 1220 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 3 NJ 600 NJ 600 N
preplace netloc axi_gpio_0_GPIO 1 6 1 NJ 760
preplace netloc axi_vdma_1_M_AXI_S2MM 1 4 1 1700 90n
preplace netloc v_tc_0_vtiming_out 1 5 1 2030 1280n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 1170 580n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 2110 450n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 1610 360n
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1170 460n
preplace netloc ps7_0_axi_periph100GP_M04_AXI 1 3 1 1110 60n
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ 1240
preplace netloc processing_system7_0_DDR 1 6 1 NJ 1220
preplace netloc axi_vdma_2_M_AXIS_MM2S 1 4 2 1630 920 2070
preplace netloc v_osd_0_video_out 1 5 1 2040 1020n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 1640 1120 2050J
levelinfo -pg 1 0 200 570 950 1390 1870 2360 2630
pagesize -pg 1 -db -bbox -sgen -140 0 2770 1890
"
}
{
   "da_axi4_cnt":"12",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"73",
   "da_ps7_cnt":"2"
}
