Simulator report for MUX
Fri May 04 17:13:30 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 160 nodes    ;
; Simulation Coverage         ;      72.50 % ;
; Total Number of Transitions ; 709          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.50 % ;
; Total nodes checked                                 ; 160          ;
; Total output ports checked                          ; 160          ;
; Total output ports with complete 1/0-value coverage ; 116          ;
; Total output ports with no 1/0-value coverage       ; 41           ;
; Total output ports with no 1-value coverage         ; 42           ;
; Total output ports with no 0-value coverage         ; 43           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                              ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                          ; Output Port Type ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; |MUX|s0                                                   ; |MUX|s0                                                   ; out              ;
; |MUX|s1                                                   ; |MUX|s1                                                   ; out              ;
; |MUX|s2                                                   ; |MUX|s2                                                   ; out              ;
; |MUX|Y                                                    ; |MUX|Y                                                    ; pin_out          ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~0              ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~0              ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~1              ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~1              ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~2              ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~2              ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~3              ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~3              ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~4              ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~4              ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~5              ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~5              ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~6              ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~6              ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~7              ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~7              ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~8              ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~8              ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~9              ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~9              ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~10             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~10             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~11             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~11             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~12             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~12             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~13             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~13             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~14             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~14             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~15             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~15             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~16             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~16             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~17             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~17             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~19             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~19             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~20             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~20             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~21             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~21             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~23             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~23             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~24             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~24             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~25             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~25             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~26             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~26             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~27             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~27             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~28             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~28             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~29             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~29             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~30             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~30             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~32             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~32             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~33             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~33             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~34             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~34             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~35             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~35             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~36             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~36             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~37             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~37             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~38             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~38             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~39             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~39             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~41             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~41             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~42             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~42             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~44             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~44             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~45             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~45             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~46             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~46             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~48             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~48             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~50             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~50             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~52             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~52             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~53             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~53             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~54             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~54             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~55             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~55             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~57             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~57             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~59             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~59             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~61             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~61             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~62             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~62             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~63             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~63             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~64             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~64             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~65             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~65             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~68             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~68             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~70             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~70             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~71             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~71             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~0 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~73             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~73             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~74             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~74             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~75             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~75             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~76             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~76             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~77             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~77             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~78             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~78             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~79             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~79             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~80             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~80             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~82             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~82             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~83             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~83             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~84             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~84             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~85             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~85             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~86             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~86             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~87             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~87             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~88             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~88             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~89             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~89             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~91             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~91             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~92             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~92             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~94             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~94             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~95             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~95             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~96             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~96             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~98             ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~98             ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~100            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~100            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~102            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~102            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~103            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~103            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~104            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~104            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~105            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~105            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~107            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~107            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~109            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~109            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~111            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~111            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~112            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~112            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~113            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~113            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~114            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~114            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~115            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~115            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~118            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~118            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~120            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~120            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~122            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~122            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~124            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~124            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~126            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~126            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~127            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~127            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~128            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~128            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~129            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~129            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~131            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~131            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~133            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~133            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~135            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~135            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~136            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~136            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~137            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~137            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~138            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~138            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~139            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~139            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~142            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~142            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~143            ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~143            ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~1 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]   ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]   ; out0             ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                           ;
+------------------------------------------------+------------------------------------------------+------------------+
; Node Name                                      ; Output Port Name                               ; Output Port Type ;
+------------------------------------------------+------------------------------------------------+------------------+
; |MUX|E                                         ; |MUX|E                                         ; out              ;
; |MUX|X[0]                                      ; |MUX|X[0]                                      ; out              ;
; |MUX|X[1]                                      ; |MUX|X[1]                                      ; out              ;
; |MUX|X[2]                                      ; |MUX|X[2]                                      ; out              ;
; |MUX|X[3]                                      ; |MUX|X[3]                                      ; out              ;
; |MUX|X[4]                                      ; |MUX|X[4]                                      ; out              ;
; |MUX|X[5]                                      ; |MUX|X[5]                                      ; out              ;
; |MUX|X[6]                                      ; |MUX|X[6]                                      ; out              ;
; |MUX|X[7]                                      ; |MUX|X[7]                                      ; out              ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~18  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~18  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~22  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~22  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~31  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~31  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~40  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~40  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~47  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~47  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~49  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~49  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~51  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~51  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~56  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~56  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~58  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~58  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~60  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~60  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~66  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~66  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~67  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~67  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~69  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~69  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~72  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~72  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~81  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~81  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~90  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~90  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~97  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~97  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~99  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~99  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~101 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~101 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~106 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~106 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~108 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~108 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~110 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~110 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~116 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~116 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~117 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~117 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~119 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~119 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~121 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~121 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~123 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~123 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~125 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~125 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~130 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~130 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~132 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~132 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~134 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~134 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~140 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~140 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~141 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~141 ; out0             ;
+------------------------------------------------+------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                           ;
+------------------------------------------------+------------------------------------------------+------------------+
; Node Name                                      ; Output Port Name                               ; Output Port Type ;
+------------------------------------------------+------------------------------------------------+------------------+
; |MUX|X[0]                                      ; |MUX|X[0]                                      ; out              ;
; |MUX|X[1]                                      ; |MUX|X[1]                                      ; out              ;
; |MUX|X[2]                                      ; |MUX|X[2]                                      ; out              ;
; |MUX|X[3]                                      ; |MUX|X[3]                                      ; out              ;
; |MUX|X[4]                                      ; |MUX|X[4]                                      ; out              ;
; |MUX|X[5]                                      ; |MUX|X[5]                                      ; out              ;
; |MUX|X[6]                                      ; |MUX|X[6]                                      ; out              ;
; |MUX|X[7]                                      ; |MUX|X[7]                                      ; out              ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~18  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~18  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~22  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~22  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~31  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~31  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~40  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~40  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~43  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~43  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~47  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~47  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~49  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~49  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~51  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~51  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~56  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~56  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~58  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~58  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~60  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~60  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~66  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~66  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~67  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~67  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~69  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~69  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~72  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~72  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~81  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~81  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~90  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~90  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~93  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~93  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~97  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~97  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~99  ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~99  ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~101 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~101 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~106 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~106 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~108 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~108 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~110 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~110 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~116 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~116 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~117 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~117 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~119 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~119 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~121 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~121 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~123 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~123 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~125 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~125 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~130 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~130 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~132 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~132 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~134 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~134 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~140 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~140 ; out0             ;
; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~141 ; |MUX|lpm_mux:Mux0|mux_joc:auto_generated|_~141 ; out0             ;
+------------------------------------------------+------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri May 04 17:13:30 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off MUX -c MUX
Info: Using vector source file "C:/altera/81/quartus/L04/LAB8/MUX/MUX.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      72.50 %
Info: Number of transitions in simulation is 709
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Fri May 04 17:13:30 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


