\hypertarget{classdata__memory__tb_1_1behavior}{\section{behavior \-Architecture \-Reference}
\label{classdata__memory__tb_1_1behavior}\index{behavior@{behavior}}
}
\*
\*
\subsection*{\-Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classdata__memory__tb_1_1behavior_ac5bb218131b813f7908ec89476b31fca}{clk\-\_\-process}{\bfseries  (  )}
\item 
\hyperlink{classdata__memory__tb_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}{stim\-\_\-proc}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsection*{\-Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classdata__memory__tb_1_1behavior_a422c295df4ca366bef414f65f01fd1b2}{data\-\_\-memory}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{\-Constants}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classdata__memory__tb_1_1behavior_a25815afa4d614fdd5f49e43c04e1a946}{clk\-\_\-period} {\bfseries time  \-:=  10  ns } 
\end{DoxyCompactItemize}
\subsection*{\-Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classdata__memory__tb_1_1behavior_a02e01e59b5f6f9ed85c3e44abcd3d3b0}{clk} {\bfseries std\-\_\-logic  \-:= '  0  ' } 
\item 
\hyperlink{classdata__memory__tb_1_1behavior_a721e0bf40b8b405a548bc525862a7c92}{\-Mem\-Write} {\bfseries std\-\_\-logic  \-:= '  0  ' } 
\item 
\hyperlink{classdata__memory__tb_1_1behavior_a2c9243ab9101de83bddc0c7339542554}{\-Mem\-Read} {\bfseries std\-\_\-logic  \-:= '  0  ' } 
\item 
\hyperlink{classdata__memory__tb_1_1behavior_ad00e55d610ace0812e82bd88e7bfc072}{adress} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } 
\item 
\hyperlink{classdata__memory__tb_1_1behavior_a132a1487bc7afa2de397e2c6f1b4f576}{write\-\_\-data} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } 
\item 
\hyperlink{classdata__memory__tb_1_1behavior_a0ffc759f5a888e5c7c7b770e1d0829a8}{read\-\_\-data} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } 
\end{DoxyCompactItemize}


\subsection{\-Member \-Function \-Documentation}
\hypertarget{classdata__memory__tb_1_1behavior_ac5bb218131b813f7908ec89476b31fca}{\index{data\-\_\-memory\-\_\-tb\-::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}!clk\-\_\-process@{clk\-\_\-process}}
\index{clk\-\_\-process@{clk\-\_\-process}!data_memory_tb::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}}
\subsubsection[{clk\-\_\-process}]{\setlength{\rightskip}{0pt plus 5cm}clk\-\_\-process (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}}\label{classdata__memory__tb_1_1behavior_ac5bb218131b813f7908ec89476b31fca}
\hypertarget{classdata__memory__tb_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}{\index{data\-\_\-memory\-\_\-tb\-::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}!stim\-\_\-proc@{stim\-\_\-proc}}
\index{stim\-\_\-proc@{stim\-\_\-proc}!data_memory_tb::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}}
\subsubsection[{stim\-\_\-proc}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries  } stim\-\_\-proc ( ) \hspace{0.3cm}{\ttfamily  \mbox{[}\-Process\mbox{]}}}}\label{classdata__memory__tb_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}


\subsection{\-Member \-Data \-Documentation}
\hypertarget{classdata__memory__tb_1_1behavior_a422c295df4ca366bef414f65f01fd1b2}{\index{data\-\_\-memory\-\_\-tb\-::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}!data\-\_\-memory@{data\-\_\-memory}}
\index{data\-\_\-memory@{data\-\_\-memory}!data_memory_tb::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}}
\subsubsection[{data\-\_\-memory}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\-\_\-memory} {\bfseries  } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Component\mbox{]}}}}\label{classdata__memory__tb_1_1behavior_a422c295df4ca366bef414f65f01fd1b2}
\hypertarget{classdata__memory__tb_1_1behavior_a02e01e59b5f6f9ed85c3e44abcd3d3b0}{\index{data\-\_\-memory\-\_\-tb\-::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}!clk@{clk}}
\index{clk@{clk}!data_memory_tb::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}}
\subsubsection[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries std\-\_\-logic  \-:= '  0  ' } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{classdata__memory__tb_1_1behavior_a02e01e59b5f6f9ed85c3e44abcd3d3b0}
\hypertarget{classdata__memory__tb_1_1behavior_a721e0bf40b8b405a548bc525862a7c92}{\index{data\-\_\-memory\-\_\-tb\-::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}!\-Mem\-Write@{\-Mem\-Write}}
\index{\-Mem\-Write@{\-Mem\-Write}!data_memory_tb::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}}
\subsubsection[{\-Mem\-Write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Mem\-Write} {\bfseries std\-\_\-logic  \-:= '  0  ' } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{classdata__memory__tb_1_1behavior_a721e0bf40b8b405a548bc525862a7c92}
\hypertarget{classdata__memory__tb_1_1behavior_a2c9243ab9101de83bddc0c7339542554}{\index{data\-\_\-memory\-\_\-tb\-::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}!\-Mem\-Read@{\-Mem\-Read}}
\index{\-Mem\-Read@{\-Mem\-Read}!data_memory_tb::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}}
\subsubsection[{\-Mem\-Read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Mem\-Read} {\bfseries std\-\_\-logic  \-:= '  0  ' } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{classdata__memory__tb_1_1behavior_a2c9243ab9101de83bddc0c7339542554}
\hypertarget{classdata__memory__tb_1_1behavior_ad00e55d610ace0812e82bd88e7bfc072}{\index{data\-\_\-memory\-\_\-tb\-::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}!adress@{adress}}
\index{adress@{adress}!data_memory_tb::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}}
\subsubsection[{adress}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adress} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{classdata__memory__tb_1_1behavior_ad00e55d610ace0812e82bd88e7bfc072}
\hypertarget{classdata__memory__tb_1_1behavior_a132a1487bc7afa2de397e2c6f1b4f576}{\index{data\-\_\-memory\-\_\-tb\-::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}!write\-\_\-data@{write\-\_\-data}}
\index{write\-\_\-data@{write\-\_\-data}!data_memory_tb::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}}
\subsubsection[{write\-\_\-data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\-\_\-data} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{classdata__memory__tb_1_1behavior_a132a1487bc7afa2de397e2c6f1b4f576}
\hypertarget{classdata__memory__tb_1_1behavior_a0ffc759f5a888e5c7c7b770e1d0829a8}{\index{data\-\_\-memory\-\_\-tb\-::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}!read\-\_\-data@{read\-\_\-data}}
\index{read\-\_\-data@{read\-\_\-data}!data_memory_tb::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}}
\subsubsection[{read\-\_\-data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\-\_\-data} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{classdata__memory__tb_1_1behavior_a0ffc759f5a888e5c7c7b770e1d0829a8}
\hypertarget{classdata__memory__tb_1_1behavior_a25815afa4d614fdd5f49e43c04e1a946}{\index{data\-\_\-memory\-\_\-tb\-::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}!clk\-\_\-period@{clk\-\_\-period}}
\index{clk\-\_\-period@{clk\-\_\-period}!data_memory_tb::behavior@{data\-\_\-memory\-\_\-tb\-::behavior}}
\subsubsection[{clk\-\_\-period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\-\_\-period} {\bfseries time  \-:=  10  ns } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Constant\mbox{]}}}}\label{classdata__memory__tb_1_1behavior_a25815afa4d614fdd5f49e43c04e1a946}


\-The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
testbenches/\hyperlink{data__memory__tb_8vhd}{data\-\_\-memory\-\_\-tb.\-vhd}\end{DoxyCompactItemize}
