# EDA-tool-for-Scheduling-Binding-and-Verilog-file-generation
An optimal Scheduling and Binding Solution in VLSI. Includes conversion to verilog file.
