{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428876058351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428876058357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 17:00:58 2015 " "Processing started: Sun Apr 12 17:00:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428876058357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428876058357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab11step3 -c Lab11step3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab11step3 -c Lab11step3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428876058357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1428876058606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog3 " "Found entity 1: Verilog3" {  } { { "Verilog3.v" "" { Text "/home/jbpatel/Spring 2015 CPRE/Lab11/Lab11step3/Verilog3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428876058769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428876058769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11step3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab11step3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step3 " "Found entity 1: lab11step3" {  } { { "lab11step3.bdf" "" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab11/Lab11step3/lab11step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428876058792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428876058792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab11step3 " "Elaborating entity \"lab11step3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1428876058858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab5step1.v 1 1 " "Using design file lab5step1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab5step1 " "Found entity 1: lab5step1" {  } { { "lab5step1.v" "" { Text "/home/jbpatel/Spring 2015 CPRE/Lab11/Lab11step3/lab5step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428876058962 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1428876058962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5step1 lab5step1:inst5 " "Elaborating entity \"lab5step1\" for hierarchy \"lab5step1:inst5\"" {  } { { "lab11step3.bdf" "inst5" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab11/Lab11step3/lab11step3.bdf" { { 56 1000 1096 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428876058973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab11/Lab11step3/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428876059067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1428876059067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst3 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst3\"" {  } { { "lab11step3.bdf" "inst3" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab11/Lab11step3/lab11step3.bdf" { { 464 400 512 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428876059078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab11/Lab11step3/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428876059168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1428876059168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst3\|clock_divider_1024:inst102 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst3\|clock_divider_1024:inst102\"" {  } { { "clock_generator.bdf" "inst102" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab11/Lab11step3/clock_generator.bdf" { { 208 184 304 280 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428876059179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verilog3 Verilog3:inst " "Elaborating entity \"Verilog3\" for hierarchy \"Verilog3:inst\"" {  } { { "lab11step3.bdf" "inst" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab11/Lab11step3/lab11step3.bdf" { { 192 368 464 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428876059261 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "lab11step3.bdf" "" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab11/Lab11step3/lab11step3.bdf" { { 96 1096 1272 112 "b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428876060114 "|lab11step3|b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1428876060114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1428876060562 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1428876060562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1428876060707 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1428876060707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1428876060707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1428876060707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428876060764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 17:01:00 2015 " "Processing ended: Sun Apr 12 17:01:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428876060764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428876060764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428876060764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428876060764 ""}
