#directory "/Users/jonathan/.opam/default/lib/hardcaml";;
#directory "/Users/jonathan/.opam/default/lib/base";;

open Hardcaml;;
open Always_example;;
open Signal;;

let adder a b = a +: b;;

let c = output "c" (adder (input "a" 8) (input "b" 8));;

let circuit = Circuit.create_exn ~name:"my_adder" [ c ];;

Hardcaml.Rtl.print Verilog circuit;;

