FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
%"TUBII_PCB"
"1","(-200,2400)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
%"FRONT_PORTS"
"1","(-3400,2300)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"BACK_PORTS"
"1","(3000,2300)","0","tubii_tk2_lib","I3";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
END.
