###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        71522   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        55041   # Number of read row buffer hits
num_read_cmds                  =        71522   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16500   # Number of ACT commands
num_pre_cmds                   =        16481   # Number of PRE commands
num_ondemand_pres              =         3278   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6557053   # Cyles of rank active rank.0
rank_active_cycles.1           =      6009681   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3442947   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3990319   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        64522   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          189   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           42   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           18   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           11   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           20   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6688   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35747   # Read request latency (cycles)
read_latency[40-59]            =        17450   # Read request latency (cycles)
read_latency[60-79]            =         6644   # Read request latency (cycles)
read_latency[80-99]            =         1965   # Read request latency (cycles)
read_latency[100-119]          =         1371   # Read request latency (cycles)
read_latency[120-139]          =          990   # Read request latency (cycles)
read_latency[140-159]          =          644   # Read request latency (cycles)
read_latency[160-179]          =          564   # Read request latency (cycles)
read_latency[180-199]          =          485   # Read request latency (cycles)
read_latency[200-]             =         5662   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.88377e+08   # Read energy
act_energy                     =   4.5144e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.65261e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.91535e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   4.0916e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.75004e+09   # Active standby energy rank.1
average_read_latency           =      79.3971   # Average read request latency (cycles)
average_interarrival           =      139.795   # Average request interarrival latency (cycles)
total_energy                   =  1.24478e+10   # Total energy (pJ)
average_power                  =      1244.78   # Average power (mW)
average_bandwidth              =     0.610321   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        65719   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        50313   # Number of read row buffer hits
num_read_cmds                  =        65719   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15423   # Number of ACT commands
num_pre_cmds                   =        15408   # Number of PRE commands
num_ondemand_pres              =         3218   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6263837   # Cyles of rank active rank.0
rank_active_cycles.1           =      6186036   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3736163   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3813964   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        58745   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          240   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           54   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           11   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           22   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6592   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        34744   # Read request latency (cycles)
read_latency[40-59]            =        16168   # Read request latency (cycles)
read_latency[60-79]            =         6036   # Read request latency (cycles)
read_latency[80-99]            =         1674   # Read request latency (cycles)
read_latency[100-119]          =         1211   # Read request latency (cycles)
read_latency[120-139]          =          877   # Read request latency (cycles)
read_latency[140-159]          =          490   # Read request latency (cycles)
read_latency[160-179]          =          423   # Read request latency (cycles)
read_latency[180-199]          =          441   # Read request latency (cycles)
read_latency[200-]             =         3655   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.64979e+08   # Read energy
act_energy                     =  4.21973e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79336e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.8307e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.90863e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.86009e+09   # Active standby energy rank.1
average_read_latency           =      61.8593   # Average read request latency (cycles)
average_interarrival           =      152.139   # Average request interarrival latency (cycles)
total_energy                   =  1.24046e+10   # Total energy (pJ)
average_power                  =      1240.46   # Average power (mW)
average_bandwidth              =     0.560802   # Average bandwidth
