<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.6 SP1 (Version 11.6.1.6)</text>
<text>Date: Fri Mar 11 20:41:15 2016
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[3] </cell>
 <cell>(437, 108)</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn</cell>
 <cell>849</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[7] </cell>
 <cell>(441, 108)</cell>
 <cell>build_sb_0/CCC_0/GL2_INST/U0_YWn</cell>
 <cell>489</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[6] </cell>
 <cell>(440, 108)</cell>
 <cell>build_sb_0/CCC_0/GL1_INST/U0_YWn</cell>
 <cell>163</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_FF_IP:UDRCK</cell>
 <cell>(876, 8)</cell>
 <cell>GB[3] </cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/identify_clk_int</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell>Pin Swapped for Back Annotation Only</cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>build_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>CCC-NW1 (18, 194)</cell>
 <cell>GL2 =&gt; GL3</cell>
 <cell>GB[7] </cell>
 <cell>build_sb_0/CCC_0/GL2_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>build_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>CCC-NW1 (18, 194)</cell>
 <cell>GL1 =&gt; GL2</cell>
 <cell>GB[6] </cell>
 <cell>build_sb_0/CCC_0/GL1_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<text>(none)</text>
</section>
<section>
<name>Local Clock Nets to RGB Connections</name>
<text>(none)</text>
</section>
</doc>
