// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hier_func,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-fsgd2104-2L-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.433000,HLS_SYN_LAT=681,HLS_SYN_TPT=650,HLS_SYN_MEM=316,HLS_SYN_DSP=0,HLS_SYN_FF=59625,HLS_SYN_LUT=118758,HLS_VERSION=2018_3}" *)

module hier_func (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_ID_WIDTH = 1;
parameter    C_M_AXI_ADDR_WIDTH = 64;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_AWUSER_WIDTH = 1;
parameter    C_M_AXI_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WUSER_WIDTH = 1;
parameter    C_M_AXI_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (512 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [63:0] input_V;
wire   [63:0] output_V;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [511:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [511:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire    tancalc6_U0_ap_start;
wire    tancalc6_U0_ap_done;
wire    tancalc6_U0_ap_continue;
wire    tancalc6_U0_ap_idle;
wire    tancalc6_U0_ap_ready;
wire    tancalc6_U0_start_out;
wire    tancalc6_U0_start_write;
wire    tancalc6_U0_m_axi_input_V_AWVALID;
wire   [63:0] tancalc6_U0_m_axi_input_V_AWADDR;
wire   [0:0] tancalc6_U0_m_axi_input_V_AWID;
wire   [31:0] tancalc6_U0_m_axi_input_V_AWLEN;
wire   [2:0] tancalc6_U0_m_axi_input_V_AWSIZE;
wire   [1:0] tancalc6_U0_m_axi_input_V_AWBURST;
wire   [1:0] tancalc6_U0_m_axi_input_V_AWLOCK;
wire   [3:0] tancalc6_U0_m_axi_input_V_AWCACHE;
wire   [2:0] tancalc6_U0_m_axi_input_V_AWPROT;
wire   [3:0] tancalc6_U0_m_axi_input_V_AWQOS;
wire   [3:0] tancalc6_U0_m_axi_input_V_AWREGION;
wire   [0:0] tancalc6_U0_m_axi_input_V_AWUSER;
wire    tancalc6_U0_m_axi_input_V_WVALID;
wire   [511:0] tancalc6_U0_m_axi_input_V_WDATA;
wire   [63:0] tancalc6_U0_m_axi_input_V_WSTRB;
wire    tancalc6_U0_m_axi_input_V_WLAST;
wire   [0:0] tancalc6_U0_m_axi_input_V_WID;
wire   [0:0] tancalc6_U0_m_axi_input_V_WUSER;
wire    tancalc6_U0_m_axi_input_V_ARVALID;
wire   [63:0] tancalc6_U0_m_axi_input_V_ARADDR;
wire   [0:0] tancalc6_U0_m_axi_input_V_ARID;
wire   [31:0] tancalc6_U0_m_axi_input_V_ARLEN;
wire   [2:0] tancalc6_U0_m_axi_input_V_ARSIZE;
wire   [1:0] tancalc6_U0_m_axi_input_V_ARBURST;
wire   [1:0] tancalc6_U0_m_axi_input_V_ARLOCK;
wire   [3:0] tancalc6_U0_m_axi_input_V_ARCACHE;
wire   [2:0] tancalc6_U0_m_axi_input_V_ARPROT;
wire   [3:0] tancalc6_U0_m_axi_input_V_ARQOS;
wire   [3:0] tancalc6_U0_m_axi_input_V_ARREGION;
wire   [0:0] tancalc6_U0_m_axi_input_V_ARUSER;
wire    tancalc6_U0_m_axi_input_V_RREADY;
wire    tancalc6_U0_m_axi_input_V_BREADY;
wire   [31:0] tancalc6_U0_output_line_0_V_V_din;
wire    tancalc6_U0_output_line_0_V_V_write;
wire   [31:0] tancalc6_U0_output_line_1_V_V_din;
wire    tancalc6_U0_output_line_1_V_V_write;
wire   [31:0] tancalc6_U0_output_line_2_V_V_din;
wire    tancalc6_U0_output_line_2_V_V_write;
wire   [31:0] tancalc6_U0_output_line_3_V_V_din;
wire    tancalc6_U0_output_line_3_V_V_write;
wire   [31:0] tancalc6_U0_output_line_4_V_V_din;
wire    tancalc6_U0_output_line_4_V_V_write;
wire   [31:0] tancalc6_U0_output_line_5_V_V_din;
wire    tancalc6_U0_output_line_5_V_V_write;
wire   [31:0] tancalc6_U0_output_line_6_V_V_din;
wire    tancalc6_U0_output_line_6_V_V_write;
wire   [31:0] tancalc6_U0_output_line_7_V_V_din;
wire    tancalc6_U0_output_line_7_V_V_write;
wire   [63:0] tancalc6_U0_output_V_out_din;
wire    tancalc6_U0_output_V_out_write;
wire    fifo_U0_ap_start;
wire    fifo_U0_ap_done;
wire    fifo_U0_ap_continue;
wire    fifo_U0_ap_idle;
wire    fifo_U0_ap_ready;
wire    fifo_U0_input_line_0_V_V_read;
wire    fifo_U0_input_line_1_V_V_read;
wire    fifo_U0_input_line_2_V_V_read;
wire    fifo_U0_input_line_3_V_V_read;
wire    fifo_U0_input_line_4_V_V_read;
wire    fifo_U0_input_line_5_V_V_read;
wire    fifo_U0_input_line_6_V_V_read;
wire    fifo_U0_input_line_7_V_V_read;
wire    fifo_U0_m_axi_output_V_AWVALID;
wire   [63:0] fifo_U0_m_axi_output_V_AWADDR;
wire   [0:0] fifo_U0_m_axi_output_V_AWID;
wire   [31:0] fifo_U0_m_axi_output_V_AWLEN;
wire   [2:0] fifo_U0_m_axi_output_V_AWSIZE;
wire   [1:0] fifo_U0_m_axi_output_V_AWBURST;
wire   [1:0] fifo_U0_m_axi_output_V_AWLOCK;
wire   [3:0] fifo_U0_m_axi_output_V_AWCACHE;
wire   [2:0] fifo_U0_m_axi_output_V_AWPROT;
wire   [3:0] fifo_U0_m_axi_output_V_AWQOS;
wire   [3:0] fifo_U0_m_axi_output_V_AWREGION;
wire   [0:0] fifo_U0_m_axi_output_V_AWUSER;
wire    fifo_U0_m_axi_output_V_WVALID;
wire   [511:0] fifo_U0_m_axi_output_V_WDATA;
wire   [63:0] fifo_U0_m_axi_output_V_WSTRB;
wire    fifo_U0_m_axi_output_V_WLAST;
wire   [0:0] fifo_U0_m_axi_output_V_WID;
wire   [0:0] fifo_U0_m_axi_output_V_WUSER;
wire    fifo_U0_m_axi_output_V_ARVALID;
wire   [63:0] fifo_U0_m_axi_output_V_ARADDR;
wire   [0:0] fifo_U0_m_axi_output_V_ARID;
wire   [31:0] fifo_U0_m_axi_output_V_ARLEN;
wire   [2:0] fifo_U0_m_axi_output_V_ARSIZE;
wire   [1:0] fifo_U0_m_axi_output_V_ARBURST;
wire   [1:0] fifo_U0_m_axi_output_V_ARLOCK;
wire   [3:0] fifo_U0_m_axi_output_V_ARCACHE;
wire   [2:0] fifo_U0_m_axi_output_V_ARPROT;
wire   [3:0] fifo_U0_m_axi_output_V_ARQOS;
wire   [3:0] fifo_U0_m_axi_output_V_ARREGION;
wire   [0:0] fifo_U0_m_axi_output_V_ARUSER;
wire    fifo_U0_m_axi_output_V_RREADY;
wire    fifo_U0_m_axi_output_V_BREADY;
wire    fifo_U0_output_V_offset_read;
wire    ap_sync_continue;
wire    stream_array_line_0_V_V_full_n;
wire   [31:0] stream_array_line_0_V_V_dout;
wire    stream_array_line_0_V_V_empty_n;
wire    stream_array_line_1_V_V_full_n;
wire   [31:0] stream_array_line_1_V_V_dout;
wire    stream_array_line_1_V_V_empty_n;
wire    stream_array_line_2_V_V_full_n;
wire   [31:0] stream_array_line_2_V_V_dout;
wire    stream_array_line_2_V_V_empty_n;
wire    stream_array_line_3_V_V_full_n;
wire   [31:0] stream_array_line_3_V_V_dout;
wire    stream_array_line_3_V_V_empty_n;
wire    stream_array_line_4_V_V_full_n;
wire   [31:0] stream_array_line_4_V_V_dout;
wire    stream_array_line_4_V_V_empty_n;
wire    stream_array_line_5_V_V_full_n;
wire   [31:0] stream_array_line_5_V_V_dout;
wire    stream_array_line_5_V_V_empty_n;
wire    stream_array_line_6_V_V_full_n;
wire   [31:0] stream_array_line_6_V_V_dout;
wire    stream_array_line_6_V_V_empty_n;
wire    stream_array_line_7_V_V_full_n;
wire   [31:0] stream_array_line_7_V_V_dout;
wire    stream_array_line_7_V_V_empty_n;
wire    output_V_c_full_n;
wire   [63:0] output_V_c_dout;
wire    output_V_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_fifo_U0_din;
wire    start_for_fifo_U0_full_n;
wire   [0:0] start_for_fifo_U0_dout;
wire    start_for_fifo_U0_empty_n;
wire    fifo_U0_start_full_n;
wire    fifo_U0_start_write;

hier_func_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
hier_func_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .input_V(input_V),
    .output_V(output_V)
);

hier_func_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
hier_func_gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(tancalc6_U0_m_axi_input_V_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(tancalc6_U0_m_axi_input_V_ARADDR),
    .I_ARID(tancalc6_U0_m_axi_input_V_ARID),
    .I_ARLEN(tancalc6_U0_m_axi_input_V_ARLEN),
    .I_ARSIZE(tancalc6_U0_m_axi_input_V_ARSIZE),
    .I_ARLOCK(tancalc6_U0_m_axi_input_V_ARLOCK),
    .I_ARCACHE(tancalc6_U0_m_axi_input_V_ARCACHE),
    .I_ARQOS(tancalc6_U0_m_axi_input_V_ARQOS),
    .I_ARPROT(tancalc6_U0_m_axi_input_V_ARPROT),
    .I_ARUSER(tancalc6_U0_m_axi_input_V_ARUSER),
    .I_ARBURST(tancalc6_U0_m_axi_input_V_ARBURST),
    .I_ARREGION(tancalc6_U0_m_axi_input_V_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(tancalc6_U0_m_axi_input_V_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

hier_func_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
hier_func_gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(fifo_U0_m_axi_output_V_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(fifo_U0_m_axi_output_V_AWADDR),
    .I_AWID(fifo_U0_m_axi_output_V_AWID),
    .I_AWLEN(fifo_U0_m_axi_output_V_AWLEN),
    .I_AWSIZE(fifo_U0_m_axi_output_V_AWSIZE),
    .I_AWLOCK(fifo_U0_m_axi_output_V_AWLOCK),
    .I_AWCACHE(fifo_U0_m_axi_output_V_AWCACHE),
    .I_AWQOS(fifo_U0_m_axi_output_V_AWQOS),
    .I_AWPROT(fifo_U0_m_axi_output_V_AWPROT),
    .I_AWUSER(fifo_U0_m_axi_output_V_AWUSER),
    .I_AWBURST(fifo_U0_m_axi_output_V_AWBURST),
    .I_AWREGION(fifo_U0_m_axi_output_V_AWREGION),
    .I_WVALID(fifo_U0_m_axi_output_V_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(fifo_U0_m_axi_output_V_WDATA),
    .I_WID(fifo_U0_m_axi_output_V_WID),
    .I_WUSER(fifo_U0_m_axi_output_V_WUSER),
    .I_WLAST(fifo_U0_m_axi_output_V_WLAST),
    .I_WSTRB(fifo_U0_m_axi_output_V_WSTRB),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(fifo_U0_m_axi_output_V_BREADY),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

tancalc6 tancalc6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(tancalc6_U0_ap_start),
    .start_full_n(start_for_fifo_U0_full_n),
    .ap_done(tancalc6_U0_ap_done),
    .ap_continue(tancalc6_U0_ap_continue),
    .ap_idle(tancalc6_U0_ap_idle),
    .ap_ready(tancalc6_U0_ap_ready),
    .start_out(tancalc6_U0_start_out),
    .start_write(tancalc6_U0_start_write),
    .m_axi_input_V_AWVALID(tancalc6_U0_m_axi_input_V_AWVALID),
    .m_axi_input_V_AWREADY(1'b0),
    .m_axi_input_V_AWADDR(tancalc6_U0_m_axi_input_V_AWADDR),
    .m_axi_input_V_AWID(tancalc6_U0_m_axi_input_V_AWID),
    .m_axi_input_V_AWLEN(tancalc6_U0_m_axi_input_V_AWLEN),
    .m_axi_input_V_AWSIZE(tancalc6_U0_m_axi_input_V_AWSIZE),
    .m_axi_input_V_AWBURST(tancalc6_U0_m_axi_input_V_AWBURST),
    .m_axi_input_V_AWLOCK(tancalc6_U0_m_axi_input_V_AWLOCK),
    .m_axi_input_V_AWCACHE(tancalc6_U0_m_axi_input_V_AWCACHE),
    .m_axi_input_V_AWPROT(tancalc6_U0_m_axi_input_V_AWPROT),
    .m_axi_input_V_AWQOS(tancalc6_U0_m_axi_input_V_AWQOS),
    .m_axi_input_V_AWREGION(tancalc6_U0_m_axi_input_V_AWREGION),
    .m_axi_input_V_AWUSER(tancalc6_U0_m_axi_input_V_AWUSER),
    .m_axi_input_V_WVALID(tancalc6_U0_m_axi_input_V_WVALID),
    .m_axi_input_V_WREADY(1'b0),
    .m_axi_input_V_WDATA(tancalc6_U0_m_axi_input_V_WDATA),
    .m_axi_input_V_WSTRB(tancalc6_U0_m_axi_input_V_WSTRB),
    .m_axi_input_V_WLAST(tancalc6_U0_m_axi_input_V_WLAST),
    .m_axi_input_V_WID(tancalc6_U0_m_axi_input_V_WID),
    .m_axi_input_V_WUSER(tancalc6_U0_m_axi_input_V_WUSER),
    .m_axi_input_V_ARVALID(tancalc6_U0_m_axi_input_V_ARVALID),
    .m_axi_input_V_ARREADY(gmem0_ARREADY),
    .m_axi_input_V_ARADDR(tancalc6_U0_m_axi_input_V_ARADDR),
    .m_axi_input_V_ARID(tancalc6_U0_m_axi_input_V_ARID),
    .m_axi_input_V_ARLEN(tancalc6_U0_m_axi_input_V_ARLEN),
    .m_axi_input_V_ARSIZE(tancalc6_U0_m_axi_input_V_ARSIZE),
    .m_axi_input_V_ARBURST(tancalc6_U0_m_axi_input_V_ARBURST),
    .m_axi_input_V_ARLOCK(tancalc6_U0_m_axi_input_V_ARLOCK),
    .m_axi_input_V_ARCACHE(tancalc6_U0_m_axi_input_V_ARCACHE),
    .m_axi_input_V_ARPROT(tancalc6_U0_m_axi_input_V_ARPROT),
    .m_axi_input_V_ARQOS(tancalc6_U0_m_axi_input_V_ARQOS),
    .m_axi_input_V_ARREGION(tancalc6_U0_m_axi_input_V_ARREGION),
    .m_axi_input_V_ARUSER(tancalc6_U0_m_axi_input_V_ARUSER),
    .m_axi_input_V_RVALID(gmem0_RVALID),
    .m_axi_input_V_RREADY(tancalc6_U0_m_axi_input_V_RREADY),
    .m_axi_input_V_RDATA(gmem0_RDATA),
    .m_axi_input_V_RLAST(gmem0_RLAST),
    .m_axi_input_V_RID(gmem0_RID),
    .m_axi_input_V_RUSER(gmem0_RUSER),
    .m_axi_input_V_RRESP(gmem0_RRESP),
    .m_axi_input_V_BVALID(1'b0),
    .m_axi_input_V_BREADY(tancalc6_U0_m_axi_input_V_BREADY),
    .m_axi_input_V_BRESP(2'd0),
    .m_axi_input_V_BID(1'd0),
    .m_axi_input_V_BUSER(1'd0),
    .input_V_offset(input_V),
    .output_line_0_V_V_din(tancalc6_U0_output_line_0_V_V_din),
    .output_line_0_V_V_full_n(stream_array_line_0_V_V_full_n),
    .output_line_0_V_V_write(tancalc6_U0_output_line_0_V_V_write),
    .output_line_1_V_V_din(tancalc6_U0_output_line_1_V_V_din),
    .output_line_1_V_V_full_n(stream_array_line_1_V_V_full_n),
    .output_line_1_V_V_write(tancalc6_U0_output_line_1_V_V_write),
    .output_line_2_V_V_din(tancalc6_U0_output_line_2_V_V_din),
    .output_line_2_V_V_full_n(stream_array_line_2_V_V_full_n),
    .output_line_2_V_V_write(tancalc6_U0_output_line_2_V_V_write),
    .output_line_3_V_V_din(tancalc6_U0_output_line_3_V_V_din),
    .output_line_3_V_V_full_n(stream_array_line_3_V_V_full_n),
    .output_line_3_V_V_write(tancalc6_U0_output_line_3_V_V_write),
    .output_line_4_V_V_din(tancalc6_U0_output_line_4_V_V_din),
    .output_line_4_V_V_full_n(stream_array_line_4_V_V_full_n),
    .output_line_4_V_V_write(tancalc6_U0_output_line_4_V_V_write),
    .output_line_5_V_V_din(tancalc6_U0_output_line_5_V_V_din),
    .output_line_5_V_V_full_n(stream_array_line_5_V_V_full_n),
    .output_line_5_V_V_write(tancalc6_U0_output_line_5_V_V_write),
    .output_line_6_V_V_din(tancalc6_U0_output_line_6_V_V_din),
    .output_line_6_V_V_full_n(stream_array_line_6_V_V_full_n),
    .output_line_6_V_V_write(tancalc6_U0_output_line_6_V_V_write),
    .output_line_7_V_V_din(tancalc6_U0_output_line_7_V_V_din),
    .output_line_7_V_V_full_n(stream_array_line_7_V_V_full_n),
    .output_line_7_V_V_write(tancalc6_U0_output_line_7_V_V_write),
    .output_V(output_V),
    .output_V_out_din(tancalc6_U0_output_V_out_din),
    .output_V_out_full_n(output_V_c_full_n),
    .output_V_out_write(tancalc6_U0_output_V_out_write)
);

fifo fifo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(fifo_U0_ap_start),
    .ap_done(fifo_U0_ap_done),
    .ap_continue(fifo_U0_ap_continue),
    .ap_idle(fifo_U0_ap_idle),
    .ap_ready(fifo_U0_ap_ready),
    .input_line_0_V_V_dout(stream_array_line_0_V_V_dout),
    .input_line_0_V_V_empty_n(stream_array_line_0_V_V_empty_n),
    .input_line_0_V_V_read(fifo_U0_input_line_0_V_V_read),
    .input_line_1_V_V_dout(stream_array_line_1_V_V_dout),
    .input_line_1_V_V_empty_n(stream_array_line_1_V_V_empty_n),
    .input_line_1_V_V_read(fifo_U0_input_line_1_V_V_read),
    .input_line_2_V_V_dout(stream_array_line_2_V_V_dout),
    .input_line_2_V_V_empty_n(stream_array_line_2_V_V_empty_n),
    .input_line_2_V_V_read(fifo_U0_input_line_2_V_V_read),
    .input_line_3_V_V_dout(stream_array_line_3_V_V_dout),
    .input_line_3_V_V_empty_n(stream_array_line_3_V_V_empty_n),
    .input_line_3_V_V_read(fifo_U0_input_line_3_V_V_read),
    .input_line_4_V_V_dout(stream_array_line_4_V_V_dout),
    .input_line_4_V_V_empty_n(stream_array_line_4_V_V_empty_n),
    .input_line_4_V_V_read(fifo_U0_input_line_4_V_V_read),
    .input_line_5_V_V_dout(stream_array_line_5_V_V_dout),
    .input_line_5_V_V_empty_n(stream_array_line_5_V_V_empty_n),
    .input_line_5_V_V_read(fifo_U0_input_line_5_V_V_read),
    .input_line_6_V_V_dout(stream_array_line_6_V_V_dout),
    .input_line_6_V_V_empty_n(stream_array_line_6_V_V_empty_n),
    .input_line_6_V_V_read(fifo_U0_input_line_6_V_V_read),
    .input_line_7_V_V_dout(stream_array_line_7_V_V_dout),
    .input_line_7_V_V_empty_n(stream_array_line_7_V_V_empty_n),
    .input_line_7_V_V_read(fifo_U0_input_line_7_V_V_read),
    .m_axi_output_V_AWVALID(fifo_U0_m_axi_output_V_AWVALID),
    .m_axi_output_V_AWREADY(gmem1_AWREADY),
    .m_axi_output_V_AWADDR(fifo_U0_m_axi_output_V_AWADDR),
    .m_axi_output_V_AWID(fifo_U0_m_axi_output_V_AWID),
    .m_axi_output_V_AWLEN(fifo_U0_m_axi_output_V_AWLEN),
    .m_axi_output_V_AWSIZE(fifo_U0_m_axi_output_V_AWSIZE),
    .m_axi_output_V_AWBURST(fifo_U0_m_axi_output_V_AWBURST),
    .m_axi_output_V_AWLOCK(fifo_U0_m_axi_output_V_AWLOCK),
    .m_axi_output_V_AWCACHE(fifo_U0_m_axi_output_V_AWCACHE),
    .m_axi_output_V_AWPROT(fifo_U0_m_axi_output_V_AWPROT),
    .m_axi_output_V_AWQOS(fifo_U0_m_axi_output_V_AWQOS),
    .m_axi_output_V_AWREGION(fifo_U0_m_axi_output_V_AWREGION),
    .m_axi_output_V_AWUSER(fifo_U0_m_axi_output_V_AWUSER),
    .m_axi_output_V_WVALID(fifo_U0_m_axi_output_V_WVALID),
    .m_axi_output_V_WREADY(gmem1_WREADY),
    .m_axi_output_V_WDATA(fifo_U0_m_axi_output_V_WDATA),
    .m_axi_output_V_WSTRB(fifo_U0_m_axi_output_V_WSTRB),
    .m_axi_output_V_WLAST(fifo_U0_m_axi_output_V_WLAST),
    .m_axi_output_V_WID(fifo_U0_m_axi_output_V_WID),
    .m_axi_output_V_WUSER(fifo_U0_m_axi_output_V_WUSER),
    .m_axi_output_V_ARVALID(fifo_U0_m_axi_output_V_ARVALID),
    .m_axi_output_V_ARREADY(1'b0),
    .m_axi_output_V_ARADDR(fifo_U0_m_axi_output_V_ARADDR),
    .m_axi_output_V_ARID(fifo_U0_m_axi_output_V_ARID),
    .m_axi_output_V_ARLEN(fifo_U0_m_axi_output_V_ARLEN),
    .m_axi_output_V_ARSIZE(fifo_U0_m_axi_output_V_ARSIZE),
    .m_axi_output_V_ARBURST(fifo_U0_m_axi_output_V_ARBURST),
    .m_axi_output_V_ARLOCK(fifo_U0_m_axi_output_V_ARLOCK),
    .m_axi_output_V_ARCACHE(fifo_U0_m_axi_output_V_ARCACHE),
    .m_axi_output_V_ARPROT(fifo_U0_m_axi_output_V_ARPROT),
    .m_axi_output_V_ARQOS(fifo_U0_m_axi_output_V_ARQOS),
    .m_axi_output_V_ARREGION(fifo_U0_m_axi_output_V_ARREGION),
    .m_axi_output_V_ARUSER(fifo_U0_m_axi_output_V_ARUSER),
    .m_axi_output_V_RVALID(1'b0),
    .m_axi_output_V_RREADY(fifo_U0_m_axi_output_V_RREADY),
    .m_axi_output_V_RDATA(512'd0),
    .m_axi_output_V_RLAST(1'b0),
    .m_axi_output_V_RID(1'd0),
    .m_axi_output_V_RUSER(1'd0),
    .m_axi_output_V_RRESP(2'd0),
    .m_axi_output_V_BVALID(gmem1_BVALID),
    .m_axi_output_V_BREADY(fifo_U0_m_axi_output_V_BREADY),
    .m_axi_output_V_BRESP(gmem1_BRESP),
    .m_axi_output_V_BID(gmem1_BID),
    .m_axi_output_V_BUSER(gmem1_BUSER),
    .output_V_offset_dout(output_V_c_dout),
    .output_V_offset_empty_n(output_V_c_empty_n),
    .output_V_offset_read(fifo_U0_output_V_offset_read)
);

fifo_w32_d32_A stream_array_line_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc6_U0_output_line_0_V_V_din),
    .if_full_n(stream_array_line_0_V_V_full_n),
    .if_write(tancalc6_U0_output_line_0_V_V_write),
    .if_dout(stream_array_line_0_V_V_dout),
    .if_empty_n(stream_array_line_0_V_V_empty_n),
    .if_read(fifo_U0_input_line_0_V_V_read)
);

fifo_w32_d32_A stream_array_line_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc6_U0_output_line_1_V_V_din),
    .if_full_n(stream_array_line_1_V_V_full_n),
    .if_write(tancalc6_U0_output_line_1_V_V_write),
    .if_dout(stream_array_line_1_V_V_dout),
    .if_empty_n(stream_array_line_1_V_V_empty_n),
    .if_read(fifo_U0_input_line_1_V_V_read)
);

fifo_w32_d32_A stream_array_line_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc6_U0_output_line_2_V_V_din),
    .if_full_n(stream_array_line_2_V_V_full_n),
    .if_write(tancalc6_U0_output_line_2_V_V_write),
    .if_dout(stream_array_line_2_V_V_dout),
    .if_empty_n(stream_array_line_2_V_V_empty_n),
    .if_read(fifo_U0_input_line_2_V_V_read)
);

fifo_w32_d32_A stream_array_line_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc6_U0_output_line_3_V_V_din),
    .if_full_n(stream_array_line_3_V_V_full_n),
    .if_write(tancalc6_U0_output_line_3_V_V_write),
    .if_dout(stream_array_line_3_V_V_dout),
    .if_empty_n(stream_array_line_3_V_V_empty_n),
    .if_read(fifo_U0_input_line_3_V_V_read)
);

fifo_w32_d32_A stream_array_line_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc6_U0_output_line_4_V_V_din),
    .if_full_n(stream_array_line_4_V_V_full_n),
    .if_write(tancalc6_U0_output_line_4_V_V_write),
    .if_dout(stream_array_line_4_V_V_dout),
    .if_empty_n(stream_array_line_4_V_V_empty_n),
    .if_read(fifo_U0_input_line_4_V_V_read)
);

fifo_w32_d32_A stream_array_line_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc6_U0_output_line_5_V_V_din),
    .if_full_n(stream_array_line_5_V_V_full_n),
    .if_write(tancalc6_U0_output_line_5_V_V_write),
    .if_dout(stream_array_line_5_V_V_dout),
    .if_empty_n(stream_array_line_5_V_V_empty_n),
    .if_read(fifo_U0_input_line_5_V_V_read)
);

fifo_w32_d32_A stream_array_line_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc6_U0_output_line_6_V_V_din),
    .if_full_n(stream_array_line_6_V_V_full_n),
    .if_write(tancalc6_U0_output_line_6_V_V_write),
    .if_dout(stream_array_line_6_V_V_dout),
    .if_empty_n(stream_array_line_6_V_V_empty_n),
    .if_read(fifo_U0_input_line_6_V_V_read)
);

fifo_w32_d32_A stream_array_line_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc6_U0_output_line_7_V_V_din),
    .if_full_n(stream_array_line_7_V_V_full_n),
    .if_write(tancalc6_U0_output_line_7_V_V_write),
    .if_dout(stream_array_line_7_V_V_dout),
    .if_empty_n(stream_array_line_7_V_V_empty_n),
    .if_read(fifo_U0_input_line_7_V_V_read)
);

fifo_w64_d2_A output_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc6_U0_output_V_out_din),
    .if_full_n(output_V_c_full_n),
    .if_write(tancalc6_U0_output_V_out_write),
    .if_dout(output_V_c_dout),
    .if_empty_n(output_V_c_empty_n),
    .if_read(fifo_U0_output_V_offset_read)
);

start_for_fifo_U0 start_for_fifo_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fifo_U0_din),
    .if_full_n(start_for_fifo_U0_full_n),
    .if_write(tancalc6_U0_start_write),
    .if_dout(start_for_fifo_U0_dout),
    .if_empty_n(start_for_fifo_U0_empty_n),
    .if_read(fifo_U0_ap_ready)
);

assign ap_done = fifo_U0_ap_done;

assign ap_idle = (tancalc6_U0_ap_idle & fifo_U0_ap_idle);

assign ap_ready = tancalc6_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = fifo_U0_ap_done;

assign ap_sync_ready = tancalc6_U0_ap_ready;

assign fifo_U0_ap_continue = 1'b1;

assign fifo_U0_ap_start = start_for_fifo_U0_empty_n;

assign fifo_U0_start_full_n = 1'b1;

assign fifo_U0_start_write = 1'b0;

assign start_for_fifo_U0_din = 1'b1;

assign tancalc6_U0_ap_continue = 1'b1;

assign tancalc6_U0_ap_start = ap_start;

endmodule //hier_func
