[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"driver_for_unloaded_hier_pins":"Z",
"has_resized_timing_model":"false",
"hdl_array_naming_style":"%s[%d]",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_latch_keep_feedback":"false",
"hdl_max_loop_limit":"1024",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"init_hdl_search_path":".",
"hdl_unconnected_input_port_value":"0",
"hdl_undriven_output_port_value":"0",
"hdl_undriven_signal_value":"0",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_vhdl_preferred_architecture":"",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"/vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef",
"init_lib_search_path":". /vol/cadence2018/GENUS181/tools.lnx86/lib/tech",
"lib_search_path":". /vol/cadence2018/GENUS181/tools.lnx86/lib/tech",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"false",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_seqs_name_concat_string":"_MB_",
"optimize_seq_x_to":"0",
"program_version":"18.14-s037_1",
"ungroup_separator":"_",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_cg_declone_hier_compare":"true",
"wlec_cut_point":"none",
"wlec_g1_has_iso_inserted":"false",
"wlec_hier_comp_threshold":"50",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_ncprotect_keydb":"true",
"wlec_one_hot_mux":"false",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_top":"",
"wlec_set_cdn_synth_root":"false",
"wlec_uniquify":"true",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_write_cpf_lp_ec_flow":"true",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"hdl_convert_onebit_vector_to_scalar":"false",
"write_vlog_no_negative_index":"false",
"wlec_auto_analyze":"true",
"wlec_checkpoint":"",
"wlec_compare_threads":"4",
"wlec_ignore_ovf":"false",
"wlec_parallel_threads":"4",
"use_abstract_models":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"write_vlog_empty_module_for_black_box":"false",
"hdl_allow_inout_const_port_connect":"false",
"hdl_allow_instance_name_conflict":"false",
"hdl_append_generic_ports":"true",
"hdl_async_set_reset":"",
"hdl_auto_async_set_reset":"false",
"hdl_auto_exec_sdc_scripts":"true",
"hdl_auto_sync_set_reset":"true",
"hdl_bidirectional_assign":"true",
"hdl_bidirectional_wand_wor_assign":"false",
"hdl_bus_wire_naming_style":"%s[%d]",
"hdl_case_mux_threshold":"2",
"hdl_case_sensitive_instances":"none",
"hdl_decimal_parameter_name":"false",
"hdl_delete_transparent_latch":"true",
"hdl_enable_proc_name":"false",
"hdl_ff_keep_explicit_feedback":"true",
"hdl_ff_keep_feedback":"false",
"hdl_ignore_pragma_names":"coverage",
"hdl_index_mux_threshold":"8",
"hdl_infer_unresolved_from_logic_abstract":"true",
"hdl_link_from_any_lib":"true",
"hdl_max_map_to_mux_control_width":"10",
"hdl_max_memory_address_range":"16384",
"hdl_max_recursion_limit":"1024",
"hdl_nc_compatible_module_linking":"true",
"hdl_overwrite_command_line_macros":"true",
"hdl_preserve_async_sr_priority_logic":"false",
"hdl_preserve_dangling_output_nets":"true",
"hdl_preserve_supply_nets":"true",
"hdl_preserve_sync_ctrl_logic":"false",
"hdl_preserve_sync_set_reset":"false",
"hdl_preserve_unused_registers":"false",
"hdl_primitive_input_multibit":"false",
"hdl_rename_cdn_flop_pins":"",
"hdl_report_case_info":"false",
"hdl_resolve_instance_with_libcell":"false",
"hdl_resolve_parameterized_instance_with_structural_module":"false",
"hdl_sv_module_wrapper":"false",
"hdl_sync_set_reset":"",
"hdl_track_filename_row_col":"false",
"hdl_track_module_elab_memory_and_runtime":"false",
"hdl_unconnected_value":"0",
"hdl_use_cw_first":"false",
"hdl_use_default_parameter_values_in_design_name":"false",
"hdl_use_default_parameter_values_in_name":"false",
"hdl_use_parameterized_module_by_name":"false",
"hdl_use_params_in_cell_search":"true",
"hdl_use_port_default_value":"true",
"hdl_verilog_defines":"SYNTHESIS",
"hdl_vhdl_assign_width_mismatch":"false",
"hdl_vhdl_case":"original",
"hdl_vhdl_environment":"common",
"hdl_vhdl_lrm_compliance":"false",
"hdl_vhdl_range_opto":"false",
"hdl_vhdl_read_version":"1993",
"hdl_zero_replicate_is_null":"true",
"multibit_allow_unused_bits":"true",
"multibit_auto_exclude_registers_with_exceptions":"false",
"multibit_cells_from_different_busses":"true",
"multibit_predefined_allow_unused_bits":"false",
"multibit_preserve_inferred_instances":"false",
"multibit_preserved_net_check":"false",
"multibit_seqs_instance_naming_style":"concat",
"multibit_seqs_members_naming_style":"%s%d %s%d_reg %s_%d_ %s_%d_reg {%s[%d]} {%s[%d]_reg}",
"multibit_short_prefix_string":"_CDN_CPX_",
"multibit_split_string":"_split_",
"multibit_unused_input_value":"0",
"wlec_composite_compare":"true",
"wlec_dft_constraint_file":"",
"wlec_no_exit":"false",
"wlec_old_lp_ec_flow":"false",
"wlec_skip_iso_check_hier_compare":"false",
"wlec_skip_lvl_check_hier_compare":"false",
"optimize_constant_feedback_seqs":"true",
"optimize_constant_0_flops":"true",
"optimize_constant_1_flops":"true",
"optimize_merge_flops":"true",
"optimize_constant_latches":"true",
"optimize_merge_latches":"true",
"iopt_sequential_duplication":"false",
"iopt_sequential_resynthesis":"true",
"iopt_sequential_resynthesis_min_effort":"high",
"object":"/",
"type":"root"},

{"commit_cpf_done":"false",
"hdl_filelist":"{default -v2001 {SYNTHESIS} {risc_takers_v3.v} {} {}}",
"hdl_user_name":"PipelinedCPU",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"seq_reason_deleted":"{{fetch_reg_mem_reg[15]} unloaded} {{fetch_reg_mem_reg[16]} unloaded} {{fetch_reg_mem_reg[17]} unloaded} {{fetch_reg_mem_reg[18]} unloaded} {{fetch_reg_mem_reg[19]} unloaded} {{fetch_reg_mem_reg[20]} unloaded} {{fetch_reg_mem_reg[21]} unloaded} {{fetch_reg_mem_reg[22]} unloaded} {{fetch_reg_mem_reg[23]} unloaded} {{fetch_reg_mem_reg[24]} unloaded} {{fetch_reg_mem_reg[25]} unloaded} {{fetch_reg_mem_reg[26]} unloaded} {{fetch_reg_mem_reg[27]} unloaded} {{fetch_reg_mem_reg[28]} unloaded} {{fetch_reg_mem_reg[29]} unloaded} {{fetch_reg_mem_reg[30]} unloaded} {{fetch_reg_mem_reg[31]} unloaded} {{RWrEnRegWb_reg[1]} unloaded} {{MemWrEnRegMem_reg[1]} unloaded} {{imm_reg_ex_reg[12]} unloaded} {{imm_reg_ex_reg[13]} unloaded} {{imm_reg_ex_reg[14]} unloaded} {{imm_reg_ex_reg[15]} unloaded} {{imm_reg_ex_reg[16]} unloaded} {{imm_reg_ex_reg[17]} unloaded} {{imm_reg_ex_reg[18]} unloaded} {{imm_reg_ex_reg[19]} unloaded} {{imm_reg_ex_reg[20]} unloaded} {{imm_reg_ex_reg[21]} unloaded} {{imm_reg_ex_reg[22]} unloaded} {{imm_reg_ex_reg[23]} unloaded} {{imm_reg_ex_reg[24]} unloaded} {{imm_reg_ex_reg[25]} unloaded} {{imm_reg_ex_reg[26]} unloaded} {{imm_reg_ex_reg[27]} unloaded} {{imm_reg_ex_reg[28]} unloaded} {{imm_reg_ex_reg[29]} unloaded} {{imm_reg_ex_reg[30]} unloaded} {{imm_reg_ex_reg[31]} unloaded} {loops unloaded} {fetch_reg_wb unloaded} {Rsrc1_reg_ex unloaded} {Rsrc2_reg_ex unloaded} {opcode_reg_ex unloaded} {opcode_reg_mem unloaded} {opcode_reg_wb unloaded} {funct7RegMem unloaded} {funct7RegWb unloaded} {PCRegMem unloaded} {PCRegWb unloaded} {opA_immRegMem unloaded} {opA_immRegWb unloaded} {opB_immRegMem unloaded} {opB_immRegWb unloaded} {Rsrc1_reg_ex_next unloaded} {Rsrc2_reg_ex_next unloaded} {PCRegMem_next unloaded} {PCRegWb_next unloaded} {{fetch_reg_mem_next_reg[15]} unloaded} {{fetch_reg_mem_next_reg[16]} unloaded} {{fetch_reg_mem_next_reg[17]} unloaded} {{fetch_reg_mem_next_reg[18]} unloaded} {{fetch_reg_mem_next_reg[19]} unloaded} {{fetch_reg_mem_next_reg[20]} unloaded} {{fetch_reg_mem_next_reg[21]} unloaded} {{fetch_reg_mem_next_reg[22]} unloaded} {{fetch_reg_mem_next_reg[23]} unloaded} {{fetch_reg_mem_next_reg[24]} unloaded} {{fetch_reg_mem_next_reg[25]} unloaded} {{fetch_reg_mem_next_reg[26]} unloaded} {{fetch_reg_mem_next_reg[27]} unloaded} {{fetch_reg_mem_next_reg[28]} unloaded} {{fetch_reg_mem_next_reg[29]} unloaded} {{fetch_reg_mem_next_reg[30]} unloaded} {{fetch_reg_mem_next_reg[31]} unloaded} {{RWrEnRegWb_next_reg[1]} unloaded} {{MemWrEnRegMem_next_reg[1]} unloaded} {{imm_reg_ex_next_reg[12]} unloaded} {{imm_reg_ex_next_reg[13]} unloaded} {{imm_reg_ex_next_reg[14]} unloaded} {{imm_reg_ex_next_reg[15]} unloaded} {{imm_reg_ex_next_reg[16]} unloaded} {{imm_reg_ex_next_reg[17]} unloaded} {{imm_reg_ex_next_reg[18]} unloaded} {{imm_reg_ex_next_reg[19]} unloaded} {{imm_reg_ex_next_reg[20]} unloaded} {{imm_reg_ex_next_reg[21]} unloaded} {{imm_reg_ex_next_reg[22]} unloaded} {{imm_reg_ex_next_reg[23]} unloaded} {{imm_reg_ex_next_reg[24]} unloaded} {{imm_reg_ex_next_reg[25]} unloaded} {{imm_reg_ex_next_reg[26]} unloaded} {{imm_reg_ex_next_reg[27]} unloaded} {{imm_reg_ex_next_reg[28]} unloaded} {{imm_reg_ex_next_reg[29]} unloaded} {{imm_reg_ex_next_reg[30]} unloaded} {{imm_reg_ex_next_reg[31]} unloaded} {{funct7Reg_reg[1]} unloaded} {{funct7Reg_reg[2]} unloaded} {{funct7Reg_reg[3]} unloaded} {{funct7Reg_reg[4]} unloaded} {{funct7Reg_reg[6]} unloaded} {miss_predict_reg {{constant 0}}} {loadHalt_reg {{constant 0}}} {{fetch_reg_ex_next_reg[7]} {{merged with Rdst_reg_ex_next_reg[0]}}} {{fetch_reg_ex_next_reg[8]} {{merged with Rdst_reg_ex_next_reg[1]}}} {{fetch_reg_ex_next_reg[9]} {{merged with Rdst_reg_ex_next_reg[2]}}} {{fetch_reg_ex_next_reg[10]} {{merged with Rdst_reg_ex_next_reg[3]}}} {{fetch_reg_ex_next_reg[11]} {{merged with Rdst_reg_ex_next_reg[4]}}} {{funct3_reg_ex_next_reg[0]} {{merged with fetch_reg_ex_next_reg[12]}}} {{funct3_reg_ex_next_reg[1]} {{merged with fetch_reg_ex_next_reg[13]}}} {{funct3_reg_ex_next_reg[2]} {{merged with fetch_reg_ex_next_reg[14]}}} {{imm_reg_ex_next_reg[0]} {{merged with fetch_reg_ex_next_reg[20]}}} {{imm_reg_ex_next_reg[1]} {{merged with fetch_reg_ex_next_reg[21]}}} {{imm_reg_ex_next_reg[2]} {{merged with fetch_reg_ex_next_reg[22]}}} {{imm_reg_ex_next_reg[3]} {{merged with fetch_reg_ex_next_reg[23]}}} {{imm_reg_ex_next_reg[4]} {{merged with fetch_reg_ex_next_reg[24]}}} {{imm_reg_ex_next_reg[5]} {{merged with fetch_reg_ex_next_reg[25]}}} {{imm_reg_ex_next_reg[6]} {{merged with fetch_reg_ex_next_reg[26]}}} {{imm_reg_ex_next_reg[7]} {{merged with fetch_reg_ex_next_reg[27]}}} {{imm_reg_ex_next_reg[8]} {{merged with fetch_reg_ex_next_reg[28]}}} {{imm_reg_ex_next_reg[9]} {{merged with fetch_reg_ex_next_reg[29]}}} {{imm_reg_ex_next_reg[10]} {{merged with fetch_reg_ex_next_reg[30]}}} {{imm_reg_ex_next_reg[11]} {{merged with fetch_reg_ex_next_reg[31]}}} {{fetch_reg_ex_reg[7]} {{merged with Rdst_reg_ex_reg[0]}}} {{fetch_reg_ex_reg[8]} {{merged with Rdst_reg_ex_reg[1]}}} {{fetch_reg_ex_reg[9]} {{merged with Rdst_reg_ex_reg[2]}}} {{fetch_reg_ex_reg[10]} {{merged with Rdst_reg_ex_reg[3]}}} {{fetch_reg_ex_reg[11]} {{merged with Rdst_reg_ex_reg[4]}}} {{funct3_reg_ex_reg[0]} {{merged with fetch_reg_ex_reg[12]}}} {{funct3_reg_ex_reg[1]} {{merged with fetch_reg_ex_reg[13]}}} {{funct3_reg_ex_reg[2]} {{merged with fetch_reg_ex_reg[14]}}} {{imm_reg_ex_reg[0]} {{merged with fetch_reg_ex_reg[20]}}} {{imm_reg_ex_reg[1]} {{merged with fetch_reg_ex_reg[21]}}} {{imm_reg_ex_reg[2]} {{merged with fetch_reg_ex_reg[22]}}} {{imm_reg_ex_reg[3]} {{merged with fetch_reg_ex_reg[23]}}} {{imm_reg_ex_reg[4]} {{merged with fetch_reg_ex_reg[24]}}} {{imm_reg_ex_reg[5]} {{merged with fetch_reg_ex_reg[25]}}} {{imm_reg_ex_reg[6]} {{merged with fetch_reg_ex_reg[26]}}} {{imm_reg_ex_reg[7]} {{merged with fetch_reg_ex_reg[27]}}} {{imm_reg_ex_reg[8]} {{merged with fetch_reg_ex_reg[28]}}} {{imm_reg_ex_reg[9]} {{merged with fetch_reg_ex_reg[29]}}} {{imm_reg_ex_reg[10]} {{merged with fetch_reg_ex_reg[30]}}} {{imm_reg_ex_reg[11]} {{merged with fetch_reg_ex_reg[31]}}} {{RWrEnRegMem_next_reg[1]} {{constant 0}}} {loadHalt_reg428 {{constant 1}}} {miss_predict_reg427 {{constant 1}}} {miss_predicted_reg {{constant 0}}} {loadHalted_reg {{constant 0}}} {{RWrEnRegMem_reg[1]} {{constant 0}}} {{ex_ford_lab_next_reg[0]} {{merged with RdstRegMem_next_reg[0]}}} {{ex_ford_lab_next_reg[1]} {{merged with RdstRegMem_next_reg[1]}}} {{ex_ford_lab_next_reg[2]} {{merged with RdstRegMem_next_reg[2]}}} {{ex_ford_lab_next_reg[3]} {{merged with RdstRegMem_next_reg[3]}}} {{ex_ford_lab_next_reg[4]} {{merged with RdstRegMem_next_reg[4]}}} {{ex_ford_lab_reg[0]} {{merged with RdstRegMem_reg[0]}}} {{ex_ford_lab_reg[1]} {{merged with RdstRegMem_reg[1]}}} {{ex_ford_lab_reg[2]} {{merged with RdstRegMem_reg[2]}}} {{ex_ford_lab_reg[3]} {{merged with RdstRegMem_reg[3]}}} {{ex_ford_lab_reg[4]} {{merged with RdstRegMem_reg[4]}}}",
"state":"mapped",
"obsolete_state":"mapped",
"has_dp_shared_gint":"true",
"has_dp_rewrite_gint":"true",
"object":"/designs/PipelinedCPU",
"type":"design"},

{"checkpoint_equation":"\" assign Z = $signed(A) >>> SH ; \"",
"logical_hier":"false",
"instances":"/designs/PipelinedCPU/instances_hier/EU_sra_1019_32",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/PipelinedCPU/subdesigns/arith_shift_right_vlog_signed",
"type":"subdesign"},

{"boundary_change":"routed equal signal through 'EU_sra_1019_32/A[31]' around 'EU_sra_1019_32'",
"object":"/designs/PipelinedCPU/instances_hier/EU_sra_1019_32/pins_out/Z[31]",
"type":"pin"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/EU_myOutput_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/branch_predictor_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/branch_predictor_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/stages_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/stages_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/stages_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_ex_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opB_immReg_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrEnRegMem_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegMem_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegMem_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegMem_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegMem_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegMem_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/Rdst_reg_ex_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/Rdst_reg_ex_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/Rdst_reg_ex_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/Rdst_reg_ex_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/Rdst_reg_ex_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrEnRegMem_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegMem_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegMem_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegMem_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegMem_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegMem_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/Rdst_reg_ex_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/Rdst_reg_ex_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/Rdst_reg_ex_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/Rdst_reg_ex_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/Rdst_reg_ex_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/ex_ford_lab_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_mem_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_lab_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/stages_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegMem_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/mem_ford_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrReg_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/MemSizeRegMem_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/MemSizeRegMem_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/MemSizeReg_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/MemSizeReg_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/MemWrEnRegMem_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/MemWrEnReg_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegEx_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrEnRegWb_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrEnReg_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataReg_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegWb_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegWb_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegWb_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegWb_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegWb_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstReg_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstReg_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstReg_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstReg_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/RdstReg_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataReg_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/branch_predictor_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/branch_predictor_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/btb_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_ex_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/funct3Reg_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/funct3Reg_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/funct3Reg_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/funct7Reg_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/funct7Reg_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/next_stages_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_addr_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/DataAddrMem_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/MemSizeRegMem_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/MemSizeRegMem_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/MemWrEnRegMem_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_next_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/PCRegDec_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrEnRegWb_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RWrdataRegWb_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegWb_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegWb_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegWb_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegWb_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/RdstRegWb_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/StoreDataRegMem_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/btb_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_next_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/fetch_reg_dec_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/stages_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/PipelinedCPU/instances_seq/took_branch_ex_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/PipelinedCPU/instances_seq/opA_immReg_reg[15]",
"type":"instance"},

{"index": "1", 
 "date": "Sun Feb 25 02:35:28 CST 2024",
 "seconds": 1708850128.840982,
 "netlist": "fv/PipelinedCPU/fv_map.v.gz", 
 "design_name": "PipelinedCPU", 
 "synth_workdir": "/home/bns4987/ce362/Full_Synthesis_2/Synthesis", 
 "synthesis_command":"",
 "current_label": "fv_map", 
 "previous_label": "rtl", 
 "write_verif_file_runtime": 1.4142869999999998 
 }
]
