# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.mpf
# Loading project conv2d_tb
project compileall
# Compile of adder.vhd was successful.
# Compile of conv2d_tb.vhd was successful.
# Compile of multiplier.vhd was successful.
# Compile of nfu.vhd was successful.
# Compile of pe.vhd was successful.
# Compile of ptype.vhd was successful.
# Compile of regn.vhd was successful.
# Compile of fixed_float_types.vhd was successful.
# Compile of fixed_pkg.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
vsim work.tb_conv
# vsim work.tb_conv 
# Start time: 19:14:28 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15764 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave sim:/tb_conv/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: AS-3459DV  ProcessID: 15468
#           Attempting to use alternate WLF file "./wlft0f9v5n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0f9v5n
run 260 ns
run 270 ns
project compileall
# Compile of adder.vhd was successful.
# Compile of conv2d_tb.vhd was successful.
# Compile of multiplier.vhd was successful.
# Compile of nfu.vhd was successful.
# Compile of pe.vhd was successful.
# Compile of ptype.vhd was successful.
# Compile of regn.vhd was successful.
# Compile of fixed_float_types.vhd was successful.
# Compile of fixed_pkg.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 19:23:13 on Jun 22,2019, Elapsed time: 0:08:45
# Errors: 0, Warnings: 3
# vsim work.tb_conv 
# Start time: 19:23:13 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15767 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave sim:/tb_conv/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: AS-3459DV  ProcessID: 15468
#           Attempting to use alternate WLF file "./wlft48fs21".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft48fs21
run 260 ns
run 270 ns
quit -sim
# End time: 19:42:33 on Jun 22,2019, Elapsed time: 0:19:20
# Errors: 0, Warnings: 3
# Compile of conv2d_tb.vhd was successful.
vsim work.tb_conv
# vsim work.tb_conv 
# Start time: 19:44:16 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15768 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave sim:/tb_conv/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: AS-3459DV  ProcessID: 15468
#           Attempting to use alternate WLF file "./wlftqw45q7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqw45q7
run 270 ns
run 300 ns
# Compile of conv2d_tb.vhd failed with 2 errors.
# Compile of conv2d_tb.vhd failed with 2 errors.
# Compile of conv2d_tb.vhd was successful.
vsim work.tb_conv
# End time: 19:55:16 on Jun 22,2019, Elapsed time: 0:11:00
# Errors: 0, Warnings: 3
# vsim work.tb_conv 
# Start time: 19:55:16 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15768 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave sim:/tb_conv/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: AS-3459DV  ProcessID: 15468
#           Attempting to use alternate WLF file "./wlftarv75b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftarv75b
run 300 ns
# Compile of conv2d_tb.vhd was successful.
vsim work.tb_conv
# End time: 20:00:33 on Jun 22,2019, Elapsed time: 0:05:17
# Errors: 0, Warnings: 3
# vsim work.tb_conv 
# Start time: 20:00:33 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15767 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave sim:/tb_conv/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: AS-3459DV  ProcessID: 15468
#           Attempting to use alternate WLF file "./wlftz1q8c3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz1q8c3
run 300 ns
# Compile of conv2d_tb.vhd was successful.
vsim work.tb_conv
# End time: 20:20:45 on Jun 22,2019, Elapsed time: 0:20:12
# Errors: 0, Warnings: 3
# vsim work.tb_conv 
# Start time: 20:20:45 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15767 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave sim:/tb_conv/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: AS-3459DV  ProcessID: 15468
#           Attempting to use alternate WLF file "./wlftkids5y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkids5y
run 300 ns
# Compile of conv2d_tb.vhd was successful.
add wave sim:/tb_conv/*
run 300 ns
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "../stimuli/random_in.txt".
#    Time: 360 ns  Iteration: 0  Process: /tb_conv/line__142 File: C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd
# Fatal error in ForLoop loop at C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd line 188
# 
# HDL call sequence:
# Stopped at C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd 188 ForLoop loop
# 
add wave sim:/tb_conv/*
run 300 ns
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd 188 ForLoop loop
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd 188 ForLoop loop
# 
# Compile of conv2d_tb.vhd was successful.
add wave sim:/tb_conv/*
vsim work.tb_conv
# End time: 21:07:35 on Jun 22,2019, Elapsed time: 0:46:50
# Errors: 4, Warnings: 3
# vsim work.tb_conv 
# Start time: 21:07:35 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15767 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run 300 ns
add wave sim:/tb_conv/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: AS-3459DV  ProcessID: 15468
#           Attempting to use alternate WLF file "./wlftg6zx0z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg6zx0z
restart
run 300 ns
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
run -all
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "../stimuli/random_in.txt".
#    Time: 360 ns  Iteration: 0  Process: /tb_conv/line__141 File: C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd
# Fatal error in ForLoop loop at C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd line 187
# 
# HDL call sequence:
# Stopped at C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd 187 ForLoop loop
# 
# Compile of conv2d_tb.vhd was successful.
vsim work.tb_conv
# End time: 21:20:38 on Jun 22,2019, Elapsed time: 0:13:03
# Errors: 2, Warnings: 3
# vsim work.tb_conv 
# Start time: 21:20:38 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15767 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave sim:/tb_conv/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: AS-3459DV  ProcessID: 15468
#           Attempting to use alternate WLF file "./wlft31747h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft31747h
run -all
# Compile of conv2d_tb.vhd was successful.
stop
vsim work.tb_conv
# End time: 21:52:01 on Jun 22,2019, Elapsed time: 0:31:23
# Errors: 0, Warnings: 3
# vsim work.tb_conv 
# Start time: 21:52:02 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15768 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave sim:/tb_conv/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: AS-3459DV  ProcessID: 15468
#           Attempting to use alternate WLF file "./wlftjav630".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjav630
run -all
stop
vsim work.tb_conv
# End time: 22:09:28 on Jun 22,2019, Elapsed time: 0:17:26
# Errors: 0, Warnings: 3
# vsim work.tb_conv 
# Start time: 22:09:28 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15768 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Compile of conv2d_tb.vhd was successful.
vsim work.tb_conv
# End time: 22:10:08 on Jun 22,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 1
# vsim work.tb_conv 
# Start time: 22:10:08 on Jun 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.ptype
# Loading work.tb_conv(test)
# Loading work.nfu(structure)
# Loading work.pe(structure)
# Loading work.regn(behavior)
# Loading work.multiplier(behavior)
# Loading work.adder(behavior)
# ** Warning: Design size of 15768 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave sim:/tb_conv/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: AS-3459DV  ProcessID: 15468
#           Attempting to use alternate WLF file "./wlftiyfv6e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiyfv6e
run -all
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "../stimuli/random_in.txt".
#    Time: 360 ns  Iteration: 0  Process: /tb_conv/line__156 File: C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd
# Fatal error in ForLoop loop at C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd line 197
# 
# HDL call sequence:
# Stopped at C:/Users/Antonio/Documents/GitHub/Workshop_Innovative_Systems/hw_model/conv/simulation/conv2d_tb.vhd 197 ForLoop loop
# 
# End time: 22:22:05 on Jun 22,2019, Elapsed time: 0:11:57
# Errors: 2, Warnings: 3
