# -------------------------------------------------------
# Created on Tue May 13 03:00:26 PM PDT 2014 with csv2tbl
# -------------------------------------------------------

 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
 | CSV: /home/dpefour/git/scripts/toolbox/snapshot/example/metrics.csv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
 +-----+---------+---------+---------+--------------------------------------------------+--------------+--------+-------------+---------------------+------------+------------+----------------------------+----------------------+--------------+----------------------------+-------------------+-----------------+----------------+-------------+--------------------------------------------------------------------------+--------------------+--------------+--------------------------------------------------------------------------+-----------+---------------------+-----------+----------+-------------+------------+------------------------+------------------------------+--------------------------------+----------------------------------------------------------------------------+--------------------------------------+--------------------+--------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+------------+--------------------+--------------+--------------------------------------------------------------+-------------------+---------------+---------------+----------------+---------------+---------------+---------------------+----------------------+--------------------------------------------------+-------------------------------------------------+------------------+------------------+--------------+---------------+---------------+------------------+--------+--------------------------------------------------+-----------+--------------------+------------------+----------------+
 | id  | project | release | version | experiment                                       | step         | run    | description | date                | time       | clockspeed | design.allclocks.list      | design.allclocks.num | design.cells | design.clocks.list         | design.clocks.num | design.ips.list | design.ips.num | design.nets | design.pblocks.list                                                      | design.pblocks.num | design.ports | filename                                                                 | iteration | msg.criticalwarning | msg.error | msg.info | msg.warning | mux2lut    | param.place.LmMaxIters | param.place.repartition4Bali | param.route.forceSllAssignment | project.details                                                            | project.dir                          | project.part       | project.runs | report.clock_interaction                                                   | report.clock_networks                                                     | report.clock_utilization                                                    | report.clocks                                                              | report.high_fanout_nets                                                    | report.ip_status | report.ram_utilization                                                     | report.route_status                         | report.slr                                                                 | report.timing_summary                                                        | report.utilization                                                          | route.compile_order.constraints                                           | route.status                                | run.details                                                                | run.dir                                           | run.parent | run.part           | run.progress | run.script                                                   | run.stats.elapsed | run.stats.ths | run.stats.tns | run.stats.tpws | run.stats.whs | run.stats.wns | snapshot.date       | snapshot.description | snapshot.experiment                              | snapshot.log                                    | snapshot.project | snapshot.release | snapshot.run | snapshot.step | snapshot.time | snapshot.version | vivado | vivado.details                                   | vivado.os | vivado.osVersion   | vivado.plateform | vivado.version |
 +-----+---------+---------+---------+--------------------------------------------------+--------------+--------+-------------+---------------------+------------+------------+----------------------------+----------------------+--------------+----------------------------+-------------------+-----------------+----------------+-------------+--------------------------------------------------------------------------+--------------------+--------------+--------------------------------------------------------------------------+-----------+---------------------+-----------+----------+-------------+------------+------------------------+------------------------------+--------------------------------+----------------------------------------------------------------------------+--------------------------------------+--------------------+--------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+------------+--------------------+--------------+--------------------------------------------------------------+-------------------+---------------+---------------+----------------+---------------+---------------+---------------------+----------------------+--------------------------------------------------+-------------------------------------------------+------------------+------------------+--------------+---------------+---------------+------------------+--------+--------------------------------------------------+-----------+--------------------+------------------+----------------+
 | 14  | cisco   | 2014.2  | 0414    | td_all_muxes_2014.2                              | route_design | impl_1 |             | 2014-04-24 11:35:23 | 1398364523 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.2/mux2lut_all_muxes.dcp                              | 1         | 0                   | 0         | 6        | 6           | all        |                        |                              |                                | Property                               Type     Re  <2004 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46381 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <3085 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4645 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60347 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10237 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <3085 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 11:35:23 |                      | td_all_muxes_2014.2                              |  -I- Resetting snapshot  <4085 more characters> | cisco            | 2014.2           | impl_1       | route_design  | 1398364523    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 15  | cisco   | 2014.2  | 0414    | td_all_muxes_2014.2                              | opt_design   | impl_1 |             | 2014-04-23 19:55:51 | 1398308151 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.2/mux2lut_all_muxes.opt_design  <4 more characters>  |           | 0                   | 0         | 6        | 6           | all        |                        |                              |                                | Property                               Type     Re  <2015 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23546 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4628 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67025 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7381 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-23 19:55:51 |                      | td_all_muxes_2014.2                              |  -I- Resetting snapshot  <4111 more characters> | cisco            | 2014.2           | impl_1       | opt_design    | 1398308151    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 16  | cisco   | 2014.2  | 0414    | td_all_muxes_2014.2                              | place_design | impl_1 |             | 2014-04-24 02:56:15 | 1398333375 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.2/mux2lut_all_muxes.place_desi  <6 more characters>  |           | 0                   | 0         | 6        | 6           | all        |                        |                              |                                | Property                               Type     Re  <2017 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46190 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4645 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67689 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10237 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 02:56:15 |                      | td_all_muxes_2014.2                              |  -I- Resetting snapshot  <4110 more characters> | cisco            | 2014.2           | impl_1       | place_design  | 1398333375    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 17  | cisco   | 2014.2  | 0414    | td_all_muxes_2014.2                              | route_design | impl_1 |             | 2014-04-24 20:47:38 | 1398397658 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.2/mux2lut_all_muxes_reroute.dc  <1 more characters>  | 2         | 0                   | 0         | 6        | 6           | all        |                        |                              |                                | Property                               Type     Re  <2012 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46381 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <2349 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4645 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60176 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10237 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <2349 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 20:47:38 |                      | td_all_muxes_2014.2                              |  -I- Resetting snapshot  <4143 more characters> | cisco            | 2014.2           | impl_1       | route_design  | 1398397658    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 18  | cisco   | 2014.2  | 0414    | td_all_muxes_2014.2                              | synth        | impl_1 |             | 2014-04-23 19:28:54 | 1398306534 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.2/synth_mux2lut.dcp                                  |           | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2000 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23546 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4628 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67025 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7337 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-23 19:28:54 |                      | td_all_muxes_2014.2                              |  -I- Resetting snapshot  <4137 more characters> | cisco            | 2014.2           | impl_1       | synth         | 1398306534    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 19  | cisco   | 2014.2  | 0414    | td_all_muxes_nobali_lm100_2014.2                 | opt_design   | impl_1 |             | 2014-04-28 22:23:47 | 1398749027 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_lm100_2014.2/mux2lut_all_mux  <17 more characters> |           | 0                   | 0         | 6        | 6           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2015 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23546 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4628 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67025 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7381 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2011 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-28 22:23:47 |                      | td_all_muxes_nobali_lm100_2014.2                 |  -I- Resetting snapshot  <4200 more characters> | cisco            | 2014.2           | impl_1       | opt_design    | 1398749027    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 20  | cisco   | 2014.2  | 0414    | td_all_muxes_nobali_lm100_2014.2                 | place_design | impl_1 |             | 2014-04-29 00:13:20 | 1398755600 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_lm100_2014.2/mux2lut_all_mux  <19 more characters> |           | 0                   | 0         | 6        | 6           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2017 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45387 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4629 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66948 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10237 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2011 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-29 00:13:20 |                      | td_all_muxes_nobali_lm100_2014.2                 |  -I- Resetting snapshot  <4199 more characters> | cisco            | 2014.2           | impl_1       | place_design  | 1398755600    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 21  | cisco   | 2014.2  | 0414    | td_all_muxes_nobali_lm100_2014.2                 | synth        | impl_1 |             | 2014-04-28 22:10:01 | 1398748201 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_lm100_2014.2/synth_mux2lut.d  <2 more characters>  |           | 0                   | 0         | 6        | 0           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2000 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23546 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4628 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67025 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7337 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2011 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-28 22:10:01 |                      | td_all_muxes_nobali_lm100_2014.2                 |  -I- Resetting snapshot  <4199 more characters> | cisco            | 2014.2           | impl_1       | synth         | 1398748201    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 22  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_sslassign_2014.3             | place_design | impl_1 |             | 2014-04-25 03:10:25 | 1398420625 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_sslassign_2014.3/mux2lut_all  <23 more characters> |           | 0                   | 0         | 6        | 6           | all        |                        | 0                            | true                           | Property                               Type     Re  <2017 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45411 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1075 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4640 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67793 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1978 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 03:10:25 |                      | td_all_muxes_nobali_sslassign_2014.3             |  -I- Resetting snapshot  <4135 more characters> | cisco            | 2014.3           | impl_1       | place_design  | 1398420625    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 23  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay                      | route_design | impl_1 |             | 2014-04-23 09:24:16 | 1398270256 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040653      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420949     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay/mux2lu_all_muxest_3m  <16 more characters> | 1         | 0                   | 0         | 8        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1773 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2111 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43581 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <2481 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4628 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <109236 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9478 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <2481 more characters> | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2320 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-23 09:24:16 |                      | td_all_muxes_3mhz_noiodelay                      |  -I- Resetting snapshot  <4069 more characters> | cisco            | 2013.4           | impl_1       | route_design  | 1398270256    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 24  | cisco   | 2014.3  | 0414    | td_all_muxes_2014.3                              | route_design | impl_1 |             | 2014-04-24 06:40:50 | 1398346850 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.3/mux2lut_all_muxes.dcp                              | 1         | 0                   | 0         | 6        | 6           | all        |                        |                              |                                | Property                               Type     Re  <2004 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46392 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1062 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <3085 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4656 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60358 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <3085 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 06:40:50 |                      | td_all_muxes_2014.3                              |  -I- Resetting snapshot  <4070 more characters> | cisco            | 2014.3           | impl_1       | route_design  | 1398346850    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 25  | cisco   | 2014.2  | 0414    | td_all_muxes_sslassign_2014.2                    | route_design | impl_1 |             | 2014-04-26 03:27:51 | 1398508071 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_2014.2/mux2lut_all_muxes.  <3 more characters>  | 1         | 0                   | 0         | 6        | 6           | all        |                        |                              | true                           | Property                               Type     Re  <2004 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46381 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <1932 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4645 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <56673 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10237 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <1932 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1943 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-26 03:27:51 |                      | td_all_muxes_sslassign_2014.2                    |  -I- Resetting snapshot  <4195 more characters> | cisco            | 2014.2           | impl_1       | route_design  | 1398508071    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 26  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_sslassign_2014.3             | synth        | impl_1 |             | 2014-04-25 00:05:49 | 1398409549 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_sslassign_2014.3/synth_mux2l  <6 more characters>  |           | 0                   | 0         | 6        | 0           | all        |                        | 0                            | true                           | Property                               Type     Re  <2000 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1058 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7348 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1978 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 00:05:49 |                      | td_all_muxes_nobali_sslassign_2014.3             |  -I- Resetting snapshot  <4135 more characters> | cisco            | 2014.3           | impl_1       | synth         | 1398409549    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 27  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay                      | opt_design   | impl_1 |             | 2014-04-22 17:45:23 | 1398213923 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040671      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420962     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay/mux2lut_all_muxes_3m  <27 more characters> |           | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1784 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <22529 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <4274 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4633 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <119393 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <6813 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <4274 more characters> | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2320 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-22 17:45:23 |                      | td_all_muxes_3mhz_noiodelay                      |  -I- Resetting snapshot  <4068 more characters> | cisco            | 2013.4           | impl_1       | opt_design    | 1398213923    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 28  | cisco   | 2014.3  | 0414    | td_all_muxes_2014.3                              | opt_design   | impl_1 |             | 2014-04-23 18:38:46 | 1398303526 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.3/mux2lut_all_muxes.opt_design  <4 more characters>  |           | 0                   | 0         | 6        | 6           | all        |                        |                              |                                | Property                               Type     Re  <2015 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1073 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7392 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-23 18:38:46 |                      | td_all_muxes_2014.3                              |  -I- Resetting snapshot  <4096 more characters> | cisco            | 2014.3           | impl_1       | opt_design    | 1398303526    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 29  | cisco   | 2014.2  | 0414    | td_all_muxes_sslassign_2014.2                    | opt_design   | impl_1 |             | 2014-04-25 17:02:34 | 1398470554 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_2014.2/mux2lut_all_muxes.  <14 more characters> |           | 0                   | 0         | 6        | 6           | all        |                        |                              | true                           | Property                               Type     Re  <2015 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23546 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4628 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67025 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7381 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1943 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 17:02:34 |                      | td_all_muxes_sslassign_2014.2                    |  -I- Resetting snapshot  <4194 more characters> | cisco            | 2014.2           | impl_1       | opt_design    | 1398470554    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 30  | cisco   | 2014.3  | 0414    | td_all_muxes_ntd_sslassign_lm100_2014.3          | opt_design   | impl_1 |             | 2014-05-03 19:48:44 | 1399171724 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_ntd_sslassign_lm100_2014.3/mux2lut_  <28 more characters> |           | 0                   | 0         | 6        | 6           | all        | 100                    |                              | true                           | Property                               Type     Re  <2019 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1077 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7392 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2042 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 19:48:44 |                      | td_all_muxes_ntd_sslassign_lm100_2014.3          |  -I- Resetting snapshot  <4144 more characters> | cisco            | 2014.3           | impl_1       | opt_design    | 1399171724    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 31  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay                      | phys_opt     | impl_1 |             | 2014-04-23 00:06:33 | 1398236793 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040653      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420949     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay/mux2lut_all_muxes_3m  <25 more characters> |           | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1782 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2091 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43581 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4634 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <118983 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9484 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2320 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-23 00:06:33 |                      | td_all_muxes_3mhz_noiodelay                      |  -I- Resetting snapshot  <4066 more characters> | cisco            | 2013.4           | impl_1       | phys_opt      | 1398236793    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 32  | cisco   | 2014.3  | 0414    | td_all_muxes_2014.3                              | place_design | impl_1 |             | 2014-04-23 23:07:58 | 1398319678 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.3/mux2lut_all_muxes.place_desi  <6 more characters>  |           | 0                   | 0         | 6        | 6           | all        |                        |                              |                                | Property                               Type     Re  <2017 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46201 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1075 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4656 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67700 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-23 23:07:58 |                      | td_all_muxes_2014.3                              |  -I- Resetting snapshot  <4095 more characters> | cisco            | 2014.3           | impl_1       | place_design  | 1398319678    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 33  | cisco   | 2014.2  | 0414    | td_all_muxes_sslassign_2014.2                    | place_design | impl_1 |             | 2014-04-25 21:21:28 | 1398486088 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_2014.2/mux2lut_all_muxes.  <16 more characters> |           | 0                   | 0         | 6        | 6           | all        |                        |                              | true                           | Property                               Type     Re  <2017 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46190 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4645 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67689 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10237 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1943 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 21:21:28 |                      | td_all_muxes_sslassign_2014.2                    |  -I- Resetting snapshot  <4193 more characters> | cisco            | 2014.2           | impl_1       | place_design  | 1398486088    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 34  | cisco   | 2014.3  | 0414    | td_all_muxes_ntd_sslassign_lm100_2014.3          | synth        | impl_1 |             | 2014-05-03 19:31:18 | 1399170678 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_ntd_sslassign_lm100_2014.3/synth_mu  <9 more characters>  |           | 0                   | 0         | 6        | 0           | all        | 100                    |                              | true                           | Property                               Type     Re  <2000 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1058 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7348 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2042 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 19:31:18 |                      | td_all_muxes_ntd_sslassign_lm100_2014.3          |  -I- Resetting snapshot  <4143 more characters> | cisco            | 2014.3           | impl_1       | synth         | 1399170678    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 35  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay                      | place_design | impl_1 |             | 2014-04-22 22:44:46 | 1398231886 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040651      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420943     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay/mux2lut_all_muxes_3m  <29 more characters> |           | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1786 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2091 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43581 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4634 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <118985 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9484 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2320 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-22 22:44:46 |                      | td_all_muxes_3mhz_noiodelay                      |  -I- Resetting snapshot  <4066 more characters> | cisco            | 2013.4           | impl_1       | place_design  | 1398231886    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 36  | cisco   | 2014.2  | 0414    | td_all_muxes_sslassign_2014.2                    | route_design | impl_1 |             | 2014-04-26 06:23:10 | 1398518590 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_2014.2/mux2lut_all_muxes_  <11 more characters> | 2         | 0                   | 0         | 6        | 6           | all        |                        |                              | true                           | Property                               Type     Re  <2012 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46381 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <4043 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4645 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <56978 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10237 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4043 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1943 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-26 06:23:10 |                      | td_all_muxes_sslassign_2014.2                    |  -I- Resetting snapshot  <4196 more characters> | cisco            | 2014.2           | impl_1       | route_design  | 1398518590    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 37  | cisco   | 2014.3  | 0414    | td_all_muxes_ntd_sslassign_lm100_2014.3          | place_design | impl_1 |             | 2014-05-03 22:22:51 | 1399180971 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_ntd_sslassign_lm100_2014.3/mux2lut_  <30 more characters> |           | 0                   | 0         | 6        | 6           | all        | 100                    |                              | true                           | Property                               Type     Re  <2021 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45651 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1079 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4640 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66266 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2042 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 22:22:51 |                      | td_all_muxes_ntd_sslassign_lm100_2014.3          |  -I- Resetting snapshot  <4143 more characters> | cisco            | 2014.3           | impl_1       | place_design  | 1399180971    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 38  | cisco   | 2014.3  | 0414    | td_all_muxes_2014.3                              | route_design | impl_1 |             | 2014-04-24 13:38:40 | 1398371920 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.3/mux2lut_all_muxes_reroute.dc  <1 more characters>  | 2         | 0                   | 0         | 6        | 6           | all        |                        |                              |                                | Property                               Type     Re  <2012 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46392 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1070 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <2349 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4656 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60187 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <2349 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 13:38:40 |                      | td_all_muxes_2014.3                              |  -I- Resetting snapshot  <4098 more characters> | cisco            | 2014.3           | impl_1       | route_design  | 1398371920    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 39  | cisco   | 2014.2  | 0414    | td_all_muxes_sslassign_2014.2                    | synth        | impl_1 |             | 2014-04-25 16:49:26 | 1398469766 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_2014.2/synth_mux2lut.dcp                        |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2000 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2076 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23546 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2984 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1325 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4628 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67025 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7337 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1943 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 16:49:26 |                      | td_all_muxes_sslassign_2014.2                    |  -I- Resetting snapshot  <4171 more characters> | cisco            | 2014.2           | impl_1       | synth         | 1398469766    | 0414             | 2014.2 | Vivado v2014.2 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.2         |
 | 40  | cisco   | 2014.3  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 | synth        | impl_1 |             | 2014-05-03 19:28:54 | 1399170534 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3  <34 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2016 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1066 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <120143 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7348 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 19:28:54 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 |  -I- Resetting snapshot  <3914 more characters> | cisco            | 2014.3           | impl_1       | synth         | 1399170534    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 41  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay                      | route_design | impl_1 |             | 2014-04-23 15:32:05 | 1398292325 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040653      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420949     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay/mux2lut_all_muxes_3m  <25 more characters> | 3         | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1782 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2082 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43581 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4628 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <109291 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9478 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2320 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-23 15:32:05 |                      | td_all_muxes_3mhz_noiodelay                      |  -I- Resetting snapshot  <4067 more characters> | cisco            | 2013.4           | impl_1       | route_design  | 1398292325    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 42  | cisco   | 2014.3  | 0414    | td_all_muxes_2014.3                              | synth        | impl_1 |             | 2014-04-23 18:25:36 | 1398302736 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.3/synth_mux2lut.dcp                                  |           | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2000 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1058 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7348 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-23 18:25:36 |                      | td_all_muxes_2014.3                              |  -I- Resetting snapshot  <4064 more characters> | cisco            | 2014.3           | impl_1       | synth         | 1398302736    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 43  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_2014.3                       | opt_design   | impl_1 |             | 2014-04-25 18:03:59 | 1398474239 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_2014.3/mux2lut_all_muxes.opt  <11 more characters> |           | 0                   | 0         | 6        | 6           | all        |                        | 0                            |                                | Property                               Type     Re  <2015 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1073 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7392 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1980 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 18:03:59 |                      | td_all_muxes_nobali_2014.3                       |  -I- Resetting snapshot  <4112 more characters> | cisco            | 2014.3           | impl_1       | opt_design    | 1398474239    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 44  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay                      | route_design | impl_1 |             | 2014-04-23 11:42:12 | 1398278532 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040653      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420949     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay/mux2lut_all_muxes_3m  <24 more characters> | 2         | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1781 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2091 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43581 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4628 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <109274 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9478 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2320 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-23 11:42:12 |                      | td_all_muxes_3mhz_noiodelay                      |  -I- Resetting snapshot  <4067 more characters> | cisco            | 2013.4           | impl_1       | route_design  | 1398278532    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 45  | cisco   | 2014.3  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 | route_design | impl_1 |             | 2014-05-04 14:38:22 | 1399239502 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040600      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420959     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3  <66 more characters> | 2         | 0                   | 0         | 6        | 6           | all        |                        |                              | true                           | Property                               Type     Re  <2048 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2127 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45876 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1098 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4634 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <107351 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10242 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-04 14:38:22 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 |  -I- Resetting snapshot  <3914 more characters> | cisco            | 2014.3           | impl_1       | route_design  | 1399239502    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 46  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_2014.3                       | place_design | impl_1 |             | 2014-04-25 20:35:07 | 1398483307 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_2014.3/mux2lut_all_muxes.pla  <13 more characters> |           | 0                   | 0         | 6        | 6           | all        |                        | 0                            |                                | Property                               Type     Re  <2017 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45411 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1075 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4640 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67793 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1980 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 20:35:07 |                      | td_all_muxes_nobali_2014.3                       |  -I- Resetting snapshot  <4111 more characters> | cisco            | 2014.3           | impl_1       | place_design  | 1398483307    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 47  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign            | route_design | impl_1 |             | 2014-04-25 05:54:39 | 1398430479 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040653      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420949     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign/mux2lu_all  <26 more characters> | 1         | 0                   | 0         | 7        | 0           | all        |                        |                              | true                           | Property                               Type    Rea  <1773 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2121 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43581 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4628 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <106906 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9478 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2358 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 05:54:39 |                      | td_all_muxes_3mhz_noiodelay_sslassign            |  -I- Resetting snapshot  <4091 more characters> | cisco            | 2013.4           | impl_1       | route_design  | 1398430479    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 48  | cisco   | 2014.3  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 | phys_opt     | impl_1 |             | 2014-05-03 22:07:29 | 1399180049 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040600      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420959     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3  <67 more characters> |           | 0                   | 0         | 6        | 6           | all        |                        |                              | true                           | Property                               Type     Re  <2049 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2117 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45683 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1099 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4640 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <115953 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 22:07:29 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 |  -I- Resetting snapshot  <3913 more characters> | cisco            | 2014.3           | impl_1       | phys_opt      | 1399180049    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 49  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_2014.3                       | synth        | impl_1 |             | 2014-04-25 17:43:25 | 1398473005 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_2014.3/synth_mux2lut.dcp                           |           | 0                   | 0         | 6        | 0           | all        |                        | 0                            |                                | Property                               Type     Re  <2000 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1058 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7348 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1980 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 17:43:25 |                      | td_all_muxes_nobali_2014.3                       |  -I- Resetting snapshot  <4086 more characters> | cisco            | 2014.3           | impl_1       | synth         | 1398473005    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 50  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign            | opt_design   | impl_1 |             | 2014-04-24 18:34:15 | 1398389655 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040671      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420962     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign/mux2lut_al  <47 more characters> |           | 0                   | 0         | 7        | 0           | all        |                        |                              | true                           | Property                               Type    Rea  <1794 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <22529 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <4274 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4633 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <119393 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <6813 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <4274 more characters> | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2358 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 18:34:15 |                      | td_all_muxes_3mhz_noiodelay_sslassign            |  -I- Resetting snapshot  <4092 more characters> | cisco            | 2013.4           | impl_1       | opt_design    | 1398389655    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 51  | cisco   | 2014.3  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 | opt_design   | impl_1 |             | 2014-05-03 19:43:32 | 1399171412 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3  <69 more characters> |           | 0                   | 0         | 6        | 6           | all        |                        |                              | true                           | Property                               Type     Re  <2051 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1101 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <120143 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7392 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 19:43:32 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 |  -I- Resetting snapshot  <3914 more characters> | cisco            | 2014.3           | impl_1       | opt_design    | 1399171412    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 52  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_lm100_2014.3                 | opt_design   | impl_1 |             | 2014-04-28 23:31:27 | 1398753087 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_lm100_2014.3/mux2lut_all_mux  <17 more characters> |           | 0                   | 0         | 6        | 6           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2015 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1073 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7392 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2011 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-28 23:31:27 |                      | td_all_muxes_nobali_lm100_2014.3                 |  -I- Resetting snapshot  <4127 more characters> | cisco            | 2014.3           | impl_1       | opt_design    | 1398753087    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 53  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign            | phys_opt     | impl_1 |             | 2014-04-24 22:36:02 | 1398404162 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040653      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420949     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign/mux2lut_al  <45 more characters> |           | 0                   | 0         | 7        | 0           | all        |                        |                              | true                           | Property                               Type    Rea  <1792 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2091 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43581 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4634 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <118983 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9484 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2358 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 22:36:02 |                      | td_all_muxes_3mhz_noiodelay_sslassign            |  -I- Resetting snapshot  <4090 more characters> | cisco            | 2013.4           | impl_1       | phys_opt      | 1398404162    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 54  | cisco   | 2014.3  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 | place_design | impl_1 |             | 2014-05-03 21:22:54 | 1399177374 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3  <71 more characters> |           | 0                   | 0         | 6        | 6           | all        |                        |                              | true                           | Property                               Type     Re  <2053 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2117 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45683 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1103 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4640 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <115825 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 21:22:54 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 |  -I- Resetting snapshot  <3913 more characters> | cisco            | 2014.3           | impl_1       | place_design  | 1399177374    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 55  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_lm100_2014.3                 | place_design | impl_1 |             | 2014-04-29 02:18:41 | 1398763121 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_lm100_2014.3/mux2lut_all_mux  <19 more characters> |           | 0                   | 0         | 6        | 6           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2017 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45398 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1075 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4640 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66959 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2011 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-29 02:18:41 |                      | td_all_muxes_nobali_lm100_2014.3                 |  -I- Resetting snapshot  <4126 more characters> | cisco            | 2014.3           | impl_1       | place_design  | 1398763121    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 56  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign            | place_design | impl_1 |             | 2014-04-24 21:44:55 | 1398401095 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040651      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420943     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign/mux2lut_al  <49 more characters> |           | 0                   | 0         | 7        | 0           | all        |                        |                              | true                           | Property                               Type    Rea  <1796 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2091 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43581 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4634 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <118985 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9484 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2358 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 21:44:55 |                      | td_all_muxes_3mhz_noiodelay_sslassign            |  -I- Resetting snapshot  <4090 more characters> | cisco            | 2013.4           | impl_1       | place_design  | 1398401095    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 57  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_lm100_2014.3                 | synth        | impl_1 |             | 2014-04-28 23:04:53 | 1398751493 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_lm100_2014.3/synth_mux2lut.d  <2 more characters>  |           | 0                   | 0         | 6        | 0           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2000 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1058 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7348 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2011 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-28 23:04:53 |                      | td_all_muxes_nobali_lm100_2014.3                 |  -I- Resetting snapshot  <4126 more characters> | cisco            | 2014.3           | impl_1       | synth         | 1398751493    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 58  | cisco   | 2014.3  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 | route_design | impl_1 |             | 2014-05-04 11:32:04 | 1399228324 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040600      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420959     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3  <44 more characters> | 1         | 0                   | 0         | 6        | 6           | all        |                        |                              | true                           | Property                               Type     Re  <2026 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2137 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45876 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1076 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4634 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <108298 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10242 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-04 11:32:04 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.3 |  -I- Resetting snapshot  <3914 more characters> | cisco            | 2014.3           | impl_1       | route_design  | 1399228324    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 59  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_sslassign_2014.3             | opt_design   | impl_1 |             | 2014-04-25 00:32:26 | 1398411146 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_sslassign_2014.3/mux2lut_all  <21 more characters> |           | 0                   | 0         | 6        | 6           | all        |                        | 0                            | true                           | Property                               Type     Re  <2015 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1073 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7392 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1978 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 00:32:26 |                      | td_all_muxes_nobali_sslassign_2014.3             |  -I- Resetting snapshot  <4136 more characters> | cisco            | 2014.3           | impl_1       | opt_design    | 1398411146    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 60  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign            | route_design | impl_1 |             | 2014-04-25 07:33:09 | 1398436389 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040653      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420949     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign/mux2lut_al  <44 more characters> | 2         | 0                   | 0         | 7        | 0           | all        |                        |                              | true                           | Property                               Type    Rea  <1791 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2091 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43581 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4628 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <108533 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9478 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2358 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 07:33:09 |                      | td_all_muxes_3mhz_noiodelay_sslassign            |  -I- Resetting snapshot  <4091 more characters> | cisco            | 2013.4           | impl_1       | route_design  | 1398436389    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 61  | cisco   | 2014.3  | 0414    | td_all_muxes_ntd_nobali_lm100_2014.3             | route_design | impl_1 |             | 2014-05-04 12:33:16 | 1399231996 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_ntd_nobali_lm100_2014.3/mux2lut_all  <22 more characters> | 2         | 0                   | 0         | 6        | 6           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2016 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45844 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1074 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4634 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <55334 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10242 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2044 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-04 12:33:16 |                      | td_all_muxes_ntd_nobali_lm100_2014.3             |  -I- Resetting snapshot  <4135 more characters> | cisco            | 2014.3           | impl_1       | route_design  | 1399231996    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 62  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign            | synth        | impl_1 |             | 2014-04-24 18:18:56 | 1398388736 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1044639      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422630     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign/synth_mux2  <23 more characters> |           | 0                   | 0         | 7        | 0           | all        |                        |                              | true                           | Property                               Type    Rea  <1770 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <22529 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <4159 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4633 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <119422 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <6791 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <4159 more characters> | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2358 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 18:18:56 |                      | td_all_muxes_3mhz_noiodelay_sslassign            |  -I- Resetting snapshot  <4092 more characters> | cisco            | 2013.4           | impl_1       | synth         | 1398388736    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 63  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_sslassign_2014.3             | place_design | impl_1 |             | 2014-04-25 03:10:25 | 1398420625 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_sslassign_2014.3/mux2lut_all  <23 more characters> |           | 0                   | 0         | 6        | 6           | all        |                        | 0                            | true                           | Property                               Type     Re  <2017 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45411 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1075 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4640 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67793 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1978 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 03:10:25 |                      | td_all_muxes_nobali_sslassign_2014.3             |  -I- Resetting snapshot  <4135 more characters> | cisco            | 2014.3           | impl_1       | place_design  | 1398420625    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 64  | cisco   | 2014.3  | 0414    | td_all_muxes_ntd_nobali_lm100_2014.3             | opt_design   | impl_1 |             | 2014-05-03 19:35:28 | 1399170928 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_ntd_nobali_lm100_2014.3/mux2lut_all  <25 more characters> |           | 0                   | 0         | 6        | 6           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2019 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1077 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7392 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2044 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 19:35:28 |                      | td_all_muxes_ntd_nobali_lm100_2014.3             |  -I- Resetting snapshot  <4135 more characters> | cisco            | 2014.3           | impl_1       | opt_design    | 1399170928    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 65  | cisco   | 2013.4  | 0414    | td_all_muxes_3mhz_noiodelay                      | synth        | impl_1 |             | 2014-04-22 17:16:05 | 1398212165 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1044639      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422630     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay/synth_mux2lut_3mhzc_  <13 more characters> |           | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1770 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <22529 more characters> | **************************************************  <849 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <4159 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4633 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <119422 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <6791 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <4159 more characters> | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2320 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-22 17:16:05 |                      | td_all_muxes_3mhz_noiodelay                      |  -I- Resetting snapshot  <4068 more characters> | cisco            | 2013.4           | impl_1       | synth         | 1398212165    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 66  | cisco   | 2014.3  | 0414    | td_all_muxes_nobali_sslassign_2014.3             | synth        | impl_1 |             | 2014-04-25 00:05:49 | 1398409549 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_nobali_sslassign_2014.3/synth_mux2l  <6 more characters>  |           | 0                   | 0         | 6        | 0           | all        |                        | 0                            | true                           | Property                               Type     Re  <2000 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1058 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7348 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1978 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 00:05:49 |                      | td_all_muxes_nobali_sslassign_2014.3             |  -I- Resetting snapshot  <4135 more characters> | cisco            | 2014.3           | impl_1       | synth         | 1398409549    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 67  | cisco   | 2014.3  | 0414    | td_all_muxes_ntd_nobali_lm100_2014.3             | synth        | impl_1 |             | 2014-05-03 19:20:59 | 1399170059 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_ntd_nobali_lm100_2014.3/synth_mux2l  <6 more characters>  |           | 0                   | 0         | 6        | 0           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2000 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23557 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1058 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67036 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7348 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2044 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 19:20:59 |                      | td_all_muxes_ntd_nobali_lm100_2014.3             |  -I- Resetting snapshot  <4134 more characters> | cisco            | 2014.3           | impl_1       | synth         | 1399170059    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 68  | cisco   | 2013.4  | 0414    | td_all_muxes                                     | route_design | impl_1 |             | 2014-04-19 17:41:06 | 1397954466 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040651      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420943     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes/mux2lut_all_muxes.dcp                                     | 1         | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1758 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <44047 more characters> | **************************************************  <857 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4628 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <54415 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9478 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2088 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 17:41:06 |                      | td_all_muxes                                     |  -I- Resetting snapshot  <4004 more characters> | cisco            | 2013.4           | impl_1       | route_design  | 1397954466    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 69  | cisco   | 2013.4  | 0414    | td_all_muxes                                     | opt_design   | impl_1 |             | 2014-04-19 10:49:25 | 1397929765 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040671      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420962     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes/mux2lut_all_muxes.opt_design.dcp                          |           | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1769 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <22529 more characters> | **************************************************  <857 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <4274 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4633 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <66300 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <6813 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <4274 more characters> | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2088 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 10:49:25 |                      | td_all_muxes                                     |  -I- Resetting snapshot  <4016 more characters> | cisco            | 2013.4           | impl_1       | opt_design    | 1397929765    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 70  | cisco   | 2014.3  | 0414    | td_all_muxes_ntd_nobali_lm100_2014.3             | place_design | impl_1 |             | 2014-05-03 21:34:09 | 1399178049 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_ntd_nobali_lm100_2014.3/mux2lut_all  <27 more characters> |           | 0                   | 0         | 6        | 6           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2021 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45651 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1079 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4640 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66266 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10248 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2044 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 21:34:09 |                      | td_all_muxes_ntd_nobali_lm100_2014.3             |  -I- Resetting snapshot  <4134 more characters> | cisco            | 2014.3           | impl_1       | place_design  | 1399178049    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 71  | cisco   | 2013.4  | 0414    | td_all_muxes                                     | place_design | impl_1 |             | 2014-04-19 13:54:50 | 1397940890 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040651      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420943     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes/mux2lut_all_muxes.place_design.dcp                        |           | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1771 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <44047 more characters> | **************************************************  <857 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4634 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <66645 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9484 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2088 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 13:54:50 |                      | td_all_muxes                                     |  -I- Resetting snapshot  <4016 more characters> | cisco            | 2013.4           | impl_1       | place_design  | 1397940890    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 72  | cisco   | 2014.3  | 0414    | td_all_muxes_ntd_nobali_lm100_2014.3             | route_design | impl_1 |             | 2014-05-04 10:35:24 | 1399224924 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040584      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420859     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_ntd_nobali_lm100_2014.3/mux2lut_all  <14 more characters> | 1         | 0                   | 0         | 6        | 6           | all        | 100                    | 0                            |                                | Property                               Type     Re  <2008 more characters> | /scratch/cisco/from_subhra/pr_1_0414 | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2087 more characters> | --------------------------------------------------  <621 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45844 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1066 more characters> |                                                                            |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1336 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4634 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <56238 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10242 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /scratch/cisco/from_subhra/pr_1_0414/.runs/impl_1 |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2044 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-04 10:35:24 |                      | td_all_muxes_ntd_nobali_lm100_2014.3             |  -I- Resetting snapshot  <4135 more characters> | cisco            | 2014.3           | impl_1       | route_design  | 1399224924    | 0414             | 2014.3 | Vivado v2014.3.0 (64-bit)  <150 more characters> | Linux     | 2.6.18-308.el5     | unix             | 2014.3.0       |
 | 73  | cisco   | 2013.4  | 0414    | td_all_muxes                                     | route_design | impl_1 |             | 2014-04-19 18:23:41 | 1397957021 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040651      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420943     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes/mux2lut_all_muxes_reroute.dcp                             | 2         | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1766 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <44047 more characters> | **************************************************  <857 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4628 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <54415 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9478 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2088 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 18:23:41 |                      | td_all_muxes                                     |  -I- Resetting snapshot  <4012 more characters> | cisco            | 2013.4           | impl_1       | route_design  | 1397957021    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 74  | cisco   | 2013.4  | 0414    | td_all_muxes                                     | synth        | impl_1 |             | 2014-04-19 10:34:06 | 1397928846 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044639      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422630     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes/synth_mux2lut.dcp                                         |           | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type    Rea  <1754 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <22529 more characters> | **************************************************  <857 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <4159 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4633 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <66329 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <6791 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <4159 more characters> | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2088 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 10:34:06 |                      | td_all_muxes                                     |  -I- Resetting snapshot  <4001 more characters> | cisco            | 2013.4           | impl_1       | synth         | 1397928846    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 75  | cisco   | 2013.4  | 0414    | td_all_muxes.w_io_pblocks                        | route_design | impl_1 |             | 2014-04-16 08:04:05 | 1397660645 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040651      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420943     | ioregion_0 ioregion_1 ioregion_2 ioregion_3 ioregi  <35 more characters> | 10                 | 348          | ./td_all_muxes.w_io_pblocks/mux2lu_all_muxes.dcp                         | 1         | 0                   | 0         | 7        | 3           | all        |                        |                              |                                | Property                               Type    Rea  <1757 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43114 more characters> | **************************************************  <857 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <1811 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4628 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <57657 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9478 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <1811 more characters> | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1306 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-16 08:04:05 |                      | td_all_muxes.w_io_pblocks                        |  -I- Resetting snapshot  <4100 more characters> | cisco            | 2013.4           | impl_1       | route_design  | 1397660645    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 76  | cisco   | 2013.4  | 0414    | td_all_muxes.w_io_pblocks                        | opt_design   | impl_1 |             | 2014-04-15 13:41:20 | 1397594480 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040671      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420962     | ioregion_0 ioregion_1 ioregion_2 ioregion_3 ioregi  <35 more characters> | 10                 | 348          | ./td_all_muxes.w_io_pblocks/mux2lut_all_muxes.opt_  <10 more characters> |           | 0                   | 0         | 7        | 3           | all        |                        |                              |                                | Property                               Type    Rea  <1769 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <22529 more characters> | **************************************************  <857 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <4274 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4633 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <66300 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <6813 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <4274 more characters> | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1306 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-15 13:41:20 |                      | td_all_muxes.w_io_pblocks                        |  -I- Resetting snapshot  <4123 more characters> | cisco            | 2013.4           | impl_1       | opt_design    | 1397594480    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 77  | cisco   | 2013.4  | 0414    | td_all_muxes.w_io_pblocks                        | place_design | impl_1 |             | 2014-04-15 23:49:26 | 1397630966 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040651      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420943     | ioregion_0 ioregion_1 ioregion_2 ioregion_3 ioregi  <35 more characters> | 10                 | 348          | ./td_all_muxes.w_io_pblocks/mux2lut_all_muxes.plac  <12 more characters> |           | 0                   | 0         | 7        | 3           | all        |                        |                              |                                | Property                               Type    Rea  <1771 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43114 more characters> | **************************************************  <857 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4634 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <65465 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9484 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <632 more characters>  | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1306 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-15 23:49:26 |                      | td_all_muxes.w_io_pblocks                        |  -I- Resetting snapshot  <4121 more characters> | cisco            | 2013.4           | impl_1       | place_design  | 1397630966    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 78  | cisco   | 2013.4  | 0414    | td_all_muxes.w_io_pblocks                        | route_design | impl_1 |             | 2014-04-16 16:32:35 | 1397691155 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040651      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420943     | ioregion_0 ioregion_1 ioregion_2 ioregion_3 ioregi  <35 more characters> | 10                 | 348          | ./td_all_muxes.w_io_pblocks/mux2lut_all_muxes_rero  <7 more characters>  | 2         | 0                   | 0         | 7        | 3           | all        |                        |                              |                                | Property                               Type    Rea  <1766 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2081 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <43114 more characters> | **************************************************  <857 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <2989 more characters> |                  |                                                                            | Design Route Status  <1686 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <4628 more characters> | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <57632 more characters>  | Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Ri  <9478 more characters>  | Constraint evaluation order for 'implementation' w  <268 more characters> | Design Route Status  <1686 more characters> | Property                                            <5584 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1306 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-16 16:32:35 |                      | td_all_muxes.w_io_pblocks                        |  -I- Resetting snapshot  <4123 more characters> | cisco            | 2013.4           | impl_1       | route_design  | 1397691155    | 0414             | 2013.4 | Vivado v2013.4 (64-bit)  <161 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2013.4         |
 | 79  | cisco   | 2014.1  | 0414    | td_no_mux_replacement_2014.1                     | opt_design   | impl_1 |             | 2014-04-18 14:53:59 | 1397858039 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040601      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420873     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_no_mux_replacement_2014.1/nomuxreplacement_20  <19 more characters> |           | 0                   | 0         | 7        | 0           | none       |                        |                              |                                | Property                               Type     Re  <2023 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66697 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7419 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1489 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-18 14:53:59 |                      | td_no_mux_replacement_2014.1                     |  -I- Resetting snapshot  <4189 more characters> | cisco            | 2014.1           | impl_1       | opt_design    | 1397858039    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 80  | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_2014.1               | place_design | impl_1 |             | 2014-04-18 21:44:08 | 1397882648 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_2014.1/mux2lut_all_m  <43 more characters> |           | 0                   | 0         | 7        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2041 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2071 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46574 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <119834 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2355 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-18 21:44:08 |                      | td_all_muxes_3mhz_noiodelay_2014.1               |  -I- Resetting snapshot  <4196 more characters> | cisco            | 2014.1           | impl_1       | place_design  | 1397882648    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 81  | cisco   | 2014.1  | 0414    | td_2014.1                                        | route_design | impl_1 |             | 2014-04-15 05:42:09 | 1397565729 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040581      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420853     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_2014.1/mux2lu_all_muxes.dcp                                         | 1         | 0                   | 0         | 7        | 0           | fire_stage |                        |                              |                                | Property                               Type     Re  <2005 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47493 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <3001 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66818 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10275 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <3001 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1280 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-15 05:42:09 |                      | td_2014.1                                        |  -I- Resetting snapshot  <4119 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1397565729    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 82  | cisco   | 2014.1  | 0414    | td_all_muxes_sslassign_2014.1                    | route_design | impl_1 |             | 2014-04-26 07:48:13 | 1398523693 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_2014.1/mux2lut_all_muxes_  <11 more characters> | 2         | 0                   | 0         | 7        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2014 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47865 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4617 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60229 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10225 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1943 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-26 07:48:13 |                      | td_all_muxes_sslassign_2014.1                    |  -I- Resetting snapshot  <4194 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1398523693    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 83  | cisco   | 2014.1  | 0414    | td_2014.1                                        | opt_design   | impl_1 |             | 2014-04-14 18:38:41 | 1397525921 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040601      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420873     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_2014.1/mux2lut_all_muxes.opt_design.dcp                             |           | 0                   | 0         | 6        | 0           | fire_stage |                        |                              |                                | Property                               Type     Re  <2017 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66697 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7419 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1280 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-14 18:38:41 |                      | td_2014.1                                        |  -I- Resetting snapshot  <4303 more characters> | cisco            | 2014.1           | impl_1       | opt_design    | 1397525921    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 84  | cisco   | 2014.1  | 0414    | td_all_muxes_sslassign_2014.1                    | synth        | impl_1 |             | 2014-04-25 16:52:29 | 1398469949 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_2014.1/synth_mux2lut.dcp                        |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2002 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67176 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7331 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1943 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 16:52:29 |                      | td_all_muxes_sslassign_2014.1                    |  -I- Resetting snapshot  <4171 more characters> | cisco            | 2014.1           | impl_1       | synth         | 1398469949    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 85  | cisco   | 2014.1  | 0414    | td_no_mux_replacement_2014.1                     | place_design | impl_1 |             | 2014-04-18 19:20:53 | 1397874053 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040581      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420853     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_no_mux_replacement_2014.1/nomuxreplacement_20  <21 more characters> |           | 0                   | 0         | 6        | 0           | none       |                        |                              |                                | Property                               Type     Re  <2025 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47066 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66879 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10275 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1489 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-18 19:20:53 |                      | td_no_mux_replacement_2014.1                     |  -I- Resetting snapshot  <4188 more characters> | cisco            | 2014.1           | impl_1       | place_design  | 1397874053    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 86  | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_2014.1               | route_design | impl_1 |             | 2014-04-19 09:55:48 | 1397926548 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_2014.1/mux2lut_all_m  <38 more characters> | 2         | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2036 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46767 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4617 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <108485 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10225 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2355 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 09:55:48 |                      | td_all_muxes_3mhz_noiodelay_2014.1               |  -I- Resetting snapshot  <4197 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1397926548    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 87  | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_2014.1               | synth        | impl_1 |             | 2014-04-18 17:12:55 | 1397866375 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_2014.1/synth_mux2lut  <20 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2018 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <120283 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7331 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2355 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-18 17:12:55 |                      | td_all_muxes_3mhz_noiodelay_2014.1               |  -I- Resetting snapshot  <4197 more characters> | cisco            | 2014.1           | impl_1       | synth         | 1397866375    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 88  | cisco   | 2014.1  | 0414    | td_2014.1                                        | place_design | impl_1 |             | 2014-04-14 23:18:26 | 1397542706 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040581      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420853     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_2014.1/mux2lut_all_muxes.place_design.dcp                           |           | 0                   | 0         | 6        | 0           | fire_stage |                        |                              |                                | Property                               Type     Re  <2019 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47298 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67555 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10275 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1280 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-14 23:18:26 |                      | td_2014.1                                        |  -I- Resetting snapshot  <4130 more characters> | cisco            | 2014.1           | impl_1       | place_design  | 1397542706    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 89  | cisco   | 2014.1  | 0414    | td_all_muxes_sslassign_nobali_lm100_2014.1       | route_design | impl_1 |             | 2014-04-29 06:32:56 | 1398778376 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_nobali_lm100_2014.1/mux2l  <16 more characters> | 1         | 0                   | 0         | 6        | 0           | all        | 100                    | 0                            | true                           | Property                               Type     Re  <2006 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46471 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <1998 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <57956 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <1998 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2009 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-29 06:32:56 |                      | td_all_muxes_sslassign_nobali_lm100_2014.1       |  -I- Resetting snapshot  <4226 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1398778376    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 90  | cisco   | 2014.1  | 0414    | td_no_mux_replacement_2014.1                     | route_design | impl_1 |             | 2014-04-19 09:57:43 | 1397926663 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040581      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420853     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_no_mux_replacement_2014.1/nomuxreplacement_re  <16 more characters> | 2         | 0                   | 0         | 6        | 0           | none       |                        |                              |                                | Property                               Type     Re  <2020 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47261 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <695 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60042 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10275 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <695 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1489 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 09:57:43 |                      | td_no_mux_replacement_2014.1                     |  -I- Resetting snapshot  <4189 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1397926663    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 91  | cisco   | 2014.1  | 0414    | td_all_muxes_sslassign_nobali_lm100_2014.1       | opt_design   | impl_1 |             | 2014-04-28 22:25:47 | 1398749147 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040599      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420871     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_nobali_lm100_2014.1/mux2l  <27 more characters> |           | 0                   | 0         | 6        | 0           | all        | 100                    | 0                            | true                           | Property                               Type     Re  <2017 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67228 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7375 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2009 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-28 22:25:47 |                      | td_all_muxes_sslassign_nobali_lm100_2014.1       |  -I- Resetting snapshot  <4224 more characters> | cisco            | 2014.1           | impl_1       | opt_design    | 1398749147    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 92  | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     | route_design | impl_1 |             | 2014-04-25 03:38:18 | 1398422298 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign_2014.1/mux  <40 more characters> | 1         | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2028 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2080 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46767 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <2071 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <110296 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <2071 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2393 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 03:38:18 |                      | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     |  -I- Resetting snapshot  <4223 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1398422298    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 93  | cisco   | 2014.1  | 0414    | td_no_mux_replacement_2014.1                     | synth        | impl_1 |             | 2014-04-18 14:36:09 | 1397856969 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_no_mux_replacement_2014.1/synth.dcp                                 |           | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <1994 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66645 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7375 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1489 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-18 14:36:09 |                      | td_no_mux_replacement_2014.1                     |  -I- Resetting snapshot  <4156 more characters> | cisco            | 2014.1           | impl_1       | synth         | 1397856969    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 94  | cisco   | 2014.1  | 0414    | td_2014.1                                        | route_design | impl_1 |             | 2014-04-15 12:56:12 | 1397591772 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040581      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420853     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_2014.1/mux2lut_all_muxes_reroute.dcp                                | 2         | 0                   | 0         | 6        | 0           | fire_stage |                        |                              |                                | Property                               Type     Re  <2014 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47493 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <2970 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60578 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10275 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <2970 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1280 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-15 12:56:12 |                      | td_2014.1                                        |  -I- Resetting snapshot  <4128 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1397591772    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 95  | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     | opt_design   | impl_1 |             | 2014-04-24 18:37:15 | 1398389835 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040599      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420871     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign_2014.1/mux  <61 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2049 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <120335 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7375 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2393 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 18:37:15 |                      | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     |  -I- Resetting snapshot  <4221 more characters> | cisco            | 2014.1           | impl_1       | opt_design    | 1398389835    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 96  | cisco   | 2014.1  | 0414    | td_all_muxes_sslassign_nobali_lm100_2014.1       | place_design | impl_1 |             | 2014-04-29 00:28:25 | 1398756505 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_nobali_lm100_2014.1/mux2l  <29 more characters> |           | 0                   | 0         | 6        | 0           | all        | 100                    | 0                            | true                           | Property                               Type     Re  <2019 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46279 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66781 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2009 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-29 00:28:25 |                      | td_all_muxes_sslassign_nobali_lm100_2014.1       |  -I- Resetting snapshot  <4223 more characters> | cisco            | 2014.1           | impl_1       | place_design  | 1398756505    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 97  | cisco   | 2014.1  | 0414    | td_all_muxes_2014.1                              | route_design | impl_1 |             | 2014-04-19 01:46:50 | 1397897210 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.1/mux2lut_all_muxes.dcp                              | 1         | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2006 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47865 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <2607 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60971 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <2607 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 01:46:50 |                      | td_all_muxes_2014.1                              |  -I- Resetting snapshot  <4143 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1397897210    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 98  | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 | route_design | impl_1 |             | 2014-05-04 15:56:19 | 1399244179 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1  <66 more characters> | 2         | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2050 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2110 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45383 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4617 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <111329 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10225 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-04 15:56:19 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 |  -I- Resetting snapshot  <4229 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1399244179    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 99  | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     | phys_opt     | impl_1 |             | 2014-04-24 21:41:01 | 1398400861 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign_2014.1/mux  <59 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2047 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46574 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <119400 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2393 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 21:41:01 |                      | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     |  -I- Resetting snapshot  <4220 more characters> | cisco            | 2014.1           | impl_1       | phys_opt      | 1398400861    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 100 | cisco   | 2014.1  | 0414    | td_all_muxes_sslassign_nobali_lm100_2014.1       | route_design | impl_1 |             | 2014-04-29 13:38:15 | 1398803895 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_nobali_lm100_2014.1/mux2l  <24 more characters> | 2         | 0                   | 0         | 6        | 0           | all        | 100                    | 0                            | true                           | Property                               Type     Re  <2014 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46471 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <1942 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60020 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <1942 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2009 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-29 13:38:15 |                      | td_all_muxes_sslassign_nobali_lm100_2014.1       |  -I- Resetting snapshot  <4227 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1398803895    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 101 | cisco   | 2014.1  | 0414    | td_all_muxes_2014.1                              | opt_design   | impl_1 |             | 2014-04-18 16:37:07 | 1397864227 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040599      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420871     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.1/mux2lut_all_muxes.opt_design  <4 more characters>  |           | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2017 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67228 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7375 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-18 16:37:07 |                      | td_all_muxes_2014.1                              |  -I- Resetting snapshot  <4170 more characters> | cisco            | 2014.1           | impl_1       | opt_design    | 1397864227    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 102 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 | opt_design   | impl_1 |             | 2014-05-03 20:06:19 | 1399172779 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040599      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420871     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1  <69 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2053 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <120335 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7375 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 20:06:19 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 |  -I- Resetting snapshot  <4230 more characters> | cisco            | 2014.1           | impl_1       | opt_design    | 1399172779    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 103 | cisco   | 2014.1  | 0414    | td_all_muxes_sslassign_nobali_lm100_2014.1       | synth        | impl_1 |             | 2014-04-28 22:08:50 | 1398748130 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_nobali_lm100_2014.1/synth  <12 more characters> |           | 0                   | 0         | 6        | 0           | all        | 100                    | 0                            | true                           | Property                               Type     Re  <2002 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67176 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7331 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2009 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-28 22:08:50 |                      | td_all_muxes_sslassign_nobali_lm100_2014.1       |  -I- Resetting snapshot  <4225 more characters> | cisco            | 2014.1           | impl_1       | synth         | 1398748130    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 104 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     | place_design | impl_1 |             | 2014-04-24 20:57:11 | 1398398231 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign_2014.1/mux  <63 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2051 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2071 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46574 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <119834 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2393 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 20:57:11 |                      | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     |  -I- Resetting snapshot  <4221 more characters> | cisco            | 2014.1           | impl_1       | place_design  | 1398398231    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 105 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 | synth        | impl_1 |             | 2014-05-03 19:44:13 | 1399171453 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1  <34 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2018 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <120283 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7331 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 19:44:13 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 |  -I- Resetting snapshot  <4230 more characters> | cisco            | 2014.1           | impl_1       | synth         | 1399171453    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 106 | cisco   | 2014.1  | 0414    | td_all_muxes_2014.1                              | place_design | impl_1 |             | 2014-04-18 19:30:24 | 1397874624 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.1/mux2lut_all_muxes.place_desi  <6 more characters>  |           | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2019 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47670 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67412 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-18 19:30:24 |                      | td_all_muxes_2014.1                              |  -I- Resetting snapshot  <4169 more characters> | cisco            | 2014.1           | impl_1       | place_design  | 1397874624    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 107 | cisco   | 2014.1  | 0414    | td_all_muxes.w_io_pblocks_2014.1                 | route_design | impl_1 |             | 2014-04-17 09:40:44 | 1397752844 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | ioregion_0 ioregion_1 ioregion_2 ioregion_3 ioregi  <35 more characters> | 10                 | 348          | ./td_all_muxes.w_io_pblocks_2014.1/mux2lu_all_muxe  <5 more characters>  | 1         | 0                   | 0         | 6        | 3           | all        |                        |                              |                                | Property                               Type     Re  <2005 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45211 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <1588 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <59063 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <1588 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | # set_param place.hardVerbose 469538  <1310 more characters> | 00:00:00          |               |               |                |               |               | 2014-04-17 09:40:44 |                      | td_all_muxes.w_io_pblocks_2014.1                 |  -I- Resetting snapshot  <4252 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1397752844    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 108 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     | route_design | impl_1 |             | 2014-04-25 05:02:00 | 1398427320 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign_2014.1/mux  <58 more characters> | 2         | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2046 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46767 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4617 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <110587 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10225 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2393 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 05:02:00 |                      | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     |  -I- Resetting snapshot  <4222 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1398427320    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 109 | cisco   | 2014.1  | 0414    | td_all_muxes_2014.1                              | route_design | impl_1 |             | 2014-04-19 06:37:38 | 1397914658 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.1/mux2lut_all_muxes_reroute.dc  <1 more characters>  | 2         | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2014 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47865 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <2338 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60617 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <2338 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 06:37:38 |                      | td_all_muxes_2014.1                              |  -I- Resetting snapshot  <4172 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1397914658    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 110 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 | route_design | impl_1 |             | 2014-05-04 13:03:31 | 1399233811 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1  <44 more characters> | 1         | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2028 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2110 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45383 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4617 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <111775 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10225 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-04 13:03:31 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 |  -I- Resetting snapshot  <4230 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1399233811    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 111 | cisco   | 2014.1  | 0414    | td_all_muxes.w_io_pblocks_2014.1                 | opt_design   | impl_1 |             | 2014-04-16 20:33:56 | 1397705636 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040599      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420871     | ioregion_0 ioregion_1 ioregion_2 ioregion_3 ioregi  <35 more characters> | 10                 | 348          | ./td_all_muxes.w_io_pblocks_2014.1/mux2lut_all_mux  <17 more characters> |           | 0                   | 0         | 6        | 3           | all        |                        |                              |                                | Property                               Type     Re  <2017 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67228 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7375 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | # set_param place.hardVerbose 469538  <1310 more characters> | 00:00:00          |               |               |                |               |               | 2014-04-16 20:33:56 |                      | td_all_muxes.w_io_pblocks_2014.1                 |  -I- Resetting snapshot  <4251 more characters> | cisco            | 2014.1           | impl_1       | opt_design    | 1397705636    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 112 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     | synth        | impl_1 |             | 2014-04-24 18:20:11 | 1398388811 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_sslassign_2014.1/syn  <30 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2018 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <120283 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7331 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2393 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-24 18:20:11 |                      | td_all_muxes_3mhz_noiodelay_sslassign_2014.1     |  -I- Resetting snapshot  <4222 more characters> | cisco            | 2014.1           | impl_1       | synth         | 1398388811    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 113 | cisco   | 2014.1  | 0414    | td_all_muxes_2014.1                              | synth        | impl_1 |             | 2014-04-18 16:20:24 | 1397863224 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1044606      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2422663     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_2014.1/synth_mux2lut.dcp                                  |           | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2002 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4159 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67176 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7331 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4159 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1945 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-18 16:20:24 |                      | td_all_muxes_2014.1                              |  -I- Resetting snapshot  <4138 more characters> | cisco            | 2014.1           | impl_1       | synth         | 1397863224    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 114 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 | phys_opt     | impl_1 |             | 2014-05-03 23:19:02 | 1399184342 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1  <67 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2051 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2100 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45193 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <118807 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 23:19:02 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 |  -I- Resetting snapshot  <4229 more characters> | cisco            | 2014.1           | impl_1       | phys_opt      | 1399184342    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 115 | cisco   | 2014.1  | 0414    | td_all_muxes.w_io_pblocks_2014.1                 | place_design | impl_1 |             | 2014-04-17 00:21:26 | 1397719286 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | ioregion_0 ioregion_1 ioregion_2 ioregion_3 ioregi  <35 more characters> | 10                 | 348          | ./td_all_muxes.w_io_pblocks_2014.1/mux2lut_all_mux  <19 more characters> |           | 0                   | 0         | 6        | 3           | all        |                        |                              |                                | Property                               Type     Re  <2019 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45021 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <66682 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | # set_param place.hardVerbose 469538  <1310 more characters> | 00:00:00          |               |               |                |               |               | 2014-04-17 00:21:26 |                      | td_all_muxes.w_io_pblocks_2014.1                 |  -I- Resetting snapshot  <4250 more characters> | cisco            | 2014.1           | impl_1       | place_design  | 1397719286    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 116 | cisco   | 2014.1  | 0414    | td_all_muxes_sslassign_2014.1                    | route_design | impl_1 |             | 2014-04-26 02:22:43 | 1398504163 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_2014.1/mux2lut_all_muxes.  <3 more characters>  | 1         | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2006 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47865 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <2432 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <60968 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <2432 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1943 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-26 02:22:43 |                      | td_all_muxes_sslassign_2014.1                    |  -I- Resetting snapshot  <4196 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1398504163    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 117 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_2014.1               | route_design | impl_1 |             | 2014-04-19 07:38:50 | 1397918330 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_2014.1/mux2lu_all_mu  <30 more characters> | 1         | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2028 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2100 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46767 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <2176 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <109353 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <2176 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2355 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 07:38:50 |                      | td_all_muxes_3mhz_noiodelay_2014.1               |  -I- Resetting snapshot  <4200 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1397918330    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 118 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 | place_design | impl_1 |             | 2014-05-03 22:18:17 | 1399180697 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1  <71 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2055 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2100 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45193 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <118645 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2426 more characters>   | 00:00:00          |               |               |                |               |               | 2014-05-03 22:18:17 |                      | td_all_muxes_3mhz_ntd_noiodelay_sslassign_2014.1 |  -I- Resetting snapshot  <4229 more characters> | cisco            | 2014.1           | impl_1       | place_design  | 1399180697    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 119 | cisco   | 2014.1  | 0414    | td_all_muxes_sslassign_2014.1                    | opt_design   | impl_1 |             | 2014-04-25 17:09:33 | 1398470973 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040599      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420871     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_2014.1/mux2lut_all_muxes.  <14 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2017 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67228 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7375 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1943 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 17:09:33 |                      | td_all_muxes_sslassign_2014.1                    |  -I- Resetting snapshot  <4195 more characters> | cisco            | 2014.1           | impl_1       | opt_design    | 1398470973    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 120 | cisco   | 2014.1  | 0414    | td_all_muxes.w_io_pblocks_2014.1                 | route_design | impl_1 |             | 2014-04-17 20:15:27 | 1397790927 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | ioregion_0 ioregion_1 ioregion_2 ioregion_3 ioregi  <35 more characters> | 10                 | 348          | ./td_all_muxes.w_io_pblocks_2014.1/mux2lut_all_mux  <14 more characters> | 2         | 0                   | 0         | 6        | 3           | all        |                        |                              |                                | Property                               Type     Re  <2014 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <45211 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <2233 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <59050 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <2233 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | # set_param place.hardVerbose 469538  <1310 more characters> | 00:00:00          |               |               |                |               |               | 2014-04-17 20:15:27 |                      | td_all_muxes.w_io_pblocks_2014.1                 |  -I- Resetting snapshot  <4253 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1397790927    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 121 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_2014.1               | opt_design   | impl_1 |             | 2014-04-18 17:43:06 | 1397868186 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040599      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420871     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_2014.1/mux2lut_all_m  <41 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2039 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <23622 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <4274 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4622 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <120335 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <7375 more characters>  | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <4274 more characters> | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2355 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-18 17:43:06 |                      | td_all_muxes_3mhz_noiodelay_2014.1               |  -I- Resetting snapshot  <4198 more characters> | cisco            | 2014.1           | impl_1       | opt_design    | 1397868186    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 122 | cisco   | 2014.1  | 0414    | td_all_muxes_sslassign_2014.1                    | place_design | impl_1 |             | 2014-04-25 20:04:02 | 1398481442 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_sslassign_2014.1/mux2lut_all_muxes.  <16 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              | true                           | Property                               Type     Re  <2019 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47670 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <67412 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1943 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-25 20:04:02 |                      | td_all_muxes_sslassign_2014.1                    |  -I- Resetting snapshot  <4194 more characters> | cisco            | 2014.1           | impl_1       | place_design  | 1398481442    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 123 | cisco   | 2014.1  | 0414    | td_all_muxes_3mhz_noiodelay_2014.1               | phys_opt     | impl_1 |             | 2014-04-18 23:06:32 | 1397887592 | 3mhz       | cpm_fast_clock gclk7 gclk8 | 3                    | 1040579      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420851     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_all_muxes_3mhz_noiodelay_2014.1/mux2lut_all_m  <39 more characters> |           | 0                   | 0         | 6        | 0           | all        |                        |                              |                                | Property                               Type     Re  <2037 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <46574 more characters> | **************************************************  <849 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <632 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4623 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <119400 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10231 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <632 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <2355 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-18 23:06:32 |                      | td_all_muxes_3mhz_noiodelay_2014.1               |  -I- Resetting snapshot  <4197 more characters> | cisco            | 2014.1           | impl_1       | phys_opt      | 1397887592    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 | 124 | cisco   | 2014.1  | 0414    | td_no_mux_replacement_2014.1                     | route_design | impl_1 |             | 2014-04-19 02:29:16 | 1397899756 | original   | cpm_fast_clock gclk7 gclk8 | 3                    | 1040581      | cpm_fast_clock gclk7 gclk8 | 3                 |                 | 0              | 2420853     | slr0 slr1 slr2 slr3                                                      | 4                  | 348          | ./td_no_mux_replacement_2014.1/nomuxreplacement_20  <8 more characters>  | 1         | 0                   | 0         | 6        | 0           | none       |                        |                              |                                | Property                               Type     Re  <2012 more characters> | /wrk/hdstaff/dpefour/designs/cisco   | xc7v2000tflg1925-1 |              | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2070 more characters> | --------------------------------------------------  <619 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <47261 more characters> | **************************************************  <857 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <2978 more characters> |                  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <1250 more characters> | Design Route Status  <695 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <4639 more characters> | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <59386 more characters>  | Copyright 1986-2014 Xilinx, Inc. All Rights Reserv  <10275 more characters> | Constraint evaluation order for 'implementation' w  <280 more characters> | Design Route Status  <695 more characters>  | Property                                            <5839 more characters> | /wrk/hdstaff/dpefour/designs/cisco/.runs/impl_1   |            | xc7v2000tflg1925-1 | 0%           | set_param place.hardVerbose 469538  <1489 more characters>   | 00:00:00          |               |               |                |               |               | 2014-04-19 02:29:16 |                      | td_no_mux_replacement_2014.1                     |  -I- Resetting snapshot  <4189 more characters> | cisco            | 2014.1           | impl_1       | route_design  | 1397899756    | 0414             | 2014.1 | Vivado v2014.1 (64-bit)  <150 more characters>   | Linux     | 2.6.18-371.4.1.el5 | unix             | 2014.1         |
 +-----+---------+---------+---------+--------------------------------------------------+--------------+--------+-------------+---------------------+------------+------------+----------------------------+----------------------+--------------+----------------------------+-------------------+-----------------+----------------+-------------+--------------------------------------------------------------------------+--------------------+--------------+--------------------------------------------------------------------------+-----------+---------------------+-----------+----------+-------------+------------+------------------------+------------------------------+--------------------------------+----------------------------------------------------------------------------+--------------------------------------+--------------------+--------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+------------+--------------------+--------------+--------------------------------------------------------------+-------------------+---------------+---------------+----------------+---------------+---------------+---------------------+----------------------+--------------------------------------------------+-------------------------------------------------+------------------+------------------+--------------+---------------+---------------+------------------+--------+--------------------------------------------------+-----------+--------------------+------------------+----------------+

