# do add1bit.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:54:51 on Dec 08,2015
# vlog -work work add1bit.vo 
# -- Compiling module add1bit
# 
# Top level modules:
# 	add1bit
# End time: 13:54:51 on Dec 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:54:51 on Dec 08,2015
# vlog -work work add1bit.vwf.vt 
# -- Compiling module add1bit_vlg_sample_tst
# -- Compiling module add1bit_vlg_check_tst
# -- Compiling module add1bit_vlg_vec_tst
# 
# Top level modules:
# 	add1bit_vlg_vec_tst
# End time: 13:54:51 on Dec 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "add1bit.do" 
# Start time: 13:54:51 on Dec 08,2015
# Loading work.add1bit_vlg_vec_tst
# Loading work.add1bit
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.add1bit_vlg_sample_tst
# Loading work.add1bit_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : add1bit.vwf.vt(182)
#    Time: 1 us  Iteration: 0  Instance: /add1bit_vlg_vec_tst/tb_out
# End time: 13:54:52 on Dec 08,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
