# Ex No: 05 - Design & Implementation of 1-Bit Full Adder Using Cadence Virtuoso

## Aim
The aim is to design and implement a 1-bit Full Adder using Cadence Virtuoso and verify its functionality through transient analysis simulation.

## Tools Required
### Cadence Virtuoso Suite
- **Virtuoso Schematic Editor** (for circuit design)
- **Spectre Simulator** (for circuit simulation)

### Process Design Kit (PDK)
- CMOS technology library

### Computer System
- Minimum **4GB RAM** and a **multi-core processor**

## Procedure

### 1. Launch Cadence Virtuoso Environment:
- Open the **Cadence Virtuoso** tool and set up the working library.
- Create a new **schematic cell view** for the 1-bit Full Adder design.

### 2. Schematic Design:
- Select **NMOS and PMOS transistors** from the library.
- Construct the **Full Adder circuit** using **CMOS**.
- Connect the inputs (**A, B, Cin**) and outputs (**Sum, Cout**) properly.

### 3. Simulation:
- Check the design for **errors** and proceed with simulation.
- Launch the **Analog Design Environment (ADE)**.
- Perform **transient analysis** to verify the output logic.
- Set up **input stimulus** and analyze the **output waveform**.

## Circuit Diagram
![Screenshot 2025-03-28 193352](https://github.com/user-attachments/assets/08a3dce3-1de0-4f1e-b050-7c3569490edd)


## Truth Table for 1-Bit Full Adder
![image](https://github.com/user-attachments/assets/328fae3c-b83a-4cd6-b394-54323dc59673)


## Schematic Diagram
### 1. Schematic of 1-Bit Full Adder:
![WhatsApp Image 2025-04-11 at 14 50 40_da5a0b8f](https://github.com/user-attachments/assets/485a5fac-15fe-430d-94c1-910c84b300ce)


### 2. transient response setup:
![WhatsApp Image 2025-04-11 at 14 38 26_e68671a5](https://github.com/user-attachments/assets/632433ab-7c6b-492a-9e96-4391fb37f645)


### 3. Transient Analysis Output:
![WhatsApp Image 2025-04-11 at 14 38 26_db07d840](https://github.com/user-attachments/assets/332ab1c1-c887-432b-99dd-b05a0388c804)


### 4.output:
![WhatsApp Image 2025-04-11 at 14 39 33_c97af7d8](https://github.com/user-attachments/assets/3a573cf6-6a91-4464-ab96-5de97e328f12)


## Results:
1. Successfully designed the **1-bit Full Adder** schematic using **Cadence Virtuoso**.
2. Performed **transient analysis**, verifying the correct operation of the **Full Adder**.
3. Observed **correct logic switching behavior** in response to input signals.
