/** ==================================================================
 *  @file   rfbi_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   RFBI
 *
 *  @Filename:    rfbi_cred.h
 *
 *  @Description:   
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __RFBI_CRED_H
#define __RFBI_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance DSS_SS_FROM_L4_PER__RFBI of component RFBI mapped in MONICA at address 0x48042000
     * Instance DSS_SS_FROM_L3__RFBI of component RFBI mapped in MONICA at address 0x58002000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component RFBI
     *
     */

    /* 
     *  List of bundle arrays for component RFBI
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__REGSET
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__REGSET                                       0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__REGSET__ELSIZE
 *
 * @BRIEF        REGSET bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__REGSET__ELSIZE                               0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__REGSET__NELEMS
 *
 * @BRIEF        REGSET bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__REGSET__NELEMS                               2

    /* 
     *  List of bundles for component RFBI
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__OFFSET
 *
 * @BRIEF        Register RFBI_CONFIG offset in bundle REGSET 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__OFFSET                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_ONOFF_TIME__OFFSET
 *
 * @BRIEF        Register RFBI_ONOFF_TIME offset in bundle REGSET 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_ONOFF_TIME__OFFSET                      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__OFFSET
 *
 * @BRIEF        Register RFBI_CYCLE_TIME offset in bundle REGSET 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__OFFSET                      0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE1__OFFSET
 *
 * @BRIEF        Register RFBI_DATA_CYCLE1 offset in bundle REGSET 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE1__OFFSET                     0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE2__OFFSET
 *
 * @BRIEF        Register RFBI_DATA_CYCLE2 offset in bundle REGSET 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE2__OFFSET                     0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE3__OFFSET
 *
 * @BRIEF        Register RFBI_DATA_CYCLE3 offset in bundle REGSET 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE3__OFFSET                     0x14ul

    /* 
     * List of registers for component RFBI
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_REVISION
 *
 * @BRIEF        This register contains the IP revision code  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_REVISION                                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG
 *
 * @BRIEF        This register controls various parameters of the OCP 
 *               interface. 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG                               0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSSTATUS
 *
 * @BRIEF        This register provides status information about the module, 
 *               excluding the interrupt status information.  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSSTATUS                               0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL
 *
 * @BRIEF        The register configures the RFBI module. 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL                                 0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_PIXEL_CNT
 *
 * @BRIEF        The register configures the RFBI pixel count value  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_PIXEL_CNT                               0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_LINE_NUMBER
 *
 * @BRIEF        The register configures the number of lines to synchronize 
 *               the beginning of the transfer.  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_LINE_NUMBER                             0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CMD
 *
 * @BRIEF        The register configures the RFBI command  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CMD                                     0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_PARAM
 *
 * @BRIEF        The register configures the RFBI parameter  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_PARAM                                   0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA
 *
 * @BRIEF        The register configures the RFBI data  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA                                    0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_READ
 *
 * @BRIEF        The register configures the RFBI read  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_READ                                    0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_STATUS
 *
 * @BRIEF        The register configures the RFBI status  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_STATUS                                  0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG
 *
 * @BRIEF        The control register sets the configuration  for the LCD#0 
 *               and LCD#1 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG                                  0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_ONOFF_TIME
 *
 * @BRIEF        The control register configures the RFBI timings  for the 
 *               LCD#0 and LCD#1 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_ONOFF_TIME                              0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME
 *
 * @BRIEF        The control register configures the RFBI timings for the 
 *               LCD#0 and LCD#1 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME                              0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE1
 *
 * @BRIEF        The control register configures the RFBI data format for 1st 
 *               cycle  for the LCD#0 and LCD#1 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE1                             0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE2
 *
 * @BRIEF        The control register configures the RFBI data format for 2nd 
 *               cycle  for the LCD#0 and LCD#1 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE2                             0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE3
 *
 * @BRIEF        The control register configures the RFBI data format for 3rd 
 *               cycle  for the LCD#0 and LCD#1 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE3                             0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_VSYNC_WIDTH
 *
 * @BRIEF        The register configures the RFBI VSYNC minimum pulse width  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_VSYNC_WIDTH                             0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_HSYNC_WIDTH
 *
 * @BRIEF        The register configures the RFBI HSYNC minimum pulse width  
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_HSYNC_WIDTH                             0x94ul

    /* 
     * List of register bitfields for component RFBI
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_REVISION__REV   
 *
 * @BRIEF        IP revision 
 *               [7:4] 
 *               Major revision 
 *               [3:0] 
 *               Minor revision - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_REVISION__REV                      BITFIELD(7, 0)
#define RFBI__RFBI_REVISION__REV__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG__SIDLEMODE   
 *
 * @BRIEF        Slave interface power management, Idle req/ack control. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG__SIDLEMODE               BITFIELD(4, 3)
#define RFBI__RFBI_SYSCONFIG__SIDLEMODE__POS          3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset 
 *               Sets this bit to 1 to trigger a module reset. The bit  
 *               is automatically reset by the hardware. During reads, it 
 *               always returns 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG__SOFTRESET               BITFIELD(1, 1)
#define RFBI__RFBI_SYSCONFIG__SOFTRESET__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG__AUTOIDLE   
 *
 * @BRIEF        Internal clock gating strategy (OCP clock and display 
 *               controller clock) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG__AUTOIDLE                BITFIELD(0, 0)
#define RFBI__RFBI_SYSCONFIG__AUTOIDLE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSSTATUS__BUSYRFBIDATA   
 *
 * @BRIEF        Data are pending to be processed from internal FIFO. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSSTATUS__BUSYRFBIDATA            BITFIELD(9, 9)
#define RFBI__RFBI_SYSSTATUS__BUSYRFBIDATA__POS       9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSSTATUS__BUSY   
 *
 * @BRIEF        OCP Slave port busy status bit - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSSTATUS__BUSY                    BITFIELD(8, 8)
#define RFBI__RFBI_SYSSTATUS__BUSY__POS               8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSSTATUS__RESETDONE   
 *
 * @BRIEF        Internal reset monitoring. It can be used to determine when 
 *               a HW reset is completed or when a SW reset is completed ( 
 *               software has set RFBI_SYSCONFIG.SOFTRESET to 1). - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSSTATUS__RESETDONE               BITFIELD(0, 0)
#define RFBI__RFBI_SYSSTATUS__RESETDONE__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__SMART_DMA_REQ   
 *
 * @BRIEF        Smart DMA request - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__SMART_DMA_REQ             BITFIELD(8, 8)
#define RFBI__RFBI_CONTROL__SMART_DMA_REQ__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__DISABLE_DMA_REQ   
 *
 * @BRIEF        Disable DMA request - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__DISABLE_DMA_REQ           BITFIELD(7, 7)
#define RFBI__RFBI_CONTROL__DISABLE_DMA_REQ__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__HIGHTHRESHOLD   
 *
 * @BRIEF        Defines the FIFO high threshold used by HW to assert DMA 
 *               request. Used only if data written to RFBI_DATA are sent 
 *               using system DMA. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__HIGHTHRESHOLD             BITFIELD(6, 5)
#define RFBI__RFBI_CONTROL__HIGHTHRESHOLD__POS        5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__ITE   
 *
 * @BRIEF        Internal Trigger  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__ITE                       BITFIELD(4, 4)
#define RFBI__RFBI_CONTROL__ITE__POS                  4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__CONFIGSELECT   
 *
 * @BRIEF        Select the CS and configuration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__CONFIGSELECT              BITFIELD(3, 2)
#define RFBI__RFBI_CONTROL__CONFIGSELECT__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__BYPASSMODE   
 *
 * @BRIEF        Bypass Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__BYPASSMODE                BITFIELD(1, 1)
#define RFBI__RFBI_CONTROL__BYPASSMODE__POS           1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__ENABLE   
 *
 * @BRIEF        Enable/Disable flag - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__ENABLE                    BITFIELD(0, 0)
#define RFBI__RFBI_CONTROL__ENABLE__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_PIXEL_CNT__PIXELCNT   
 *
 * @BRIEF        Pixel counter value 
 *               The S/W indicates the number of pixels to transfer to the 
 *               LCD panel frame buffer. The value is set when the module is 
 *               disabled. During the transfer the HW decrements the register 
 *               when a pixel has been sent to the RFB. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_PIXEL_CNT__PIXELCNT                BITFIELD(31, 0)
#define RFBI__RFBI_PIXEL_CNT__PIXELCNT__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_LINE_NUMBER__LINENUMBER   
 *
 * @BRIEF        Programmable line number 
 *               Line number from 0 to 2047. Number of HSYNC after the VSYNC 
 *               occurs before the beginning of the transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_LINE_NUMBER__LINENUMBER            BITFIELD(10, 0)
#define RFBI__RFBI_LINE_NUMBER__LINENUMBER__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CMD__CMD   
 *
 * @BRIEF        Command Value 
 *               8/9/12/16 bit value depending on the parallelMode 
 *               [7:0] 8-bit DataType 
 *               [8:0] 9-bit DataType 
 *               [11:0] 12-bit DataType 
 *               [15:0] 16-bit DataType - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CMD__CMD                           BITFIELD(15, 0)
#define RFBI__RFBI_CMD__CMD__POS                      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_PARAM__PARAM   
 *
 * @BRIEF        Param Value 
 *               8/9/12/16 bit value depending on the parallelMode 
 *               [7:0] 8-bit DataType 
 *               [8:0] 9-bit DataType 
 *               [11:0] 12-bit DataType 
 *               [15:0] 16-bit DataType - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_PARAM__PARAM                       BITFIELD(15, 0)
#define RFBI__RFBI_PARAM__PARAM__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA__DATA   
 *
 * @BRIEF        Data value 
 *               12/16/18/24/2x16 bit value depending on the DataType 
 *               [11:0] 12-bit DataType 
 *               [15:0] 16-bit DataType 
 *               [17:0] 18-bit DataType 
 *               [23:0] 24-bit DataType 
 *               [31:0] 2x16-bit DataType - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA__DATA                         BITFIELD(31, 0)
#define RFBI__RFBI_DATA__DATA__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_READ__READ   
 *
 * @BRIEF        Read Value 
 *               8/9/12/16 bit value depending on the parallelMode 
 *               [7:0] 8-bit DataType 
 *               [8:0] 9-bit DataType 
 *               [11:0] 12-bit DataType 
 *               [15:0] 16-bit DataType - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_READ__READ                         BITFIELD(15, 0)
#define RFBI__RFBI_READ__READ__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_STATUS__STATUS   
 *
 * @BRIEF        Status value 
 *               8/9/12/16 bit value depending on the parallelMode 
 *               [7:0] 8-bit DataType 
 *               [8:0] 9-bit DataType 
 *               [11:0] 12-bit DataType 
 *               [15:0] 16-bit DataType - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_STATUS__STATUS                     BITFIELD(15, 0)
#define RFBI__RFBI_STATUS__STATUS__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__HSYNCPOLARITY   
 *
 * @BRIEF        HSYNC polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__HSYNCPOLARITY              BITFIELD(21, 21)
#define RFBI__RFBI_CONFIG__HSYNCPOLARITY__POS         21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__TE_VSYNC_POLARITY   
 *
 * @BRIEF        TE or VSYNC Polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__TE_VSYNC_POLARITY          BITFIELD(20, 20)
#define RFBI__RFBI_CONFIG__TE_VSYNC_POLARITY__POS     20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__CSPOLARITY   
 *
 * @BRIEF        CS Polarity 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__CSPOLARITY                 BITFIELD(19, 19)
#define RFBI__RFBI_CONFIG__CSPOLARITY__POS            19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__WEPOLARITY   
 *
 * @BRIEF        WE Polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__WEPOLARITY                 BITFIELD(18, 18)
#define RFBI__RFBI_CONFIG__WEPOLARITY__POS            18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__REPOLARITY   
 *
 * @BRIEF        RE Polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__REPOLARITY                 BITFIELD(17, 17)
#define RFBI__RFBI_CONFIG__REPOLARITY__POS            17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__A0POLARITY   
 *
 * @BRIEF        A0 Polarity 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__A0POLARITY                 BITFIELD(16, 16)
#define RFBI__RFBI_CONFIG__A0POLARITY__POS            16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__UNUSEDBITS   
 *
 * @BRIEF        State of unused bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__UNUSEDBITS                 BITFIELD(12, 11)
#define RFBI__RFBI_CONFIG__UNUSEDBITS__POS            11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__CYCLEFORMAT   
 *
 * @BRIEF        Cycle format 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__CYCLEFORMAT                BITFIELD(10, 9)
#define RFBI__RFBI_CONFIG__CYCLEFORMAT__POS           9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__OCPFORMAT   
 *
 * @BRIEF        OCP Write Access format - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__OCPFORMAT                  BITFIELD(8, 7)
#define RFBI__RFBI_CONFIG__OCPFORMAT__POS             7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__DATATYPE   
 *
 * @BRIEF        Data type from the display controller and OCP slave port - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__DATATYPE                   BITFIELD(6, 5)
#define RFBI__RFBI_CONFIG__DATATYPE__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__TIMEGRANULARITY   
 *
 * @BRIEF        Multiplies signal timing latencies by two - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__TIMEGRANULARITY            BITFIELD(4, 4)
#define RFBI__RFBI_CONFIG__TIMEGRANULARITY__POS       4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__TRIGGERMODE   
 *
 * @BRIEF        Trigger Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__TRIGGERMODE                BITFIELD(3, 2)
#define RFBI__RFBI_CONFIG__TRIGGERMODE__POS           2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__PARALLELMODE   
 *
 * @BRIEF        Parallel Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__PARALLELMODE               BITFIELD(1, 0)
#define RFBI__RFBI_CONFIG__PARALLELMODE__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_ONOFF_TIME__REOFFTIME   
 *
 * @BRIEF        Read Enable de-assertion time from start access time 
 *               Number of OCPClk cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_ONOFF_TIME__REOFFTIME              BITFIELD(29, 24)
#define RFBI__RFBI_ONOFF_TIME__REOFFTIME__POS         24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_ONOFF_TIME__REONTIME   
 *
 * @BRIEF        Read Enable assertion time from start access time 
 *               Number of OCPClk cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_ONOFF_TIME__REONTIME               BITFIELD(23, 20)
#define RFBI__RFBI_ONOFF_TIME__REONTIME__POS          20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_ONOFF_TIME__WEOFFTIME   
 *
 * @BRIEF        Write Enable de-assertion time from start access time 
 *               Number of OCPClk cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_ONOFF_TIME__WEOFFTIME              BITFIELD(19, 14)
#define RFBI__RFBI_ONOFF_TIME__WEOFFTIME__POS         14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_ONOFF_TIME__WEONTIME   
 *
 * @BRIEF        Write Enable assertion time from start access time 
 *               Number of OCPClk cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_ONOFF_TIME__WEONTIME               BITFIELD(13, 10)
#define RFBI__RFBI_ONOFF_TIME__WEONTIME__POS          10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_ONOFF_TIME__CSOFFTIME   
 *
 * @BRIEF        CS de-assertion time from start access time 
 *               Number of OCPClk cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_ONOFF_TIME__CSOFFTIME              BITFIELD(9, 4)
#define RFBI__RFBI_ONOFF_TIME__CSOFFTIME__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_ONOFF_TIME__CSONTIME   
 *
 * @BRIEF        CS assertion time from start access time 
 *               Number of OCPClk cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_ONOFF_TIME__CSONTIME               BITFIELD(3, 0)
#define RFBI__RFBI_ONOFF_TIME__CSONTIME__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__ACCESSTIME   
 *
 * @BRIEF        Access Time 
 *               Number of OCPClk cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__ACCESSTIME             BITFIELD(27, 22)
#define RFBI__RFBI_CYCLE_TIME__ACCESSTIME__POS        22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__WRENABLE   
 *
 * @BRIEF        Write to Read Pulse Width Enable (same CS) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__WRENABLE               BITFIELD(21, 21)
#define RFBI__RFBI_CYCLE_TIME__WRENABLE__POS          21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__WWENABLE   
 *
 * @BRIEF        Write to Write Pulse Width Enable (same CS) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__WWENABLE               BITFIELD(20, 20)
#define RFBI__RFBI_CYCLE_TIME__WWENABLE__POS          20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__RRENABLE   
 *
 * @BRIEF        Read to Read Pulse Width Enable (same CS) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__RRENABLE               BITFIELD(19, 19)
#define RFBI__RFBI_CYCLE_TIME__RRENABLE__POS          19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__RWENABLE   
 *
 * @BRIEF        Read to Write Pulse Width Enable (same CS) 
 *               0 
 *               CSPulseWidth does not apply on Read to Write access 
 *               1 
 *               CSPulseWidth applies on Read to Write access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__RWENABLE               BITFIELD(18, 18)
#define RFBI__RFBI_CYCLE_TIME__RWENABLE__POS          18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__CSPULSEWIDTH   
 *
 * @BRIEF        CS Pulse Width 
 *               Number of OCPClk cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__CSPULSEWIDTH           BITFIELD(17, 12)
#define RFBI__RFBI_CYCLE_TIME__CSPULSEWIDTH__POS      12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__RECYCLETIME   
 *
 * @BRIEF        RE Cycle Time 
 *               Number of OCPClk cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__RECYCLETIME            BITFIELD(11, 6)
#define RFBI__RFBI_CYCLE_TIME__RECYCLETIME__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__WECYCLETIME   
 *
 * @BRIEF        WE Cycle Time 
 *               Number of OCPClk cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__WECYCLETIME            BITFIELD(5, 0)
#define RFBI__RFBI_CYCLE_TIME__WECYCLETIME__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE1__BITALIGNMENTPIXEL2   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#2 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE1__BITALIGNMENTPIXEL2    BITFIELD(27, 24)
#define RFBI__RFBI_DATA_CYCLE1__BITALIGNMENTPIXEL2__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE1__NBBITSPIXEL2   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #2 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE1__NBBITSPIXEL2          BITFIELD(20, 16)
#define RFBI__RFBI_DATA_CYCLE1__NBBITSPIXEL2__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE1__BITALIGNMENTPIXEL1   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#1 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE1__BITALIGNMENTPIXEL1    BITFIELD(11, 8)
#define RFBI__RFBI_DATA_CYCLE1__BITALIGNMENTPIXEL1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE1__NBBITSPIXEL1   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #1 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE1__NBBITSPIXEL1          BITFIELD(4, 0)
#define RFBI__RFBI_DATA_CYCLE1__NBBITSPIXEL1__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE2__BITALIGNMENTPIXEL2   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#2 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE2__BITALIGNMENTPIXEL2    BITFIELD(27, 24)
#define RFBI__RFBI_DATA_CYCLE2__BITALIGNMENTPIXEL2__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE2__NBBITSPIXEL2   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #2 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE2__NBBITSPIXEL2          BITFIELD(20, 16)
#define RFBI__RFBI_DATA_CYCLE2__NBBITSPIXEL2__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE2__BITALIGNMENTPIXEL1   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#1 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE2__BITALIGNMENTPIXEL1    BITFIELD(11, 8)
#define RFBI__RFBI_DATA_CYCLE2__BITALIGNMENTPIXEL1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE2__NBBITSPIXEL1   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #1 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE2__NBBITSPIXEL1          BITFIELD(4, 0)
#define RFBI__RFBI_DATA_CYCLE2__NBBITSPIXEL1__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE3__BITALIGNMENTPIXEL2   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#2 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE3__BITALIGNMENTPIXEL2    BITFIELD(27, 24)
#define RFBI__RFBI_DATA_CYCLE3__BITALIGNMENTPIXEL2__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE3__NBBITSPIXEL2   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #2 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE3__NBBITSPIXEL2          BITFIELD(20, 16)
#define RFBI__RFBI_DATA_CYCLE3__NBBITSPIXEL2__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE3__BITALIGNMENTPIXEL1   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#1 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE3__BITALIGNMENTPIXEL1    BITFIELD(11, 8)
#define RFBI__RFBI_DATA_CYCLE3__BITALIGNMENTPIXEL1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_DATA_CYCLE3__NBBITSPIXEL1   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #1 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_DATA_CYCLE3__NBBITSPIXEL1          BITFIELD(4, 0)
#define RFBI__RFBI_DATA_CYCLE3__NBBITSPIXEL1__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_VSYNC_WIDTH__MINVSYNCPULSEWIDTH   
 *
 * @BRIEF        Programmable min VSYNC pulse width 
 *               Minimum VSYNC pulse width from 0 to 65535. Number of OCP 
 *               clock cycles to determine when VSYNC pulse occurs. The 
 *               values 0 and 1 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_VSYNC_WIDTH__MINVSYNCPULSEWIDTH    BITFIELD(15, 0)
#define RFBI__RFBI_VSYNC_WIDTH__MINVSYNCPULSEWIDTH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_HSYNC_WIDTH__MINHSYNCPULSEWIDTH   
 *
 * @BRIEF        Programmable min HSYNC pulse width 
 *               Minimum HSYNC pulse width from 0 to 65535. Number of OCP 
 *               clock cycles to determine when HSYNC pulse occurs.The values 
 *               0 and 1 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_HSYNC_WIDTH__MINHSYNCPULSEWIDTH    BITFIELD(15, 0)
#define RFBI__RFBI_HSYNC_WIDTH__MINHSYNCPULSEWIDTH__POS 0

    /* 
     * List of register bitfields values for component RFBI
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG__SIDLEMODE__FORCEIDLE
 *
 * @BRIEF        Force-idle. 
 *               An idle request is acknowledged  
 *               unconditionally. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG__SIDLEMODE__FORCEIDLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG__SIDLEMODE__NOIDLE
 *
 * @BRIEF        No-idle. 
 *               An idle request is never acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG__SIDLEMODE__NOIDLE       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG__SIDLEMODE__SMARTIDLE
 *
 * @BRIEF        Smart-idle. 
 *               Acknowledgement to an idle request is given  
 *               based on the internal activity of the module. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG__SIDLEMODE__SMARTIDLE    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG__SOFTRESET__NORMALMODE
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG__SOFTRESET__NORMALMODE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG__SOFTRESET__RESETDONE
 *
 * @BRIEF        The module is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG__SOFTRESET__RESETDONE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG__AUTOIDLE__FREERUNNING
 *
 * @BRIEF        OCP clock and display controller clock are free-running - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG__AUTOIDLE__FREERUNNING   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSCONFIG__AUTOIDLE__GATING
 *
 * @BRIEF        Automatic clock gating strategy is applied for the OCP clock 
 *               and display controller clock,  
 *               based on the OCP interface and internal activity. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSCONFIG__AUTOIDLE__GATING        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSSTATUS__BUSYRFBIDATA__NOTHINGPENDING
 *
 * @BRIEF        No data pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSSTATUS__BUSYRFBIDATA__NOTHINGPENDING 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSSTATUS__BUSYRFBIDATA__PENDINGDATA
 *
 * @BRIEF        Some data are pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSSTATUS__BUSYRFBIDATA__PENDINGDATA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSSTATUS__BUSY__NOSTALL
 *
 * @BRIEF        The access to the following register is not stall: RFBI_CMD, 
 *                RFBI_STATUS, RFBI_PARAM, RFBI_READ. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSSTATUS__BUSY__NOSTALL           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSSTATUS__BUSY__STALL
 *
 * @BRIEF        The access to any of the following registers is stall: 
 *               RFBI_CMD,  RFBI_STATUS, RFBI_PARAM, RFBI_READ. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSSTATUS__BUSY__STALL             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSSTATUS__RESETDONE__ONGOING
 *
 * @BRIEF        Internal module reset is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSSTATUS__RESETDONE__ONGOING      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_SYSSTATUS__RESETDONE__COMPLETED
 *
 * @BRIEF        Reset completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_SYSSTATUS__RESETDONE__COMPLETED    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__SMART_DMA_REQ__DISABLE
 *
 * @BRIEF        The dmareq is asserted and de-asserted depending on FIFO 
 *               space even if MIdlereq is high in smart idle/no-idle mode 
 *               and the entire burst gets error responses from the module. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__SMART_DMA_REQ__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__SMART_DMA_REQ__ENABLE
 *
 * @BRIEF        The dmareq is de-asserted after 2 clk cycles if it has been 
 *               asserted for more than or equal to 2 clk cycles and MIdlereq 
 *               is high in smart idle or no idle mode. No more burst 
 *               requests will be given even if the space is available in the 
 *               FIFO.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__SMART_DMA_REQ__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__DISABLE_DMA_REQ__ENABLE
 *
 * @BRIEF        The dmareq is enabled and the signal is generated based on 
 *               the space available and the request coming into the data 
 *               register  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__DISABLE_DMA_REQ__ENABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__DISABLE_DMA_REQ__DISABLE
 *
 * @BRIEF        The dmareq is disabled and the signal is not generated at 
 *               all based on space in FIFO. It  stays high until the DISABLE 
 *               DMAREQ is high even if there is space in FIFO to take 
 *               requests  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__DISABLE_DMA_REQ__DISABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__HIGHTHRESHOLD__F4X32
 *
 * @BRIEF        Size of the transfer of 4 words of 32-bit wide - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__HIGHTHRESHOLD__F4X32      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__HIGHTHRESHOLD__F8X32
 *
 * @BRIEF        Size of the transfer of 8 words of 32-bit wide - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__HIGHTHRESHOLD__F8X32      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__HIGHTHRESHOLD__F16X32
 *
 * @BRIEF        Size of the transfer of 16 words of 32-bit wide - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__HIGHTHRESHOLD__F16X32     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__ITE__RESET
 *
 * @BRIEF        H/W waits for ITE bit to be set if in internal trigger mode 
 *               for the configuration in use. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__ITE__RESET                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__ITE__SET
 *
 * @BRIEF        User sets the ITE bit to start the transfer, when H/W takes 
 *               into account the bit, the H/W resets it. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__ITE__SET                  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__CONFIGSELECT__NOCSSELECTED
 *
 * @BRIEF        No CS selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__CONFIGSELECT__NOCSSELECTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__CONFIGSELECT__CS0SELECTED
 *
 * @BRIEF        CS0 selected and configuration #0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__CONFIGSELECT__CS0SELECTED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__CONFIGSELECT__CS1SELECTED
 *
 * @BRIEF        CS1 selected and configuration #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__CONFIGSELECT__CS1SELECTED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__CONFIGSELECT__CS0ANDCSI1SELECTED
 *
 * @BRIEF        CS0 and CS1 both selected (only the configuration for CS0 is 
 *               used) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__CONFIGSELECT__CS0ANDCSI1SELECTED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__BYPASSMODE__NOBYPASS
 *
 * @BRIEF        The bypass mode not selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__BYPASSMODE__NOBYPASS      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__BYPASSMODE__BYPASS
 *
 * @BRIEF        The bypass mode is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__BYPASSMODE__BYPASS        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__ENABLE__DISABLE
 *
 * @BRIEF        Disable the RFBI module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__ENABLE__DISABLE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONTROL__ENABLE__ENABLE
 *
 * @BRIEF        Enable the RFBI module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONTROL__ENABLE__ENABLE            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__HSYNCPOLARITY__HSYNCACTIVELOW
 *
 * @BRIEF        HSYNC active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__HSYNCPOLARITY__HSYNCACTIVELOW 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__HSYNCPOLARITY__HSYNCACTIVEHIGH
 *
 * @BRIEF        HSYNC active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__HSYNCPOLARITY__HSYNCACTIVEHIGH 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__TE_VSYNC_POLARITY__ACTIVELOW
 *
 * @BRIEF        active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__TE_VSYNC_POLARITY__ACTIVELOW 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__TE_VSYNC_POLARITY__ACTIVEHIGH
 *
 * @BRIEF        active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__TE_VSYNC_POLARITY__ACTIVEHIGH 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__CSPOLARITY__CSACTIVELOW
 *
 * @BRIEF        CS active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__CSPOLARITY__CSACTIVELOW    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__CSPOLARITY__CSACTIVEHIGH
 *
 * @BRIEF        CS active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__CSPOLARITY__CSACTIVEHIGH   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__WEPOLARITY__ACTIVELOW
 *
 * @BRIEF        active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__WEPOLARITY__ACTIVELOW      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__WEPOLARITY__ACTIVEHIGH
 *
 * @BRIEF        active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__WEPOLARITY__ACTIVEHIGH     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__REPOLARITY__ACTIVELOW
 *
 * @BRIEF        active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__REPOLARITY__ACTIVELOW      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__REPOLARITY__ACTIVEHIGH
 *
 * @BRIEF        active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__REPOLARITY__ACTIVEHIGH     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__A0POLARITY__A0ACTIVELOW
 *
 * @BRIEF        A0 active low 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__A0POLARITY__A0ACTIVELOW    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__A0POLARITY__A0ACTIVEHIGH
 *
 * @BRIEF        A0 active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__A0POLARITY__A0ACTIVEHIGH   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__UNUSEDBITS__LOWLEVEL
 *
 * @BRIEF        low level (0) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__UNUSEDBITS__LOWLEVEL       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__UNUSEDBITS__HIGHLEVEL
 *
 * @BRIEF        high level (1) 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__UNUSEDBITS__HIGHLEVEL      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__UNUSEDBITS__UNCHANGED
 *
 * @BRIEF        unchanged from previous state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__UNUSEDBITS__UNCHANGED      0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__CYCLEFORMAT__1CYCLEFOR1PIXEL
 *
 * @BRIEF        1 cycle for 1 pixel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__CYCLEFORMAT__1CYCLEFOR1PIXEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__CYCLEFORMAT__2CYCLESFOR1PIXEL
 *
 * @BRIEF        2 cycles for 1 pixel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__CYCLEFORMAT__2CYCLESFOR1PIXEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__CYCLEFORMAT__3CYCLESFOR1PIXEL
 *
 * @BRIEF        3 cycles for 1 pixel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__CYCLEFORMAT__3CYCLESFOR1PIXEL 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__CYCLEFORMAT__3CYCLESFOR2PIXELS
 *
 * @BRIEF        3 cycles for 2 pixels - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__CYCLEFORMAT__3CYCLESFOR2PIXELS 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__OCPFORMAT__1PIXELPEROCPACCESS
 *
 * @BRIEF        1 pixel per OCP access to the register data 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__OCPFORMAT__1PIXELPEROCPACCESS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__OCPFORMAT__2PIXELSPEROCPACCESS
 *
 * @BRIEF        2 pixels per OCP access to the register data with 1st pixel 
 *               at the position [15:0] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__OCPFORMAT__2PIXELSPEROCPACCESS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__OCPFORMAT__2PIXELSPEROCPACCESS2
 *
 * @BRIEF        2 pixels per OCP access to the register data with 1st pixel 
 *               at the position [31:16] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__OCPFORMAT__2PIXELSPEROCPACCESS2 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__DATATYPE__12BIT
 *
 * @BRIEF        12-bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__DATATYPE__12BIT            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__DATATYPE__16BIT
 *
 * @BRIEF        16-bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__DATATYPE__16BIT            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__DATATYPE__18BIT
 *
 * @BRIEF        18-bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__DATATYPE__18BIT            0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__DATATYPE__24BIT
 *
 * @BRIEF        24-bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__DATATYPE__24BIT            0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__TIMEGRANULARITY__DISABLED
 *
 * @BRIEF        x2 latencies disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__TIMEGRANULARITY__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__TIMEGRANULARITY__ENABLED
 *
 * @BRIEF        x2 latencies enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__TIMEGRANULARITY__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__TRIGGERMODE__INTERNAL
 *
 * @BRIEF        00 
 *               Internal trigger mode (ITE bit mode) 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__TRIGGERMODE__INTERNAL      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__TRIGGERMODE__EXTERNAL
 *
 * @BRIEF        Tearing Effect Signal, RFBI_TE_VSYNC0 is used with 
 *               programmable line counter defined in RFBI_LINE_NUMBER 
 *               register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__TRIGGERMODE__EXTERNAL      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__TRIGGERMODE__EXTERNAL2
 *
 * @BRIEF        External trigger mode (RFB_TE_VSYNC/RFB_HSYNC with 
 *               programmable line counter defined in 
 *               RFBI_LINE_NUMBER.LINENUMBER) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__TRIGGERMODE__EXTERNAL2     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__PARALLELMODE__8BITPARALLE
 *
 * @BRIEF        8-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__PARALLELMODE__8BITPARALLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__PARALLELMODE__9BITPARALLEL
 *
 * @BRIEF        9-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__PARALLELMODE__9BITPARALLEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__PARALLELMODE__12BITPARALLEL
 *
 * @BRIEF        12-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__PARALLELMODE__12BITPARALLEL 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CONFIG__PARALLELMODE__16BITPARALLEL
 *
 * @BRIEF        16-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CONFIG__PARALLELMODE__16BITPARALLEL 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__WRENABLE__WRDISABLE
 *
 * @BRIEF        CSPulseWidth does not apply on Write to Read access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__WRENABLE__WRDISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__WRENABLE__WRENABLE
 *
 * @BRIEF        CSPulseWidth applies on Write to Read access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__WRENABLE__WRENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__WWENABLE__WWDISABLE
 *
 * @BRIEF        CSPulseWidth does not apply on Write to Write access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__WWENABLE__WWDISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__WWENABLE__WWENABLE
 *
 * @BRIEF        CSPulseWidth applies on Write to Write access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__WWENABLE__WWENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__RRENABLE__RRDISABLE
 *
 * @BRIEF        CSPulseWidth does not apply on Read to Read access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__RRENABLE__RRDISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RFBI__RFBI_CYCLE_TIME__RRENABLE__RRENABLE
 *
 * @BRIEF        CSPulseWidth applies on Read to Read access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define RFBI__RFBI_CYCLE_TIME__RRENABLE__RRENABLE     0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __RFBI_CRED_H */
