Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 20 17:47:10 2025
| Host         : DESKTOP-U7PTVF4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           34 |
| Yes          | No                    | No                     |              22 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------+----------------------------------+------------------+----------------+--------------+
|         Clock Signal         |         Enable Signal        |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+------------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG         | clock/s_hodiny[4]_i_1_n_0    |                                  |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG         | clock/temp_hodiny[4]_i_1_n_0 |                                  |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG         | clock/second_tick_reg_n_0    | clock/s_sekundy[5]_i_1_n_0       |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG         | clock/s_minuty[5]_i_1_n_0    |                                  |                4 |              6 |         1.50 |
|  CLK100MHZ_IBUF_BUFG         | clock/temp_minuty[5]_i_1_n_0 |                                  |                3 |              6 |         2.00 |
|  Debounce_BTNA/E[0]          |                              |                                  |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG         | stopwatch/m_reg[7]_i_1_n_0   | Debounce_BTNA/SR[0]              |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG         | stopwatch/cs_reg0            | Debounce_BTNA/SR[0]              |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG         | stopwatch/s_reg[7]_i_1_n_0   | Debounce_BTNA/SR[0]              |                3 |              8 |         2.67 |
|  Debounce_BTNB/rise_reg_0[0] |                              |                                  |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG         |                              | B27S/clk_counter[14]_i_1_n_0     |                5 |             15 |         3.00 |
|  CLK100MHZ_IBUF_BUFG         |                              | stopwatch/clk_counter[0]_i_1_n_0 |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG         |                              | Debounce_BTNA/p_0_in__0          |                5 |             22 |         4.40 |
|  CLK100MHZ_IBUF_BUFG         |                              | Debounce_BTNC/p_0_in__0          |                6 |             22 |         3.67 |
|  CLK100MHZ_IBUF_BUFG         |                              | Debounce_BTNB/p_0_in__0          |                5 |             22 |         4.40 |
|  CLK100MHZ_IBUF_BUFG         |                              | clock/count[26]_i_1_n_0          |                8 |             27 |         3.38 |
|  CLK100MHZ_IBUF_BUFG         |                              |                                  |               17 |             39 |         2.29 |
+------------------------------+------------------------------+----------------------------------+------------------+----------------+--------------+


