// Seed: 3082621244
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_4, id_5, id_6;
  initial id_4 <= id_5;
  logic [7:0] id_7 = $display(1'h0), id_8;
  assign id_2 = id_7[1'b0];
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4
    , id_6
);
  tri id_7;
  module_0(
      id_7, id_6, id_7
  );
  assign id_7 = 1;
endmodule
