# NASSCOM-VLSI-DESIGN-AND-PLANNING

## Day - 1

L1 - Introduction to QFN-48 Package, chip, pads, core, die and IPs <br>
L2 - Introduction to RISC-V <br>
L3 - From Software Applications to Hardware 

L1 - Introduction to all components of open-source digital asic design <br>
L2 - Simplified RTL2GDS flow <br>
L3 - Introduction to OpenLANE and Strive chipsets <br>
L4 - Introduction to OpenLANE detailed ASIC design flow

L1 - OpenLANE Directory structure in detail <br>
L2 - Design Preparation Step <br>

![prep](https://github.com/user-attachments/assets/5e4eb3e2-81cf-4d77-a60d-4e1a3103c7bc) <br>

L3 - Review files after design prep and run synthesis <br>

![synthesis](https://github.com/user-attachments/assets/d6fb495e-e7bc-4808-ac1e-d42fe75aab14) <br>

L4 - OpenLANE Project Git Link Description <br>
L5 - Steps to characterize synthesis results <br>

![stats](https://github.com/user-attachments/assets/64671537-dd5a-4e3d-a475-3424f3956048) <br>
```
Number of D Flipflops : 1613
Total number of Cells : 14876
FF Ratio : 0.1084
FF Percentage : 10.84 %
```

## Day - 2 
L1 - Steps to run floorplan using OpenLane
![floorplan_def](https://github.com/user-attachments/assets/554c37a9-1cd9-4534-b63e-a366890d3cb5)
```
Die Area = 660.685 um * 671.405 um
'''








