Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 20:36:48 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


-----------------------------------------------------
SUMMARY

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.267
Operating Conditions:       BEST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.397
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.729
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_conet_interf/endpck:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CAEN_LINK_instance/I_conet_interf/token:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               EPCS_Demo_instance/CCC_0/GL0
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
Worst Slack (ns):           38.635
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/CCC_0/GL1
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           19.988
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
Required Period (ns):       200.000
Required Frequency (MHz):   5.000
Worst Slack (ns):           0.748
Operating Conditions:       BEST

Clock Domain:               EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           17.581
Operating Conditions:       WORST

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               vme_int_instance/DS:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DCLK0
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           1.456
Operating Conditions:       WORST

Clock Domain:               tx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.726
Operating Conditions:       WORST

Clock Domain:               rx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -3.503
Operating Conditions:       WORST

Clock Domain:               FPGACK40
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           -1.878
Operating Conditions:       WORST

                            Input to Output
Max Delay (ns):             16.378

END SUMMARY
-----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  Delay (ns):              0.818
  Slack (ns):              2.710
  Arrival (ns):            6.437
  Required (ns):           9.147
  Setup (ns):              0.254
  Minimum Period (ns):     2.580
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D
  Delay (ns):              0.816
  Slack (ns):              2.712
  Arrival (ns):            6.435
  Required (ns):           9.147
  Setup (ns):              0.254
  Minimum Period (ns):     2.576
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[8]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[8]:D
  Delay (ns):              0.476
  Slack (ns):              3.030
  Arrival (ns):            6.114
  Required (ns):           9.144
  Setup (ns):              0.254
  Minimum Period (ns):     1.940
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[4]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[4]:D
  Delay (ns):              0.476
  Slack (ns):              3.032
  Arrival (ns):            6.112
  Required (ns):           9.144
  Setup (ns):              0.254
  Minimum Period (ns):     1.936
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[7]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[7]:D
  Delay (ns):              0.480
  Slack (ns):              3.035
  Arrival (ns):            6.117
  Required (ns):           9.152
  Setup (ns):              0.254
  Minimum Period (ns):     1.930
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  data required time                                  9.147
  data arrival time                          -        6.437
  slack                                               2.710
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (f)
               +     3.872          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.872                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (r)
               +     0.384          cell: ADLIB:GBM
  4.256                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (r)
               +     0.577          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.833                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB15:An (r)
               +     0.248          cell: ADLIB:RGB
  5.081                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB15:YL (f)
               +     0.538          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB15_rgbl_net_1
  5.619                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.706                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:Q (r)
               +     0.731          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]
  6.437                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D (r)
                                    
  6.437                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.596          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.588                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13:An (f)
               +     0.317          cell: ADLIB:RGB
  8.905                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13:YL (r)
               +     0.496          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13_rgbl_net_1
  9.401                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.147                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
                                    
  9.147                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[1]:ALn
  Delay (ns):              2.516
  Slack (ns):              5.138
  Arrival (ns):            7.900
  Required (ns):          13.038
  Recovery (ns):           0.353
  Minimum Period (ns):     2.862
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[0]:ALn
  Delay (ns):              2.516
  Slack (ns):              5.138
  Arrival (ns):            7.900
  Required (ns):          13.038
  Recovery (ns):           0.353
  Minimum Period (ns):     2.862
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[3]:ALn
  Delay (ns):              2.517
  Slack (ns):              5.145
  Arrival (ns):            7.901
  Required (ns):          13.046
  Recovery (ns):           0.353
  Minimum Period (ns):     2.855
  Skew (ns):              -0.015
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:ALn
  Delay (ns):              2.516
  Slack (ns):              5.146
  Arrival (ns):            7.900
  Required (ns):          13.046
  Recovery (ns):           0.353
  Minimum Period (ns):     2.854
  Skew (ns):              -0.015
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[2]:ALn
  Delay (ns):              2.516
  Slack (ns):              5.146
  Arrival (ns):            7.900
  Required (ns):          13.046
  Recovery (ns):           0.353
  Minimum Period (ns):     2.854
  Skew (ns):              -0.015
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[1]:ALn
  data required time                                 13.038
  data arrival time                          -        7.900
  slack                                               5.138
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.588          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.580                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB6:An (f)
               +     0.317          cell: ADLIB:RGB
  4.897                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB6:YL (r)
               +     0.487          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB6_rgbl_net_1
  5.384                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.471                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.434          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  5.905                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.100          cell: ADLIB:CFG2
  6.005                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     0.710          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  6.715                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE_13:B (f)
               +     0.099          cell: ADLIB:CFG2
  6.814                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE_13:Y (r)
               +     1.086          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/N_33_i
  7.900                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[1]:ALn (r)
                                    
  7.900                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  11.618                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  11.992                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.588          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  12.580                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB6:An (f)
               +     0.317          cell: ADLIB:RGB
  12.897                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB6:YL (r)
               +     0.494          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB6_rgbl_net_1
  13.391                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.038                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[1]:ALn
                                    
  13.038                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[0]:D
  Delay (ns):              0.871
  Slack (ns):             10.297
  Arrival (ns):            1.226
  Required (ns):          11.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[0]:D
  Delay (ns):              0.838
  Slack (ns):             10.323
  Arrival (ns):            1.200
  Required (ns):          11.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[1]:D
  Delay (ns):              0.819
  Slack (ns):             10.343
  Arrival (ns):            1.174
  Required (ns):          11.517
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[0]:D
  Delay (ns):              0.791
  Slack (ns):             10.377
  Arrival (ns):            1.146
  Required (ns):          11.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[1]:D
  Delay (ns):              0.769
  Slack (ns):             10.386
  Arrival (ns):            1.131
  Required (ns):          11.517
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[0]:D
  data required time                                 11.523
  data arrival time                          -        1.226
  slack                                              10.297
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.355          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.355                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.415                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:Q (r)
               +     0.220          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray_sync[3]
  0.635                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a3[1]:D (r)
               +     0.155          cell: ADLIB:CFG4
  0.790                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a3[1]:Y (f)
               +     0.317          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync[1]
  1.107                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1[0]:A (f)
               +     0.069          cell: ADLIB:CFG2
  1.176                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1[0]:Y (r)
               +     0.050          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync[0]
  1.226                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[0]:D (r)
                                    
  1.226                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  10.500                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  10.757                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.394          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  11.151                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  11.370                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:YL (r)
               +     0.354          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0_rgbl_net_1
  11.724                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.523                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[0]:D
                                    
  11.523                       data required time


Operating Conditions : BEST

END SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.329
  Slack (ns):              1.267
  Arrival (ns):            3.241
  Required (ns):           4.508
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.329
  Slack (ns):              1.278
  Arrival (ns):            3.234
  Required (ns):           4.512
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.320
  Slack (ns):              1.287
  Arrival (ns):            3.225
  Required (ns):           4.512
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.330
  Slack (ns):              1.291
  Arrival (ns):            3.228
  Required (ns):           4.519
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.329
  Slack (ns):              1.292
  Arrival (ns):            3.227
  Required (ns):           4.519
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  data required time                                  4.508
  data arrival time                          -        3.241
  slack                                               1.267
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.411          net: fpgack40_buf/U_GB_YWn
  2.336                        fpgack40_buf/U_GB_RGB1_RGB80:An (f)
               +     0.219          cell: ADLIB:RGB
  2.555                        fpgack40_buf/U_GB_RGB1_RGB80:YL (r)
               +     0.357          net: fpgack40_buf/U_GB_RGB1_RGB80_rgbl_net_1
  2.912                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.972                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:Q (r)
               +     0.269          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]
  3.241                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D (r)
                                    
  3.241                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.500                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  3.757                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.394          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.151                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  4.370                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:YL (r)
               +     0.339          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0_rgbl_net_1
  4.709                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.508                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
                                    
  4.508                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              0.948
  Slack (ns):              0.397
  Arrival (ns):            5.891
  Required (ns):           6.288
  Setup (ns):              1.712
  Minimum Period (ns):     7.603
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              0.931
  Slack (ns):              0.426
  Arrival (ns):            5.874
  Required (ns):           6.300
  Setup (ns):              1.700
  Minimum Period (ns):     7.574
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              0.925
  Slack (ns):              0.443
  Arrival (ns):            5.868
  Required (ns):           6.311
  Setup (ns):              1.689
  Minimum Period (ns):     7.557
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              0.947
  Slack (ns):              0.457
  Arrival (ns):            5.890
  Required (ns):           6.347
  Setup (ns):              1.653
  Minimum Period (ns):     7.543
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D
  Delay (ns):              0.476
  Slack (ns):              7.248
  Arrival (ns):            5.426
  Required (ns):          12.674
  Setup (ns):              0.254
  Minimum Period (ns):     0.752
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  data required time                                  6.288
  data arrival time                          -        5.891
  slack                                               0.397
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     3.183          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  3.183                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.374          cell: ADLIB:GBM
  3.557                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.580          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  4.137                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.454                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.489          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  4.943                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.051                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q (f)
               +     0.420          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]
  5.471                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  5.695                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB (f)
               +     0.196          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]
  5.891                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9] (f)
                                    
  5.891                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               -     1.712          Library setup time: ADLIB:SERDESIF_075_IP
  6.288                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
                                    
  6.288                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.413
  Slack (ns):              9.707
  Arrival (ns):            1.413
  Required (ns):          11.120
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.707
  Skew (ns):              -3.400
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.413
  Slack (ns):              9.712
  Arrival (ns):            1.413
  Required (ns):          11.125
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.712
  Skew (ns):              -3.405
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  data required time                                 11.120
  data arrival time                          -        1.413
  slack                                               9.707
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     0.783          cell: ADLIB:SERDESIF_075_IP
  0.783                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0] (r)
               +     0.630          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N
  1.413                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn (r)
                                    
  1.413                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     2.199          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  10.199                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.257          cell: ADLIB:GBM
  10.456                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.398          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  10.854                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.073                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.327          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  11.400                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.120                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
                                    
  11.120                       data required time


Operating Conditions : BEST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              1.113
  Slack (ns):             -0.729
  Arrival (ns):            6.629
  Required (ns):           5.900
  Setup (ns):              2.100
  Minimum Period (ns):     8.729
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[4]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[36]
  Delay (ns):              1.115
  Slack (ns):             -0.672
  Arrival (ns):            6.638
  Required (ns):           5.966
  Setup (ns):              2.034
  Minimum Period (ns):     8.672
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[5]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[37]
  Delay (ns):              1.120
  Slack (ns):             -0.669
  Arrival (ns):            6.643
  Required (ns):           5.974
  Setup (ns):              2.026
  Minimum Period (ns):     8.669
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              0.927
  Slack (ns):             -0.534
  Arrival (ns):            6.443
  Required (ns):           5.909
  Setup (ns):              2.091
  Minimum Period (ns):     8.534
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              0.840
  Slack (ns):             -0.519
  Arrival (ns):            6.368
  Required (ns):           5.849
  Setup (ns):              2.151
  Minimum Period (ns):     8.519
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  data required time                                  5.900
  data arrival time                          -        6.629
  slack                                              -0.729
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.602          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.669                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB14:An (f)
               +     0.317          cell: ADLIB:RGB
  4.986                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB14:YL (r)
               +     0.530          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB14_rgbl_net_1
  5.516                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.603                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:Q (r)
               +     0.592          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[6]
  6.195                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_126:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  6.389                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_126:IPA (r)
               +     0.240          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[38]
  6.629                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38] (r)
                                    
  6.629                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               -     2.100          Library setup time: ADLIB:SERDESIF_075_IP
  5.900                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
                                    
  5.900                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_DLY[2]:ALn
  Delay (ns):              1.937
  Slack (ns):              5.690
  Arrival (ns):            7.449
  Required (ns):          13.139
  Recovery (ns):           0.353
  Minimum Period (ns):     2.310
  Skew (ns):               0.020
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/SP_4B_RDN:ALn
  Delay (ns):              1.937
  Slack (ns):              5.690
  Arrival (ns):            7.449
  Required (ns):          13.139
  Recovery (ns):           0.353
  Minimum Period (ns):     2.310
  Skew (ns):               0.020
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/FGHJ[0]:ALn
  Delay (ns):              1.937
  Slack (ns):              5.690
  Arrival (ns):            7.449
  Required (ns):          13.139
  Recovery (ns):           0.353
  Minimum Period (ns):     2.310
  Skew (ns):               0.020
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/CURRENT_RD:ALn
  Delay (ns):              1.937
  Slack (ns):              5.690
  Arrival (ns):            7.449
  Required (ns):          13.139
  Recovery (ns):           0.353
  Minimum Period (ns):     2.310
  Skew (ns):               0.020
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/CODE_4B[3]:ALn
  Delay (ns):              1.937
  Slack (ns):              5.690
  Arrival (ns):            7.449
  Required (ns):          13.139
  Recovery (ns):           0.353
  Minimum Period (ns):     2.310
  Skew (ns):               0.020
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_DLY[2]:ALn
  data required time                                 13.139
  data arrival time                          -        7.449
  slack                                               5.690
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.596          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.663                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  4.980                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:YL (r)
               +     0.532          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8_rgbl_net_1
  5.512                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK (r)
               +     0.092          cell: ADLIB:SLE
  5.604                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q (r)
               +     0.620          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]
  6.224                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B (r)
               +     0.074          cell: ADLIB:CFG2
  6.298                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y (r)
               +     1.151          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n
  7.449                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_DLY[2]:ALn (r)
                                    
  7.449                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  11.693                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  12.067                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.594          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  12.661                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9:An (f)
               +     0.317          cell: ADLIB:RGB
  12.978                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9:YL (r)
               +     0.514          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9_rgbl_net_1
  13.492                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_DLY[2]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.139                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_DLY[2]:ALn
                                    
  13.139                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.851
  Slack (ns):              9.337
  Arrival (ns):            2.221
  Required (ns):          11.558
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.858
  Slack (ns):              9.338
  Arrival (ns):            2.220
  Required (ns):          11.558
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.406
  Slack (ns):              9.790
  Arrival (ns):            1.768
  Required (ns):          11.558
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.067
  Slack (ns):             10.121
  Arrival (ns):            1.437
  Required (ns):          11.558
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              0.720
  Slack (ns):             10.476
  Arrival (ns):            1.090
  Required (ns):          11.566
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  data required time                                 11.558
  data arrival time                          -        2.221
  slack                                               9.337
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.370          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.370                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  0.444                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:Q (f)
               +     0.676          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]
  1.120                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_4:A (f)
               +     0.102          cell: ADLIB:CFG2
  1.222                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_4:Y (r)
               +     0.062          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_983
  1.284                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_2:D (r)
               +     0.069          cell: ADLIB:CFG4
  1.353                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_2:Y (f)
               +     0.149          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/m21_0_0
  1.502                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_0:C (f)
               +     0.143          cell: ADLIB:CFG4
  1.645                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_0:Y (f)
               +     0.424          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/m21_0_1
  2.069                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO:C (f)
               +     0.102          cell: ADLIB:CFG4
  2.171                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO:Y (r)
               +     0.050          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/i8_mux_i
  2.221                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D (r)
                                    
  2.221                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.399          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.207                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2:An (f)
               +     0.219          cell: ADLIB:RGB
  11.426                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2:YL (r)
               +     0.333          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2_rgbl_net_1
  11.759                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.558                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
                                    
  11.558                       data required time


Operating Conditions : BEST

END SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              1.355
  Slack (ns):              0.572
  Arrival (ns):            5.630
  Required (ns):           6.202
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.324
  Slack (ns):              1.317
  Arrival (ns):            3.233
  Required (ns):           4.550
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.329
  Slack (ns):              1.319
  Arrival (ns):            3.231
  Required (ns):           4.550
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.321
  Slack (ns):              1.328
  Arrival (ns):            3.229
  Required (ns):           4.557
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.323
  Slack (ns):              1.352
  Arrival (ns):            3.216
  Required (ns):           4.568
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To: CAEN_LINK_instance/I_conet_interf/inc[0]:D
  data required time                                  6.202
  data arrival time                          -        5.630
  slack                                               0.572
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.585          net: fpgack40_buf/U_GB_YWn
  3.434                        fpgack40_buf/U_GB_RGB1_RGB73:An (f)
               +     0.317          cell: ADLIB:RGB
  3.751                        fpgack40_buf/U_GB_RGB1_RGB73:YL (r)
               +     0.524          net: fpgack40_buf/U_GB_RGB1_RGB73_rgbl_net_1
  4.275                        CAEN_LINK_instance/I_conet_interf/pckw:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.362                        CAEN_LINK_instance/I_conet_interf/pckw:Q (r)
               +     1.268          net: CAEN_LINK_instance/I_conet_interf/pckw
  5.630                        CAEN_LINK_instance/I_conet_interf/inc[0]:D (r)
                                    
  5.630                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  4.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  5.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.592          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  5.659                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5:An (f)
               +     0.317          cell: ADLIB:RGB
  5.976                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5:YL (r)
               +     0.480          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5_rgbl_net_1
  6.456                        CAEN_LINK_instance/I_conet_interf/inc[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  6.202                        CAEN_LINK_instance/I_conet_interf/inc[0]:D
                                    
  6.202                        data required time


Operating Conditions : WORST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/Q_arst0_i_rs:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL0

SET Register to Register

Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[19]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             11.111
  Slack (ns):             38.635
  Arrival (ns):           18.354
  Required (ns):          56.989
  Setup (ns):              0.254
  Minimum Period (ns):    11.365
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/ConfigMaster_0/state[19]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D
  Delay (ns):             11.054
  Slack (ns):             38.683
  Arrival (ns):           18.297
  Required (ns):          56.980
  Setup (ns):              0.254
  Minimum Period (ns):    11.317
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/ConfigMaster_0/state[19]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D
  Delay (ns):             10.981
  Slack (ns):             38.765
  Arrival (ns):           18.224
  Required (ns):          56.989
  Setup (ns):              0.254
  Minimum Period (ns):    11.235
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/ConfigMaster_0/state[19]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[12]:D
  Delay (ns):             10.928
  Slack (ns):             38.809
  Arrival (ns):           18.171
  Required (ns):          56.980
  Setup (ns):              0.254
  Minimum Period (ns):    11.191
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/ConfigMaster_0/state[19]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[11]:D
  Delay (ns):             10.866
  Slack (ns):             38.879
  Arrival (ns):           18.109
  Required (ns):          56.988
  Setup (ns):              0.254
  Minimum Period (ns):    11.121
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[19]:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  data required time                                 56.989
  data arrival time                          -       18.354
  slack                                              38.635
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.625          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.425                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  6.741                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.502          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  7.243                        EPCS_Demo_instance/ConfigMaster_0/state[19]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.351                        EPCS_Demo_instance/ConfigMaster_0/state[19]:Q (f)
               +     1.023          net: EPCS_Demo_instance/ConfigMaster_0/state_dup[19]
  8.374                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_3_0[2]:A (f)
               +     0.099          cell: ADLIB:CFG4
  8.473                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_3_0[2]:Y (r)
               +     0.520          net: EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_3[2]
  8.993                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[2]:B (r)
               +     0.270          cell: ADLIB:CFG4
  9.263                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[2]:Y (r)
               +     0.802          net: EPCS_Demo_instance/ConfigMaster_0/N_444
  10.065                       EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:A (r)
               +     0.270          cell: ADLIB:CFG4
  10.335                       EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:Y (r)
               +     0.320          net: EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0
  10.655                       EPCS_Demo_instance/ConfigMaster_0/d_state98:C (r)
               +     0.270          cell: ADLIB:CFG4
  10.925                       EPCS_Demo_instance/ConfigMaster_0/d_state98:Y (r)
               +     0.725          net: EPCS_Demo_instance/ConfigMaster_0/d_state98
  11.650                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:C (r)
               +     0.158          cell: ADLIB:CFG3
  11.808                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:Y (r)
               +     0.567          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1
  12.375                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:C (r)
               +     0.326          cell: ADLIB:CFG4
  12.701                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:Y (f)
               +     0.694          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1
  13.395                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:B (f)
               +     0.231          cell: ADLIB:ARI1_CC
  13.626                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:UB (r)
               +     0.000          net: NET_CC_CONFIG4133
  13.626                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:UB[1] (r)
               +     0.778          cell: ADLIB:CC_CONFIG
  14.404                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:CC[5] (f)
               +     0.000          net: NET_CC_CONFIG4146
  14.404                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNINJDE5[4]:CC (f)
               +     0.073          cell: ADLIB:ARI1_CC
  14.477                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNINJDE5[4]:S (f)
               +     0.665          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1Z[4]
  15.142                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNICPB3J[4]:D (f)
               +     0.433          cell: ADLIB:ARI1_CC
  15.575                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNICPB3J[4]:UB (r)
               +     0.000          net: NET_CC_CONFIG4258
  15.575                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:UB[6] (r)
               +     0.530          cell: ADLIB:CC_CONFIG
  16.105                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:CO (f)
               +     0.000          net: CI_TO_CO4247
  16.105                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CI (f)
               +     0.194          cell: ADLIB:CC_CONFIG
  16.299                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CC[1] (f)
               +     0.000          net: NET_CC_CONFIG4280
  16.299                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI35UKU2[11]:CC (f)
               +     0.073          cell: ADLIB:ARI1_CC
  16.372                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI35UKU2[11]:S (f)
               +     0.666          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m2[11]
  17.038                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIN3H26E[11]:D (f)
               +     0.407          cell: ADLIB:ARI1_CC
  17.445                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIN3H26E[11]:UB (r)
               +     0.000          net: NET_CC_CONFIG387
  17.445                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:UB[1] (r)
               +     0.778          cell: ADLIB:CC_CONFIG
  18.223                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CC[5] (f)
               +     0.000          net: NET_CC_CONFIG400
  18.223                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:CC (f)
               +     0.056          cell: ADLIB:ARI1_CC
  18.279                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:S (r)
               +     0.075          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m3[15]
  18.354                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D (r)
                                    
  18.354                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.625          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.425                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  56.741                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.502          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  57.243                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  56.989                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
                                    
  56.989                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/rdata[23]:ALn
  Delay (ns):              3.791
  Slack (ns):             45.900
  Arrival (ns):           11.007
  Required (ns):          56.907
  Recovery (ns):           0.353
  Minimum Period (ns):     4.100
  Skew (ns):              -0.044
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/mask[28]:ALn
  Delay (ns):              3.791
  Slack (ns):             45.900
  Arrival (ns):           11.007
  Required (ns):          56.907
  Recovery (ns):           0.353
  Minimum Period (ns):     4.100
  Skew (ns):              -0.044
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/mask[24]:ALn
  Delay (ns):              3.791
  Slack (ns):             45.900
  Arrival (ns):           11.007
  Required (ns):          56.907
  Recovery (ns):           0.353
  Minimum Period (ns):     4.100
  Skew (ns):              -0.044
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[11]:ALn
  Delay (ns):              3.791
  Slack (ns):             45.900
  Arrival (ns):           11.007
  Required (ns):          56.907
  Recovery (ns):           0.353
  Minimum Period (ns):     4.100
  Skew (ns):              -0.044
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[0]:ALn
  Delay (ns):              3.790
  Slack (ns):             45.901
  Arrival (ns):           11.006
  Required (ns):          56.907
  Recovery (ns):           0.353
  Minimum Period (ns):     4.099
  Skew (ns):              -0.044
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/rdata[23]:ALn
  data required time                                 56.907
  data arrival time                          -       11.007
  slack                                              45.900
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.575          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.375                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.316          cell: ADLIB:RGB
  6.691                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB12:YR (r)
               +     0.525          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB12_rgbr_net_1
  7.216                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.303                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:Q (r)
               +     2.817          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep
  10.120                       EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  10.436                       EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB2:YR (r)
               +     0.571          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB2_rgbr_net_1
  11.007                       EPCS_Demo_instance/ConfigMaster_0/rdata[23]:ALn (r)
                                    
  11.007                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.625          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.425                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  56.741                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.519          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  57.260                       EPCS_Demo_instance/ConfigMaster_0/rdata[23]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  56.907                       EPCS_Demo_instance/ConfigMaster_0/rdata[23]:ALn
                                    
  56.907                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL1

SET Register to Register

Path 1
  From: clock_counter[2]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.361
  Slack (ns):             22.367
  Arrival (ns):            9.221
  Required (ns):          31.588
  Setup (ns):              0.254
  Minimum Period (ns):     2.633
  Operating Conditions:    WORST

Path 2
  From: clock_counter[2]:CLK
  To:   state_clock[1]:D
  Delay (ns):              2.325
  Slack (ns):             22.403
  Arrival (ns):            9.185
  Required (ns):          31.588
  Setup (ns):              0.254
  Minimum Period (ns):     2.597
  Operating Conditions:    WORST

Path 3
  From: clock_counter[9]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.208
  Slack (ns):             22.511
  Arrival (ns):            9.077
  Required (ns):          31.588
  Setup (ns):              0.254
  Minimum Period (ns):     2.489
  Operating Conditions:    WORST

Path 4
  From: clock_counter[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.214
  Slack (ns):             22.514
  Arrival (ns):            9.074
  Required (ns):          31.588
  Setup (ns):              0.254
  Minimum Period (ns):     2.486
  Operating Conditions:    WORST

Path 5
  From: clock_counter[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              2.177
  Slack (ns):             22.551
  Arrival (ns):            9.037
  Required (ns):          31.588
  Setup (ns):              0.254
  Minimum Period (ns):     2.449
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_counter[2]:CLK
  To: state_clock[0]:D
  data required time                                 31.588
  data arrival time                          -        9.221
  slack                                              22.367
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.471                        EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.554          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  6.025                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  6.341                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YR (r)
               +     0.519          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_YR
  6.860                        clock_counter[2]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.968                        clock_counter[2]:Q (f)
               +     0.433          net: clock_counter[2]
  7.401                        state_clock_ns_1_0_.m15_e_11:D (f)
               +     0.287          cell: ADLIB:CFG4
  7.688                        state_clock_ns_1_0_.m15_e_11:Y (f)
               +     0.423          net: state_clock_ns_1_0_.m15_e_11
  8.111                        state_clock_ns_1_0_.m15_e:A (f)
               +     0.209          cell: ADLIB:CFG4
  8.320                        state_clock_ns_1_0_.m15_e:Y (f)
               +     0.349          net: state_clock_ns_1_0_.N_43_mux
  8.669                        state_clock_ns_1_0_.m17:A (f)
               +     0.099          cell: ADLIB:CFG3
  8.768                        state_clock_ns_1_0_.m17:Y (r)
               +     0.222          net: state_clock_ns_1_0_.N_44_mux
  8.990                        state_clock_ns_1_0_.m24:D (r)
               +     0.158          cell: ADLIB:CFG4
  9.148                        state_clock_ns_1_0_.m24:Y (r)
               +     0.073          net: state_clock_ns[0]
  9.221                        state_clock[0]:D (r)
                                    
  9.221                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  29.835                       
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.294                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  30.472                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.552          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  31.024                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  31.341                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  31.842                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.588                       state_clock[0]:D
                                    
  31.588                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: lvCLKLOS
  To:   state_clock[0]:D
  Delay (ns):              4.156
  Arrival (ns):            4.156
  Setup (ns):              0.201
  External Setup (ns):    -0.237
  Operating Conditions:     BEST

Path 2
  From: lvCLKLOS
  To:   state_clock[1]:D
  Delay (ns):              4.124
  Arrival (ns):            4.124
  Setup (ns):              0.201
  External Setup (ns):    -0.268
  Operating Conditions:     BEST

Path 3
  From: lvCLKLOS
  To:   clock_selection[0]:D
  Delay (ns):              3.960
  Arrival (ns):            3.960
  Setup (ns):              0.201
  External Setup (ns):    -0.426
  Operating Conditions:     BEST

Path 4
  From: lvCLKLOS
  To:   clock_selection[1]:D
  Delay (ns):              3.553
  Arrival (ns):            3.553
  Setup (ns):              0.201
  External Setup (ns):    -0.833
  Operating Conditions:     BEST


Expanded Path 1
  From: lvCLKLOS
  To: state_clock[0]:D
  data required time                                    N/C
  data arrival time                          -        4.156
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        lvCLKLOS (f)
               +     0.000          net: lvCLKLOS
  0.000                        lvCLKLOS_ibuf/U0/U_IOPAD:PAD (f)
               +     1.260          cell: ADLIB:IOPAD_IN
  1.260                        lvCLKLOS_ibuf/U0/U_IOPAD:Y (f)
               +     0.022          net: lvCLKLOS_ibuf/U0/YIN1
  1.282                        lvCLKLOS_ibuf/U0/U_IOINFF:A (f)
               +     0.071          cell: ADLIB:IOINFF_BYPASS
  1.353                        lvCLKLOS_ibuf/U0/U_IOINFF:Y (f)
               +     2.047          net: lvCLKLOS_0
  3.400                        state_clock_ns_1_0_.m22_1_0:B (f)
               +     0.102          cell: ADLIB:CFG3
  3.502                        state_clock_ns_1_0_.m22_1_0:Y (r)
               +     0.162          net: state_clock_ns_1_0_.m22_1_0
  3.664                        state_clock_ns_1_0_.m22:C (r)
               +     0.139          cell: ADLIB:CFG3
  3.803                        state_clock_ns_1_0_.m22:Y (r)
               +     0.164          net: state_clock_ns_1_0_.N_31_mux
  3.967                        state_clock_ns_1_0_.m24:C (r)
               +     0.139          cell: ADLIB:CFG4
  4.106                        state_clock_ns_1_0_.m24:Y (r)
               +     0.050          net: state_clock_ns[0]
  4.156                        state_clock[0]:D (r)
                                    
  4.156                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.240          Clock generation
  N/C                          
               +     0.308          net: EPCS_Demo_instance/CCC_0/GL1_net
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.118          cell: ADLIB:GBM
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.368          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.347          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  N/C                          state_clock[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          state_clock[0]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: clock_selection[0]:CLK
  To:   CLK_SEL1
  Delay (ns):              6.952
  Arrival (ns):           13.801
  Clock to Out (ns):      13.801
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   CLK_SEL2
  Delay (ns):              6.758
  Arrival (ns):           13.607
  Clock to Out (ns):      13.607
  Operating Conditions:    WORST

Path 3
  From: clock_selection[1]:CLK
  To:   CLKLEDG
  Delay (ns):              6.582
  Arrival (ns):           13.431
  Clock to Out (ns):      13.431
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   CLKLEDR
  Delay (ns):              6.501
  Arrival (ns):           13.350
  Clock to Out (ns):      13.350
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[0]:CLK
  To: CLK_SEL1
  data required time                                    N/C
  data arrival time                          -       13.801
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.552          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.024                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  6.341                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.508          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  6.849                        clock_selection[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.957                        clock_selection[0]:Q (f)
               +     4.031          net: CLKLEDR_c
  10.988                       CLK_SEL1_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  11.318                       CLK_SEL1_obuf/U0/U_IOOUTFF:Y (f)
               +     0.113          net: CLK_SEL1_obuf/U0/DOUT
  11.431                       CLK_SEL1_obuf/U0/U_IOPAD:D (f)
               +     2.370          cell: ADLIB:IOPAD_TRI
  13.801                       CLK_SEL1_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: CLK_SEL1
  13.801                       CLK_SEL1 (f)
                                    
  13.801                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  N/C                          
                                    
  N/C                          CLK_SEL1 (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              1.198
  Slack (ns):             25.390
  Arrival (ns):            4.127
  Required (ns):          29.517
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              1.118
  Slack (ns):             25.483
  Arrival (ns):            4.041
  Required (ns):          29.524
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              1.086
  Slack (ns):             25.514
  Arrival (ns):            4.009
  Required (ns):          29.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.805
  Slack (ns):             25.782
  Arrival (ns):            3.735
  Required (ns):          29.517
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              0.762
  Slack (ns):             25.826
  Arrival (ns):            3.691
  Required (ns):          29.517
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: vme_int_instance/regs.clocksel[1]:CLK
  To: clock_selection[0]:D
  data required time                                 29.517
  data arrival time                          -        4.127
  slack                                              25.390
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YEn (f)
               +     0.420          net: fpgack40_buf/U_GB_YWn_GEast
  2.345                        fpgack40_buf/U_GB_RGB1_RGB54:An (f)
               +     0.219          cell: ADLIB:RGB
  2.564                        fpgack40_buf/U_GB_RGB1_RGB54:YL (r)
               +     0.365          net: fpgack40_buf/U_GB_RGB1_RGB54_rgbl_net_1
  2.929                        vme_int_instance/regs.clocksel[1]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  3.003                        vme_int_instance/regs.clocksel[1]:Q (f)
               +     0.583          net: regs.clocksel[1]
  3.586                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/clock_selection_process.un29_state_clock:A (f)
               +     0.060          cell: ADLIB:CFG2
  3.646                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/clock_selection_process.un29_state_clock:Y (f)
               +     0.206          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un29_state_clock
  3.852                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un1_state_clock_1:C (f)
               +     0.223          cell: ADLIB:CFG4
  4.075                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un1_state_clock_1:Y (r)
               +     0.052          net: un1_state_clock_1
  4.127                        clock_selection[0]:D (r)
                                    
  4.127                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.341          Clock generation
  28.341                       
               +     0.317          net: EPCS_Demo_instance/CCC_0/GL1_net
  28.658                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.122          cell: ADLIB:GBM
  28.780                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.379          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  29.159                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  29.378                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.340          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  29.718                       clock_selection[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  29.517                       clock_selection[0]:D
                                    
  29.517                       data required time


Operating Conditions : BEST

END SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: GBTX_RXRDY
  To:   state_clock[0]:D
  Delay (ns):              7.409
  Slack (ns):             19.988
  Arrival (ns):           11.409
  Required (ns):          31.397
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   state_clock[1]:D
  Delay (ns):              7.360
  Slack (ns):             20.037
  Arrival (ns):           11.360
  Required (ns):          31.397
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   clock_selection[0]:D
  Delay (ns):              6.715
  Slack (ns):             20.674
  Arrival (ns):           10.715
  Required (ns):          31.389
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: state_clock[0]:D
  data required time                                 31.397
  data arrival time                          -       11.409
  slack                                              19.988
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (r)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (r)
               +     1.960          cell: ADLIB:IOPAD_IN
  5.960                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (r)
               +     0.096          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.056                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (r)
               +     0.112          cell: ADLIB:IOINFF_BYPASS
  6.168                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (r)
               +     4.217          net: GBTX_RXRDY_0
  10.385                       state_clock_ns_1_0_.m22_1_0:A (r)
               +     0.074          cell: ADLIB:CFG3
  10.459                       state_clock_ns_1_0_.m22_1_0:Y (r)
               +     0.235          net: state_clock_ns_1_0_.m22_1_0
  10.694                       state_clock_ns_1_0_.m22:C (r)
               +     0.202          cell: ADLIB:CFG3
  10.896                       state_clock_ns_1_0_.m22:Y (r)
               +     0.238          net: state_clock_ns_1_0_.N_31_mux
  11.134                       state_clock_ns_1_0_.m24:C (r)
               +     0.202          cell: ADLIB:CFG4
  11.336                       state_clock_ns_1_0_.m24:Y (r)
               +     0.073          net: state_clock_ns[0]
  11.409                       state_clock[0]:D (r)
                                    
  11.409                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  29.690                       
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.135                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  30.308                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.535          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  30.843                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.307          cell: ADLIB:RGB
  31.150                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  31.651                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.397                       state_clock[0]:D
                                    
  31.397                       data required time


Operating Conditions : WORST

END SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.798
  Slack (ns):              0.748
  Arrival (ns):            2.798
  Required (ns):           3.546
  Setup (ns):              0.245
  Minimum Period (ns):    -0.748
  Operating Conditions:     BEST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              2.269
  Slack (ns):              1.315
  Arrival (ns):            2.269
  Required (ns):           3.584
  Setup (ns):              0.201
  Minimum Period (ns):    -1.315
  Operating Conditions:     BEST

Path 3
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):              6.241
  Slack (ns):             91.176
  Arrival (ns):           11.889
  Required (ns):         103.065
  Setup (ns):              2.717
  Minimum Period (ns):    17.648
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):              5.666
  Slack (ns):             93.745
  Arrival (ns):           11.322
  Required (ns):         105.067
  Setup (ns):              0.715
  Minimum Period (ns):    12.510
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:D
  Delay (ns):              4.444
  Slack (ns):             95.153
  Arrival (ns):           10.092
  Required (ns):         105.245
  Setup (ns):              0.254
  Minimum Period (ns):     9.694
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  data required time                                  3.546
  data arrival time                          -        2.798
  slack                                               0.748
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.587          cell: ADLIB:MSS_075_IP
  0.587                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PENABLE (r)
               +     1.404          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PENABLE
  1.991                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:A (r)
               +     0.098          cell: ADLIB:CFG2
  2.089                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y (f)
               +     0.068          net: EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0
  2.157                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A (f)
               +     0.060          cell: ADLIB:CFG3
  2.217                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y (f)
               +     0.151          net: EPCS_Demo_instance/CORECONFIGP_0/N_41
  2.368                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B (f)
               +     0.060          cell: ADLIB:CFG3
  2.428                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y (f)
               +     0.370          net: EPCS_Demo_instance/CORECONFIGP_0/N_40_i
  2.798                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN (f)
                                    
  2.798                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     2.543          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  2.543                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.257          cell: ADLIB:GBM
  2.800                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.428          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  3.228                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.218          cell: ADLIB:RGB
  3.446                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.345          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  3.791                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK (r)
               -     0.245          Library setup time: ADLIB:SLE
  3.546                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
                                    
  3.546                        data required time


Operating Conditions : BEST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  Delay (ns):              1.104
  Slack (ns):            198.517
  Arrival (ns):            6.613
  Required (ns):         205.130
  Recovery (ns):           0.353
  Minimum Period (ns):     1.483
  Skew (ns):               0.026
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  Delay (ns):              1.104
  Slack (ns):            198.527
  Arrival (ns):            6.613
  Required (ns):         205.140
  Recovery (ns):           0.353
  Minimum Period (ns):     1.473
  Skew (ns):               0.016
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To: EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  data required time                                205.130
  data arrival time                          -        6.613
  slack                                             198.517
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  3.680                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  4.054                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.623          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  4.677                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.993                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.516          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  5.509                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.617                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q (f)
               +     0.321          net: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0
  5.938                        EPCS_Demo_instance/CORECONFIGP_0/state_4:A (f)
               +     0.147          cell: ADLIB:CFG2
  6.085                        EPCS_Demo_instance/CORECONFIGP_0/state_4:Y (r)
               +     0.528          net: EPCS_Demo_instance/CORECONFIGP_0/N_26_i
  6.613                        EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn (r)
                                    
  6.613                        data arrival time
  ________________________________________________________
  Data required time calculation
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  203.680                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  204.054                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.623          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  204.677                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  204.993                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.490          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  205.483                      EPCS_Demo_instance/CORECONFIGP_0/state[0]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  205.130                      EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
                                    
  205.130                      data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.067
  Slack (ns):             17.581
  Arrival (ns):           10.727
  Required (ns):          28.308
  Setup (ns):              0.308
  Minimum Period (ns):     2.419
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[1]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.023
  Slack (ns):             17.625
  Arrival (ns):           10.683
  Required (ns):          28.308
  Setup (ns):              0.308
  Minimum Period (ns):     2.375
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.917
  Slack (ns):             17.743
  Arrival (ns):           10.565
  Required (ns):          28.308
  Setup (ns):              0.308
  Minimum Period (ns):     2.257
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.868
  Slack (ns):             17.791
  Arrival (ns):           10.517
  Required (ns):          28.308
  Setup (ns):              0.308
  Minimum Period (ns):     2.209
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[7]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.805
  Slack (ns):             17.843
  Arrival (ns):           10.465
  Required (ns):          28.308
  Setup (ns):              0.308
  Minimum Period (ns):     2.157
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  data required time                                 28.308
  data arrival time                          -       10.727
  slack                                              17.581
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.620          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.811                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.127                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.533          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.660                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.747                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:Q (r)
               +     0.524          net: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]
  9.271                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7:A (r)
               +     0.326          cell: ADLIB:CFG4
  9.597                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7:Y (f)
               +     0.302          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7
  9.899                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:B (f)
               +     0.287          cell: ADLIB:CFG4
  10.186                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y (f)
               +     0.541          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0
  10.727                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN (f)
                                    
  10.727                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.620          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.811                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  28.127                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.489          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  28.616                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  28.308                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
                                    
  28.308                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn
  Delay (ns):              1.329
  Slack (ns):             18.292
  Arrival (ns):            9.974
  Required (ns):          28.266
  Recovery (ns):           0.353
  Minimum Period (ns):     1.708
  Skew (ns):               0.026
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/ddr_settled:ALn
  Delay (ns):              1.328
  Slack (ns):             18.293
  Arrival (ns):            9.973
  Required (ns):          28.266
  Recovery (ns):           0.353
  Minimum Period (ns):     1.707
  Skew (ns):               0.026
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_rcosc:ALn
  Delay (ns):              1.328
  Slack (ns):             18.293
  Arrival (ns):            9.973
  Required (ns):          28.266
  Recovery (ns):           0.353
  Minimum Period (ns):     1.707
  Skew (ns):               0.026
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:ALn
  Delay (ns):              0.823
  Slack (ns):             18.806
  Arrival (ns):            9.457
  Required (ns):          28.263
  Recovery (ns):           0.353
  Minimum Period (ns):     1.194
  Skew (ns):               0.018
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[12]:ALn
  Delay (ns):              0.823
  Slack (ns):             18.806
  Arrival (ns):            9.457
  Required (ns):          28.263
  Recovery (ns):           0.353
  Minimum Period (ns):     1.194
  Skew (ns):               0.018
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn
  data required time                                 28.266
  data arrival time                          -        9.974
  slack                                              18.292
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.622          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.813                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  8.129                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.516          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  8.645                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.732                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:Q (r)
               +     1.242          net: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc
  9.974                        EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn (r)
                                    
  9.974                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.622          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.813                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  28.129                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.490          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  28.619                       EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.266                       EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn
                                    
  28.266                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain atck

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.125
  Arrival (ns):           16.896
  Setup (ns):             -0.941
  Minimum Period (ns):    31.910
  Operating Conditions:    WORST

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.271
  Arrival (ns):           15.985
  Setup (ns):             -0.941
  Minimum Period (ns):    30.088
  Operating Conditions:    WORST

Path 3
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.025
  Arrival (ns):           15.710
  Setup (ns):             -0.941
  Minimum Period (ns):    29.538
  Operating Conditions:    WORST

Path 4
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              6.637
  Arrival (ns):           15.333
  Setup (ns):             -0.941
  Minimum Period (ns):    28.784
  Operating Conditions:    WORST

Path 5
  From: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              6.586
  Arrival (ns):           15.277
  Setup (ns):             -0.941
  Minimum Period (ns):    28.672
  Operating Conditions:    WORST


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                                    N/C
  data arrival time                          -       16.896
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (r)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     3.088          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  3.088                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     3.825          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  6.913                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.374          cell: ADLIB:GBM
  7.287                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.633          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  7.920                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  8.236                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0:YR (r)
               +     0.535          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0_rgbr_net_1
  8.771                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.879                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:Q (f)
               +     1.664          net: ident_coreinst/IICE_INST/b10_OFWNT9_Y2x
  10.543                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_1_i_m2:B (f)
               +     0.209          cell: ADLIB:CFG3
  10.752                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_1_i_m2:Y (f)
               +     0.095          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_35
  10.847                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1:D (f)
               +     0.087          cell: ADLIB:CFG4
  10.934                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1:Y (f)
               +     0.226          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_63
  11.160                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:C (f)
               +     0.209          cell: ADLIB:CFG4
  11.369                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:Y (f)
               +     0.227          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1
  11.596                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:C (f)
               +     0.209          cell: ADLIB:CFG4
  11.805                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:Y (f)
               +     0.344          net: ident_coreinst/b3_PLF_0_2
  12.149                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:C (f)
               +     0.099          cell: ADLIB:CFG4
  12.248                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.227          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1
  12.475                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.143          cell: ADLIB:CFG3
  12.618                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.659          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  13.277                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.087          cell: ADLIB:CFG4
  13.364                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     2.014          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2
  15.378                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  15.577                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:IPA (f)
               +     1.319          net: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/UTDO_net
  16.896                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  16.896                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -    -0.941          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: atdi
  To:   ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  Delay (ns):              3.859
  Arrival (ns):            3.859
  Setup (ns):              0.201
  External Setup (ns):    -1.718
  Operating Conditions:     BEST

Path 2
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  Delay (ns):              3.541
  Arrival (ns):            3.541
  Setup (ns):              0.201
  External Setup (ns):    -2.036
  Operating Conditions:     BEST

Path 3
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D
  Delay (ns):              3.255
  Arrival (ns):            3.255
  Setup (ns):              0.201
  External Setup (ns):    -2.336
  Operating Conditions:     BEST

Path 4
  From: atdi
  To:   ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[7]:D
  Delay (ns):              3.133
  Arrival (ns):            3.133
  Setup (ns):              0.201
  External Setup (ns):    -2.448
  Operating Conditions:     BEST

Path 5
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D
  Delay (ns):              3.080
  Arrival (ns):            3.080
  Setup (ns):              0.201
  External Setup (ns):    -2.493
  Operating Conditions:     BEST


Expanded Path 1
  From: atdi
  To: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  data required time                                    N/C
  data arrival time                          -        3.859
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atdi (r)
               +     0.000          net: atdi
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
               +     1.370          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  1.370                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDI (r)
               +     2.489          net: ident_coreinst/IICE_comm2iice[7]
  3.859                        ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D (r)
                                    
  3.859                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (r)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     2.024          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     2.563          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.250          cell: ADLIB:GBM
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.384          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:An (f)
               +     0.212          cell: ADLIB:RGB
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:YR (r)
               +     0.345          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8_rgbr_net_1
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to atck

No Path 

END SET FPGACK40 to atck

----------------------------------------------------

Clock Domain vme_int_instance/DS:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/DSINHIB:CLK
  To:   DS0L
  Delay (ns):              6.692
  Arrival (ns):            7.932
  Clock to Out (ns):       7.932
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DSINHIB:CLK
  To:   DS1L
  Delay (ns):              6.627
  Arrival (ns):            7.867
  Clock to Out (ns):       7.867
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DSINHIB:CLK
  To: DS0L
  data required time                                    N/C
  data arrival time                          -        7.932
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vme_int_instance/DS:Q
               +     0.000          Clock source
  0.000                        vme_int_instance/DS:Q (r)
               +     1.240          net: vme_int_instance/DS
  1.240                        vme_int_instance/DSINHIB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  1.348                        vme_int_instance/DSINHIB:Q (f)
               +     0.055          net: vme_int_instance/DSINHIB
  1.403                        vme_int_instance/DS1L:A (f)
               +     0.296          cell: ADLIB:CFG3
  1.699                        vme_int_instance/DS1L:Y (f)
               +     3.002          net: DS0L_c
  4.701                        DS0L_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  5.031                        DS0L_obuf/U0/U_IOOUTFF:Y (f)
               +     0.497          net: DS0L_obuf/U0/DOUT
  5.528                        DS0L_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  7.932                        DS0L_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: DS0L
  7.932                        DS0L (f)
                                    
  7.932                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          vme_int_instance/DS:Q
               +     0.000          Clock source
  N/C                          vme_int_instance/DS:Q (r)
                                    
  N/C                          DS0L (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to vme_int_instance/DS:Q

No Path 

END SET FPGACK40 to vme_int_instance/DS:Q

----------------------------------------------------

Clock Domain DCLK0

SET Register to Register

Path 1
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[32]:D
  Delay (ns):              3.879
  Slack (ns):              8.220
  Arrival (ns):            7.651
  Required (ns):          15.871
  Setup (ns):              0.254
  Minimum Period (ns):     8.560
  Operating Conditions:    WORST

Path 2
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[39]:D
  Delay (ns):              2.960
  Slack (ns):              9.125
  Arrival (ns):            6.748
  Required (ns):          15.873
  Setup (ns):              0.254
  Minimum Period (ns):     6.750
  Operating Conditions:    WORST

Path 3
  From: dout_inbuf_instance.21.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[42]:D
  Delay (ns):              2.908
  Slack (ns):              9.176
  Arrival (ns):            6.696
  Required (ns):          15.872
  Setup (ns):              0.254
  Minimum Period (ns):     6.648
  Operating Conditions:    WORST

Path 4
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[38]:D
  Delay (ns):              2.910
  Slack (ns):              9.186
  Arrival (ns):            6.698
  Required (ns):          15.884
  Setup (ns):              0.254
  Minimum Period (ns):     6.628
  Operating Conditions:    WORST

Path 5
  From: dout_inbuf_instance.21.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[43]:D
  Delay (ns):              2.843
  Slack (ns):              9.241
  Arrival (ns):            6.631
  Required (ns):          15.872
  Setup (ns):              0.254
  Minimum Period (ns):     6.518
  Operating Conditions:    WORST


Expanded Path 1
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To: GBTx_interface_instance/data_from_gbtx[32]:D
  data required time                                 15.871
  data arrival time                          -        7.651
  slack                                               8.220
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.082          cell: ADLIB:GBM
  2.351                        DCLK00_buf/U_GB:YWn (r)
               +     0.595          net: DCLK00_buf/U_GB_YWn
  2.946                        DCLK00_buf/U_GB_RGB1_RGB7:An (r)
               +     0.248          cell: ADLIB:RGB
  3.194                        DCLK00_buf/U_GB_RGB1_RGB7:YL (f)
               +     0.578          net: DCLK00_buf/U_GB_RGB1_RGB7_rgbl_net_1
  3.772                        dout_inbuf_instance.16.DDR_IN_inst:CLK (r)
               +     0.126          cell: ADLIB:DDR_IN_UNIT
  3.898                        dout_inbuf_instance.16.DDR_IN_inst:QR (r)
               +     3.753          net: GBTX_DOUT_rise[16]
  7.651                        GBTx_interface_instance/data_from_gbtx[32]:D (r)
                                    
  7.651                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  14.205                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  14.638                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  14.727                       DCLK00_buf/U_GB:YWn (f)
               +     0.578          net: DCLK00_buf/U_GB_YWn
  15.305                       DCLK00_buf/U_GB_RGB1_RGB47:An (f)
               +     0.316          cell: ADLIB:RGB
  15.621                       DCLK00_buf/U_GB_RGB1_RGB47:YR (r)
               +     0.504          net: DCLK00_buf/U_GB_RGB1_RGB47_rgbr_net_1
  16.125                       GBTx_interface_instance/data_from_gbtx[32]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.871                       GBTx_interface_instance/data_from_gbtx[32]:D
                                    
  15.871                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DO_P[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.459
  Arrival (ns):            5.182
  Required (ns):          14.641
  Setup (ns):              0.262
  External Setup (ns):    -0.959
  Operating Conditions:     BEST

Path 2
  From: DO_N[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.459
  Arrival (ns):            5.182
  Required (ns):          14.641
  Setup (ns):              0.262
  External Setup (ns):    -0.959
  Operating Conditions:     BEST

Path 3
  From: DO_P[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.519
  Arrival (ns):            5.136
  Required (ns):          14.655
  Setup (ns):              0.242
  External Setup (ns):    -1.019
  Operating Conditions:     BEST

Path 4
  From: DO_N[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.519
  Arrival (ns):            5.136
  Required (ns):          14.655
  Setup (ns):              0.242
  External Setup (ns):    -1.019
  Operating Conditions:     BEST

Path 5
  From: DO_N[3]
  To:   dout_inbuf_instance.3.DDR_IN_inst:D
  Delay (ns):              1.142
  Slack (ns):              9.527
  Arrival (ns):            5.142
  Required (ns):          14.669
  Setup (ns):              0.228
  External Setup (ns):    -1.027
  Operating Conditions:     BEST


Expanded Path 1
  From: DO_P[22]
  To: dout_inbuf_instance.22.DDR_IN_inst:D
  data required time                                 14.641
  data arrival time                          -        5.182
  slack                                               9.459
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        DO_P[22] (r)
               +     0.000          net: DO_P[22]
  4.000                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:PAD_P (r)
               +     1.086          cell: ADLIB:IOPADP_IN
  5.086                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P (r)
               +     0.096          net: dout_inbuf_instance.22.inbuf_instance_low/U0/NET1
  5.182                        dout_inbuf_instance.22.DDR_IN_inst:D (r)
                                    
  5.182                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (f)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.031          cell: ADLIB:IOPADP_IN
  13.531                       DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.357          net: DCLK00_buf/YOUT
  13.888                       DCLK00_buf/U_GB:An (r)
               +     0.056          cell: ADLIB:GBM
  13.944                       DCLK00_buf/U_GB:YEn (r)
               +     0.387          net: DCLK00_buf/U_GB_YWn_GEast
  14.331                       DCLK00_buf/U_GB_RGB1_RGB81:An (r)
               +     0.165          cell: ADLIB:RGB
  14.496                       DCLK00_buf/U_GB_RGB1_RGB81:YL (f)
               +     0.407          net: DCLK00_buf/U_GB_RGB1_RGB81_rgbl_net_1
  14.903                       dout_inbuf_instance.22.DDR_IN_inst:CLK (r)
               -     0.262          Library setup time: ADLIB:DDR_IN_UNIT
  14.641                       dout_inbuf_instance.22.DDR_IN_inst:D
                                    
  14.641                       data required time


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Clock to Out (ns):       7.044
  Operating Conditions:    WORST

Path 2
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Clock to Out (ns):       7.042
  Operating Conditions:    WORST

Path 3
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Clock to Out (ns):       6.739
  Operating Conditions:    WORST

Path 4
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Clock to Out (ns):       6.737
  Operating Conditions:    WORST

Path 5
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Clock to Out (ns):       6.689
  Operating Conditions:    WORST


Expanded Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To: DI_N[1]
  data required time                                  8.500
  data arrival time                          -        7.044
  slack                                               1.456
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.352                        DCLK00_buf/U_GB:YEn (r)
               +     0.577          net: DCLK00_buf/U_GB_YWn_GEast
  2.929                        DCLK00_buf/U_GB_RGB1_RGB81:An (r)
               +     0.248          cell: ADLIB:RGB
  3.177                        DCLK00_buf/U_GB_RGB1_RGB81:YR (f)
               +     0.599          net: DCLK00_buf/U_GB_RGB1_RGB81_rgbr_net_1
  3.776                        din_outbuf_instance.1.DDR_OUT_inst:CLK (f)
               +     0.227          cell: ADLIB:DDR_OE_UNIT
  4.003                        din_outbuf_instance.1.DDR_OUT_inst:Q (r)
               +     0.873          net: din_outbuf_instance.1.outbuf_instance_low/U0/DOUT
  4.876                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P (r)
               +     2.168          cell: ADLIB:IOPADN_TRI
  7.044                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P (r)
               +     0.000          net: DI_N[1]
  7.044                        DI_N[1] (r)
                                    
  7.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               -     4.000          Output Delay Constraint
  8.500                        DI_N[1] (r)
                                    
  8.500                        data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/rptr_bin_sync2[3]:ALn
  Delay (ns):              3.342
  Slack (ns):             21.311
  Arrival (ns):            6.963
  Required (ns):          28.274
  Recovery (ns):           0.353
  Minimum Period (ns):     3.689
  Skew (ns):              -0.006
  Operating Conditions:    WORST

Path 2
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/rptr_bin_sync2[2]:ALn
  Delay (ns):              3.342
  Slack (ns):             21.311
  Arrival (ns):            6.963
  Required (ns):          28.274
  Recovery (ns):           0.353
  Minimum Period (ns):     3.689
  Skew (ns):              -0.006
  Operating Conditions:    WORST

Path 3
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/afull_r:ALn
  Delay (ns):              3.342
  Slack (ns):             21.311
  Arrival (ns):            6.963
  Required (ns):          28.274
  Recovery (ns):           0.353
  Minimum Period (ns):     3.689
  Skew (ns):              -0.006
  Operating Conditions:    WORST

Path 4
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[1]:ALn
  Delay (ns):              3.342
  Slack (ns):             21.311
  Arrival (ns):            6.963
  Required (ns):          28.274
  Recovery (ns):           0.353
  Minimum Period (ns):     3.689
  Skew (ns):              -0.006
  Operating Conditions:    WORST

Path 5
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:ALn
  Delay (ns):              3.342
  Slack (ns):             21.320
  Arrival (ns):            6.963
  Required (ns):          28.283
  Recovery (ns):           0.353
  Minimum Period (ns):     3.680
  Skew (ns):              -0.015
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To: GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/rptr_bin_sync2[3]:ALn
  data required time                                 28.274
  data arrival time                          -        6.963
  slack                                              21.311
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YEn (f)
               +     0.567          net: DCLK00_buf/U_GB_YWn_GEast
  2.794                        DCLK00_buf/U_GB_RGB1_RGB44:An (f)
               +     0.317          cell: ADLIB:RGB
  3.111                        DCLK00_buf/U_GB_RGB1_RGB44:YL (r)
               +     0.510          net: DCLK00_buf/U_GB_RGB1_RGB44_rgbl_net_1
  3.621                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.708                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q (r)
               +     3.255          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]
  6.963                        GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/rptr_bin_sync2[3]:ALn (r)
                                    
  6.963                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  25.000                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  26.705                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  27.138                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.227                       DCLK00_buf/U_GB:YEn (f)
               +     0.576          net: DCLK00_buf/U_GB_YWn_GEast
  27.803                       DCLK00_buf/U_GB_RGB1_RGB53:An (f)
               +     0.317          cell: ADLIB:RGB
  28.120                       DCLK00_buf/U_GB_RGB1_RGB53:YL (r)
               +     0.507          net: DCLK00_buf/U_GB_RGB1_RGB53_rgbl_net_1
  28.627                       GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/rptr_bin_sync2[3]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.274                       GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/rptr_bin_sync2[3]:ALn
                                    
  28.274                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

----------------------------------------------------

SET FPGACK40 to DCLK0

Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To:   GBTX_RESETB
  Delay (ns):              6.450
  Slack (ns):             11.274
  Arrival (ns):           10.726
  Required (ns):          22.000
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C13/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              9.644
  Slack (ns):             14.588
  Arrival (ns):           13.956
  Required (ns):          28.544
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RDATA_r[83]:ALn
  Delay (ns):              9.312
  Slack (ns):             14.649
  Arrival (ns):           13.624
  Required (ns):          28.273
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RDATA_r[81]:ALn
  Delay (ns):              9.312
  Slack (ns):             14.649
  Arrival (ns):           13.624
  Required (ns):          28.273
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RDATA_r[80]:ALn
  Delay (ns):              9.312
  Slack (ns):             14.649
  Arrival (ns):           13.624
  Required (ns):          28.273
  Operating Conditions:    WORST


Expanded Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To: GBTX_RESETB
  data required time                                 22.000
  data arrival time                          -       10.726
  slack                                              11.274
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.601          net: fpgack40_buf/U_GB_YWn
  3.450                        fpgack40_buf/U_GB_RGB1_RGB53:An (f)
               +     0.316          cell: ADLIB:RGB
  3.766                        fpgack40_buf/U_GB_RGB1_RGB53:YR (r)
               +     0.510          net: fpgack40_buf/U_GB_RGB1_RGB53_rgbr_net_1
  4.276                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.384                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:Q (f)
               +     3.171          net: GBTX_RESETB_c
  7.555                        GBTX_RESETB_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  7.885                        GBTX_RESETB_obuf/U0/U_IOOUTFF:Y (f)
               +     0.303          net: GBTX_RESETB_obuf/U0/DOUT
  8.188                        GBTX_RESETB_obuf/U0/U_IOPAD:D (f)
               +     2.538          cell: ADLIB:IOPAD_TRI
  10.726                       GBTX_RESETB_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GBTX_RESETB
  10.726                       GBTX_RESETB (f)
                                    
  10.726                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               -     3.000          Output Delay Constraint
  22.000                       GBTX_RESETB (f)
                                    
  22.000                       data required time


Operating Conditions : WORST

END SET FPGACK40 to DCLK0

----------------------------------------------------

Clock Domain tx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              1.042
  Slack (ns):              6.677
  Arrival (ns):            1.577
  Required (ns):           8.254
  Setup (ns):              0.254
  Minimum Period (ns):     1.323
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              0.983
  Slack (ns):              6.747
  Arrival (ns):            1.507
  Required (ns):           8.254
  Setup (ns):              0.254
  Minimum Period (ns):     1.253
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:D
  Delay (ns):              0.917
  Slack (ns):              6.802
  Arrival (ns):            1.452
  Required (ns):           8.254
  Setup (ns):              0.254
  Minimum Period (ns):     1.198
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:D
  Delay (ns):              0.914
  Slack (ns):              6.817
  Arrival (ns):            1.449
  Required (ns):           8.266
  Setup (ns):              0.254
  Minimum Period (ns):     1.183
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              0.860
  Slack (ns):              6.858
  Arrival (ns):            1.396
  Required (ns):           8.254
  Setup (ns):              0.254
  Minimum Period (ns):     1.142
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  data required time                                  8.254
  data arrival time                          -        1.577
  slack                                               6.677
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.535          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.535                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  0.622                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:Q (r)
               +     0.447          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]
  1.069                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNIT72Q[1]:A (r)
               +     0.100          cell: ADLIB:CFG2
  1.169                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNIT72Q[1]:Y (f)
               +     0.234          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_987
  1.403                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNO[4]:D (f)
               +     0.099          cell: ADLIB:CFG4
  1.502                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNO[4]:Y (r)
               +     0.075          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_1019_i
  1.577                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D (r)
                                    
  1.577                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.508          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.508                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.254                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
                                    
  8.254                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              1.042
  Slack (ns):              1.726
  Arrival (ns):            6.528
  Required (ns):           8.254
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              0.983
  Slack (ns):              1.796
  Arrival (ns):            6.458
  Required (ns):           8.254
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:D
  Delay (ns):              0.917
  Slack (ns):              1.851
  Arrival (ns):            6.403
  Required (ns):           8.254
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:D
  Delay (ns):              0.914
  Slack (ns):              1.866
  Arrival (ns):            6.400
  Required (ns):           8.266
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:EN
  Delay (ns):              0.913
  Slack (ns):              1.878
  Arrival (ns):            6.376
  Required (ns):           8.254
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  data required time                                  8.254
  data arrival time                          -        6.528
  slack                                               1.726
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.567          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.634                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.951                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.535          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  5.486                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.573                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:Q (r)
               +     0.447          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]
  6.020                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNIT72Q[1]:A (r)
               +     0.100          cell: ADLIB:CFG2
  6.120                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNIT72Q[1]:Y (f)
               +     0.234          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_987
  6.354                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNO[4]:D (f)
               +     0.099          cell: ADLIB:CFG4
  6.453                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNO[4]:Y (r)
               +     0.075          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_1019_i
  6.528                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D (r)
                                    
  6.528                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.508          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.508                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.254                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
                                    
  8.254                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

----------------------------------------------------

Clock Domain rx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:D
  Delay (ns):              0.598
  Slack (ns):              7.122
  Arrival (ns):            1.122
  Required (ns):           8.244
  Setup (ns):              0.254
  Minimum Period (ns):     0.878
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[2]:D
  Delay (ns):              0.598
  Slack (ns):              7.134
  Arrival (ns):            1.111
  Required (ns):           8.245
  Setup (ns):              0.254
  Minimum Period (ns):     0.866
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[1]:D
  Delay (ns):              0.476
  Slack (ns):              7.254
  Arrival (ns):            1.000
  Required (ns):           8.254
  Setup (ns):              0.254
  Minimum Period (ns):     0.746
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[4]:D
  Delay (ns):              0.484
  Slack (ns):              7.257
  Arrival (ns):            0.997
  Required (ns):           8.254
  Setup (ns):              0.254
  Minimum Period (ns):     0.743
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:D
  data required time                                  8.244
  data arrival time                          -        1.122
  slack                                               7.122
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.524          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.524                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  0.611                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:Q (r)
               +     0.511          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]
  1.122                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:D (r)
                                    
  1.122                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.498          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.498                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.244                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:D
                                    
  8.244                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:D
  Delay (ns):              0.598
  Slack (ns):              2.240
  Arrival (ns):            6.004
  Required (ns):           8.244
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[2]:D
  Delay (ns):              0.598
  Slack (ns):              2.252
  Arrival (ns):            5.993
  Required (ns):           8.245
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[1]:D
  Delay (ns):              0.476
  Slack (ns):              2.372
  Arrival (ns):            5.882
  Required (ns):           8.254
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[4]:D
  Delay (ns):              0.484
  Slack (ns):              2.375
  Arrival (ns):            5.879
  Required (ns):           8.254
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:D
  data required time                                  8.244
  data arrival time                          -        6.004
  slack                                               2.240
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.573          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.565                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.882                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.524          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  5.406                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.493                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:Q (r)
               +     0.511          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]
  6.004                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:D (r)
                                    
  6.004                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.498          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.498                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.244                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:D
                                    
  8.244                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

----------------------------------------------------

SET FPGACK40 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.476
  Slack (ns):             -3.503
  Arrival (ns):            4.747
  Required (ns):           1.244
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.464
  Slack (ns):             -3.491
  Arrival (ns):            4.735
  Required (ns):           1.244
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.479
  Slack (ns):             -3.488
  Arrival (ns):            4.742
  Required (ns):           1.254
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.475
  Slack (ns):             -3.483
  Arrival (ns):            4.737
  Required (ns):           1.254
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  data required time                                  1.244
  data arrival time                          -        4.747
  slack                                              -3.503
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.599          net: fpgack40_buf/U_GB_YWn
  3.448                        fpgack40_buf/U_GB_RGB1_RGB78:An (f)
               +     0.317          cell: ADLIB:RGB
  3.765                        fpgack40_buf/U_GB_RGB1_RGB78:YL (r)
               +     0.506          net: fpgack40_buf/U_GB_RGB1_RGB78_rgbl_net_1
  4.271                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.358                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:Q (r)
               +     0.389          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]
  4.747                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D (r)
                                    
  4.747                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        rx_clk
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.498          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  1.498                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  1.244                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
                                    
  1.244                        data required time


Operating Conditions : WORST

END SET FPGACK40 to rx_clk

----------------------------------------------------

Clock Domain FPGACK40

SET Register to Register

Path 1
  From: vme_int_instance/DTACKS:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              2.540
  Slack (ns):              9.590
  Arrival (ns):            6.854
  Required (ns):          16.444
  Setup (ns):              0.254
  Minimum Period (ns):     5.820
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/CYC2ESST:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.952
  Slack (ns):             11.199
  Arrival (ns):            5.245
  Required (ns):          16.444
  Setup (ns):              0.254
  Minimum Period (ns):     2.602
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2CSFPTEMPctrl_0/rTempPXL[2]:EN
  Delay (ns):             11.046
  Slack (ns):             13.640
  Arrival (ns):           15.358
  Required (ns):          28.998
  Setup (ns):              0.308
  Minimum Period (ns):    11.360
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2CSFPTEMPctrl_0/rTempPXL[1]:EN
  Delay (ns):             11.046
  Slack (ns):             13.640
  Arrival (ns):           15.358
  Required (ns):          28.998
  Setup (ns):              0.308
  Minimum Period (ns):    11.360
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_clint/lb_address[14]:CLK
  To:   vme_int_instance/lb_rdata_i[15]:D
  Delay (ns):             10.800
  Slack (ns):             13.879
  Arrival (ns):           15.130
  Required (ns):          29.009
  Setup (ns):              0.254
  Minimum Period (ns):    11.121
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKS:CLK
  To: vme_int_instance/DTACKSN:D
  data required time                                 16.444
  data arrival time                          -        6.854
  slack                                               9.590
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.654          net: fpgack40_buf/U_GB_YWn_GEast
  3.503                        fpgack40_buf/U_GB_RGB1_RGB18:An (f)
               +     0.316          cell: ADLIB:RGB
  3.819                        fpgack40_buf/U_GB_RGB1_RGB18:YR (r)
               +     0.495          net: fpgack40_buf/U_GB_RGB1_RGB18_rgbr_net_1
  4.314                        vme_int_instance/DTACKS:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.401                        vme_int_instance/DTACKS:Q (r)
               +     2.304          net: vme_int_instance/DTACKS
  6.705                        vme_int_instance/DTACKSN_3:A (r)
               +     0.074          cell: ADLIB:CFG2
  6.779                        vme_int_instance/DTACKSN_3:Y (r)
               +     0.075          net: vme_int_instance/DTACKSN_3
  6.854                        vme_int_instance/DTACKSN:D (r)
                                    
  6.854                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  13.799                       fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  15.251                       fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  15.334                       fpgack40_buf/U_GB:YEn (r)
               +     0.587          net: fpgack40_buf/U_GB_YWn_GEast
  15.921                       fpgack40_buf/U_GB_RGB1_RGB64:An (r)
               +     0.248          cell: ADLIB:RGB
  16.169                       fpgack40_buf/U_GB_RGB1_RGB64:YL (f)
               +     0.529          net: fpgack40_buf/U_GB_RGB1_RGB64_rgbl_net_1
  16.698                       vme_int_instance/DTACKSN:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  16.444                       vme_int_instance/DTACKSN:D
                                    
  16.444                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: VDB[3]
  To:   vme_int_instance/lb_rdata_i[2]:D
  Delay (ns):              9.663
  Slack (ns):             15.254
  Arrival (ns):           13.663
  Required (ns):          28.917
  Setup (ns):              0.254
  External Setup (ns):     5.746
  Operating Conditions:    WORST

Path 2
  From: VDB[2]
  To:   vme_int_instance/lb_rdata_i[1]:D
  Delay (ns):              9.256
  Slack (ns):             15.642
  Arrival (ns):           13.256
  Required (ns):          28.898
  Setup (ns):              0.254
  External Setup (ns):     5.358
  Operating Conditions:    WORST

Path 3
  From: VDB[8]
  To:   vme_int_instance/lb_rdata_i[7]:D
  Delay (ns):              9.184
  Slack (ns):             15.727
  Arrival (ns):           13.184
  Required (ns):          28.911
  Setup (ns):              0.254
  External Setup (ns):     5.273
  Operating Conditions:    WORST

Path 4
  From: PXL_SDN
  To:   I2C_CORE_instance/GBTX_CTRL_0/DO[2]:D
  Delay (ns):              8.747
  Slack (ns):             16.221
  Arrival (ns):           12.747
  Required (ns):          28.968
  Setup (ns):              0.174
  External Setup (ns):     4.779
  Operating Conditions:    WORST

Path 5
  From: VDB[6]
  To:   vme_int_instance/lb_rdata_i[5]:D
  Delay (ns):              8.359
  Slack (ns):             16.557
  Arrival (ns):           12.359
  Required (ns):          28.916
  Setup (ns):              0.254
  External Setup (ns):     4.443
  Operating Conditions:    WORST


Expanded Path 1
  From: VDB[3]
  To: vme_int_instance/lb_rdata_i[2]:D
  data required time                                 28.917
  data arrival time                          -       13.663
  slack                                              15.254
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     4.000          Input Delay Constraint
  4.000                        VDB[3] (f)
               +     0.000          net: VDB[3]
  4.000                        VDB_iobuf[3]/U0/U_IOPAD:PAD (f)
               +     1.150          cell: ADLIB:IOPAD_BI
  5.150                        VDB_iobuf[3]/U0/U_IOPAD:Y (f)
               +     0.004          net: VDB_iobuf[3]/U0/YIN1
  5.154                        VDB_iobuf[3]/U0/U_IOINFF:A (f)
               +     0.081          cell: ADLIB:IOINFF_BYPASS
  5.235                        VDB_iobuf[3]/U0/U_IOINFF:Y (f)
               +     4.959          net: VDB_in[3]
  10.194                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[2]:C (f)
               +     0.164          cell: ADLIB:ARI1_CC
  10.358                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[2]:Y (f)
               +     0.095          net: vme_int_instance/lb_rdata_i_38_m23_1_0_y0[2]
  10.453                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[2]:A (f)
               +     0.099          cell: ADLIB:ARI1_CC
  10.552                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[2]:Y (r)
               +     1.104          net: vme_int_instance/lb_rdata_i_38_m23[2]
  11.656                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[2]:D (r)
               +     0.202          cell: ADLIB:ARI1_CC
  11.858                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[2]:Y (r)
               +     1.529          net: vme_int_instance/lb_rdata_i_38_m29[2]
  13.387                       vme_int_instance/lb_rdata_i_38[2]:D (r)
               +     0.202          cell: ADLIB:CFG4
  13.589                       vme_int_instance/lb_rdata_i_38[2]:Y (r)
               +     0.074          net: vme_int_instance/lb_rdata_i_38[2]
  13.663                       vme_int_instance/lb_rdata_i[2]:D (r)
                                    
  13.663                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.598          net: fpgack40_buf/U_GB_YWn_GEast
  28.361                       fpgack40_buf/U_GB_RGB1_RGB50:An (f)
               +     0.307          cell: ADLIB:RGB
  28.668                       fpgack40_buf/U_GB_RGB1_RGB50:YL (r)
               +     0.503          net: fpgack40_buf/U_GB_RGB1_RGB50_rgbl_net_1
  29.171                       vme_int_instance/lb_rdata_i[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.917                       vme_int_instance/lb_rdata_i[2]:D
                                    
  28.917                       data required time


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[2]
  Delay (ns):              9.729
  Slack (ns):              6.997
  Arrival (ns):           14.003
  Required (ns):          21.000
  Clock to Out (ns):      14.003
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[4]
  Delay (ns):              9.718
  Slack (ns):              7.008
  Arrival (ns):           13.992
  Required (ns):          21.000
  Clock to Out (ns):      13.992
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[5]
  Delay (ns):              9.248
  Slack (ns):              7.478
  Arrival (ns):           13.522
  Required (ns):          21.000
  Clock to Out (ns):      13.522
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[3]
  Delay (ns):              9.235
  Slack (ns):              7.491
  Arrival (ns):           13.509
  Required (ns):          21.000
  Clock to Out (ns):      13.509
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[0]
  Delay (ns):              9.145
  Slack (ns):              7.581
  Arrival (ns):           13.419
  Required (ns):          21.000
  Clock to Out (ns):      13.419
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/NOEADWi:CLK
  To: AML[2]
  data required time                                 21.000
  data arrival time                          -       14.003
  slack                                               6.997
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.609          net: fpgack40_buf/U_GB_YWn_GEast
  3.458                        fpgack40_buf/U_GB_RGB1_RGB64:An (f)
               +     0.316          cell: ADLIB:RGB
  3.774                        fpgack40_buf/U_GB_RGB1_RGB64:YR (r)
               +     0.500          net: fpgack40_buf/U_GB_RGB1_RGB64_rgbr_net_1
  4.274                        vme_int_instance/NOEADWi:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.361                        vme_int_instance/NOEADWi:Q (r)
               +     1.525          net: NOEADW_c
  5.886                        vme_int_instance/NOEADWi_RNIR2B5:A (r)
               +     0.100          cell: ADLIB:CFG1
  5.986                        vme_int_instance/NOEADWi_RNIR2B5:Y (f)
               +     2.300          net: NOEADW_c_i
  8.286                        AML_obuft[2]/U0/U_IOENFF:A (f)
               +     0.330          cell: ADLIB:IOENFF_BYPASS
  8.616                        AML_obuft[2]/U0/U_IOENFF:Y (f)
               +     0.655          net: AML_obuft[2]/U0/EOUT
  9.271                        AML_obuft[2]/U0/U_IOPAD:E (f)
               +     4.732          cell: ADLIB:IOPAD_TRI
  14.003                       AML_obuft[2]/U0/U_IOPAD:PAD (f)
               +     0.000          net: AML[2]
  14.003                       AML[2] (f)
                                    
  14.003                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_N (r)
               -     4.000          Output Delay Constraint
  21.000                       AML[2] (f)
                                    
  21.000                       data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: vme_int_instance/DTACKSN:CLK
  To:   vme_int_instance/DRLTC:ALn
  Delay (ns):              1.711
  Slack (ns):             10.482
  Arrival (ns):            5.925
  Required (ns):          16.407
  Recovery (ns):           0.353
  Minimum Period (ns):     4.036
  Skew (ns):              -0.046
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C28/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             12.386
  Slack (ns):             12.426
  Arrival (ns):           16.698
  Required (ns):          29.124
  Recovery (ns):           0.327
  Minimum Period (ns):    12.574
  Skew (ns):              -0.139
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C28/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             12.156
  Slack (ns):             12.655
  Arrival (ns):           16.468
  Required (ns):          29.123
  Recovery (ns):           0.327
  Minimum Period (ns):    12.345
  Skew (ns):              -0.138
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C1/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             11.893
  Slack (ns):             12.919
  Arrival (ns):           16.205
  Required (ns):          29.124
  Recovery (ns):           0.327
  Minimum Period (ns):    12.081
  Skew (ns):              -0.139
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C1/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             11.616
  Slack (ns):             13.220
  Arrival (ns):           15.928
  Required (ns):          29.148
  Recovery (ns):           0.327
  Minimum Period (ns):    11.780
  Skew (ns):              -0.163
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKSN:CLK
  To: vme_int_instance/DRLTC:ALn
  data required time                                 16.407
  data arrival time                          -        5.925
  slack                                              10.482
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.587          net: fpgack40_buf/U_GB_YWn_GEast
  3.421                        fpgack40_buf/U_GB_RGB1_RGB64:An (r)
               +     0.248          cell: ADLIB:RGB
  3.669                        fpgack40_buf/U_GB_RGB1_RGB64:YL (f)
               +     0.545          net: fpgack40_buf/U_GB_RGB1_RGB64_rgbl_net_1
  4.214                        vme_int_instance/DTACKSN:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.322                        vme_int_instance/DTACKSN:Q (f)
               +     0.315          net: vme_int_instance/DTACKSN
  4.637                        vme_int_instance/un23_active_high_reset:B (f)
               +     0.221          cell: ADLIB:CFG3
  4.858                        vme_int_instance/un23_active_high_reset:Y (r)
               +     1.067          net: vme_int_instance/un23_active_high_reset_i
  5.925                        vme_int_instance/DRLTC:ALn (r)
                                    
  5.925                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  13.966                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  15.260                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  15.349                       fpgack40_buf/U_GB:YEn (f)
               +     0.609          net: fpgack40_buf/U_GB_YWn_GEast
  15.958                       fpgack40_buf/U_GB_RGB1_RGB64:An (f)
               +     0.317          cell: ADLIB:RGB
  16.275                       fpgack40_buf/U_GB_RGB1_RGB64:YL (r)
               +     0.485          net: fpgack40_buf/U_GB_RGB1_RGB64_rgbl_net_1
  16.760                       vme_int_instance/DRLTC:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  16.407                       vme_int_instance/DRLTC:ALn
                                    
  16.407                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

Path 1
  From: clock_selection[1]:CLK
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              3.215
  Slack (ns):             18.973
  Arrival (ns):           10.064
  Required (ns):          29.037
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: clock_selection[0]:CLK
  To:   vme_int_instance/event_data[16]:D
  Delay (ns):              2.787
  Slack (ns):             19.396
  Arrival (ns):            9.636
  Required (ns):          29.032
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: clock_selection[1]:CLK
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              2.709
  Slack (ns):             19.454
  Arrival (ns):            9.558
  Required (ns):          29.012
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              2.552
  Slack (ns):             19.618
  Arrival (ns):            9.401
  Required (ns):          29.019
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: vme_int_instance/event_data[17]:D
  data required time                                 29.037
  data arrival time                          -       10.064
  slack                                              18.973
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.552          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.024                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  6.341                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.508          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  6.849                        clock_selection[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  6.936                        clock_selection[1]:Q (r)
               +     0.872          net: CLKLEDG_c
  7.808                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[17]:C (r)
               +     0.158          cell: ADLIB:CFG4
  7.966                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[17]:Y (r)
               +     0.636          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[17]
  8.602                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[17]:B (r)
               +     0.158          cell: ADLIB:CFG4
  8.760                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[17]:Y (r)
               +     0.593          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[17]
  9.353                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[17]:A (r)
               +     0.202          cell: ADLIB:CFG4
  9.555                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[17]:Y (r)
               +     0.234          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[17]
  9.789                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[17]:C (r)
               +     0.202          cell: ADLIB:CFG3
  9.991                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[17]:Y (r)
               +     0.073          net: vme_int_instance/event_data_13[17]
  10.064                       vme_int_instance/event_data[17]:D (r)
                                    
  10.064                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  26.466                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  27.760                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.849                       fpgack40_buf/U_GB:YEn (f)
               +     0.618          net: fpgack40_buf/U_GB_YWn_GEast
  28.467                       fpgack40_buf/U_GB_RGB1_RGB56:An (f)
               +     0.317          cell: ADLIB:RGB
  28.784                       fpgack40_buf/U_GB_RGB1_RGB56:YL (r)
               +     0.507          net: fpgack40_buf/U_GB_RGB1_RGB56_rgbl_net_1
  29.291                       vme_int_instance/event_data[17]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  29.037                       vme_int_instance/event_data[17]:D
                                    
  29.037                       data required time


Operating Conditions : WORST

END SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.350
  Slack (ns):             -1.878
  Arrival (ns):            6.775
  Required (ns):           4.897
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.350
  Slack (ns):             -1.869
  Arrival (ns):            6.775
  Required (ns):           4.906
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              0.878
  Slack (ns):             -1.382
  Arrival (ns):            6.289
  Required (ns):           4.907
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.481
  Slack (ns):             -0.895
  Arrival (ns):            5.882
  Required (ns):           4.987
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.476
  Slack (ns):             -0.892
  Arrival (ns):            5.887
  Required (ns):           4.995
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  data required time                                  4.897
  data arrival time                          -        6.775
  slack                                              -1.878
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.584          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.576                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  4.893                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB7:YL (r)
               +     0.532          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB7_rgbl_net_1
  5.425                        CAEN_LINK_instance/I_conet_interf/rl_wr:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.533                        CAEN_LINK_instance/I_conet_interf/rl_wr:Q (f)
               +     0.619          net: CAEN_LINK_instance/I_conet_interf/fifo_MEMWE
  6.152                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:A (f)
               +     0.099          cell: ADLIB:CFG2
  6.251                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.775                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn (r)
                                    
  6.775                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.609          net: fpgack40_buf/U_GB_YWn
  4.458                        fpgack40_buf/U_GB_RGB1_RGB86:An (f)
               +     0.317          cell: ADLIB:RGB
  4.775                        fpgack40_buf/U_GB_RGB1_RGB86:YL (r)
               +     0.475          net: fpgack40_buf/U_GB_RGB1_RGB86_rgbl_net_1
  5.250                        CAEN_LINK_instance/I_conet_interf/led_opt:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.897                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn
                                    
  4.897                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.094
  Slack (ns):             -1.703
  Arrival (ns):            6.600
  Required (ns):           4.897
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.094
  Slack (ns):             -1.694
  Arrival (ns):            6.600
  Required (ns):           4.906
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.616
  Slack (ns):             -1.117
  Arrival (ns):            6.103
  Required (ns):           4.986
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.600
  Slack (ns):             -1.101
  Arrival (ns):            6.087
  Required (ns):           4.986
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.476
  Slack (ns):             -0.981
  Arrival (ns):            5.963
  Required (ns):           4.982
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  data required time                                  4.897
  data arrival time                          -        6.600
  slack                                              -1.703
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.656                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  4.973                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:YL (r)
               +     0.533          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7_rgbl_net_1
  5.506                        CAEN_LINK_instance/I_conet_interf/tl_rd:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.614                        CAEN_LINK_instance/I_conet_interf/tl_rd:Q (f)
               +     0.315          net: CAEN_LINK_instance/I_conet_interf/N_1023_i
  5.929                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:B (f)
               +     0.147          cell: ADLIB:CFG2
  6.076                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.600                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn (r)
                                    
  6.600                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.609          net: fpgack40_buf/U_GB_YWn
  4.458                        fpgack40_buf/U_GB_RGB1_RGB86:An (f)
               +     0.317          cell: ADLIB:RGB
  4.775                        fpgack40_buf/U_GB_RGB1_RGB86:YL (r)
               +     0.475          net: fpgack40_buf/U_GB_RGB1_RGB86_rgbl_net_1
  5.250                        CAEN_LINK_instance/I_conet_interf/led_opt:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.897                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn
                                    
  4.897                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

----------------------------------------------------

SET DCLK0 to FPGACK40

Path 1
  From: GBTX_RXRDY
  To:   vme_int_instance/BUNCH_RES:Dn
  Delay (ns):             11.055
  Slack (ns):             13.969
  Arrival (ns):           15.055
  Required (ns):          29.024
  Setup (ns):              0.159
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[11]:D
  Delay (ns):             10.312
  Slack (ns):             14.667
  Arrival (ns):           14.312
  Required (ns):          28.979
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[6]:D
  Delay (ns):             10.314
  Slack (ns):             14.674
  Arrival (ns):           14.314
  Required (ns):          28.988
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 4
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[9]:D
  Delay (ns):             10.043
  Slack (ns):             14.936
  Arrival (ns):           14.043
  Required (ns):          28.979
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 5
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[10]:D
  Delay (ns):             10.044
  Slack (ns):             14.936
  Arrival (ns):           14.044
  Required (ns):          28.980
  Setup (ns):              0.174
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: vme_int_instance/BUNCH_RES:Dn
  data required time                                 29.024
  data arrival time                          -       15.055
  slack                                              13.969
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.666          net: GBTX_RXRDY_0
  9.821                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:C (f)
               +     0.287          cell: ADLIB:CFG4
  10.108                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:Y (f)
               +     0.925          net: GBTx_interface_instance/bunch_reset_clk
  11.033                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:D (f)
               +     0.296          cell: ADLIB:CFG4
  11.329                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:Y (f)
               +     1.701          net: bunch_reset_delay
  13.030                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:B (f)
               +     0.209          cell: ADLIB:CFG3
  13.239                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:Y (f)
               +     1.816          net: vme_int_instance/BUNCH_RES_2
  15.055                       vme_int_instance/BUNCH_RES:Dn (r)
                                    
  15.055                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  28.357                       fpgack40_buf/U_GB_RGB1_RGB52:An (f)
               +     0.307          cell: ADLIB:RGB
  28.664                       fpgack40_buf/U_GB_RGB1_RGB52:YR (r)
               +     0.519          net: fpgack40_buf/U_GB_RGB1_RGB52_rgbr_net_1
  29.183                       vme_int_instance/BUNCH_RES:CLK (r)
               -     0.159          Library setup time: ADLIB:IOOEFF
  29.024                       vme_int_instance/BUNCH_RES:Dn
                                    
  29.024                       data required time


Operating Conditions : WORST

END SET DCLK0 to FPGACK40

----------------------------------------------------

SET tx_clk to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.425
  Slack (ns):              2.887
  Arrival (ns):            0.795
  Required (ns):           3.682
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.415
  Slack (ns):              2.897
  Arrival (ns):            0.785
  Required (ns):           3.682
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.329
  Slack (ns):              2.981
  Arrival (ns):            0.699
  Required (ns):           3.680
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.323
  Slack (ns):              2.987
  Arrival (ns):            0.693
  Required (ns):           3.680
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  data required time                                  3.682
  data arrival time                          -        0.795
  slack                                               2.887
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.370          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.370                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.430                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:Q (r)
               +     0.365          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]
  0.795                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D (r)
                                    
  0.795                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  1.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  2.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  2.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.406          net: fpgack40_buf/U_GB_YWn
  3.331                        fpgack40_buf/U_GB_RGB1_RGB69:An (f)
               +     0.219          cell: ADLIB:RGB
  3.550                        fpgack40_buf/U_GB_RGB1_RGB69:YL (r)
               +     0.333          net: fpgack40_buf/U_GB_RGB1_RGB69_rgbl_net_1
  3.883                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  3.682                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
                                    
  3.682                        data required time


Operating Conditions : BEST

END SET tx_clk to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

No Path 

END SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

----------------------------------------------------

SET atck to FPGACK40

No Path 

END SET atck to FPGACK40

----------------------------------------------------

SET vme_int_instance/DS:Q to FPGACK40

No Path 

END SET vme_int_instance/DS:Q to FPGACK40

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From: FPGACK40_P
  To:   lvFPGA_SCOPE
  Delay (ns):             11.981
  Arrival (ns):           11.981

Path 2
  From: FPGACK40_N
  To:   lvFPGA_SCOPE
  Delay (ns):             11.981
  Arrival (ns):           11.981

Path 3
  From: FPGACK40_P
  To:   lvFPGAIO1
  Delay (ns):             11.723
  Arrival (ns):           11.723

Path 4
  From: FPGACK40_N
  To:   lvFPGAIO1
  Delay (ns):             11.723
  Arrival (ns):           11.723

Path 5
  From: DCLK00_P
  To:   lvFPGA_SCOPE
  Delay (ns):             11.515
  Arrival (ns):           11.515


Expanded Path 1
  From: FPGACK40_P
  To: lvFPGA_SCOPE
  data required time                                    N/C
  data arrival time                          -       11.981
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.615          net: fpgack40_buf/U_GB_YWn_GEast
  3.464                        fpgack40_buf/U_GB_RGB1_RGB44:An (f)
               +     0.317          cell: ADLIB:RGB
  3.781                        fpgack40_buf/U_GB_RGB1_RGB44:YL (r)
               +     0.446          net: fpgack40_buf/U_GB_RGB1_RGB44_rgbl_net_1
  4.227                        lvFPGA_SCOPE_m2:C (r)
               +     0.202          cell: ADLIB:CFG3
  4.429                        lvFPGA_SCOPE_m2:Y (r)
               +     0.235          net: lvFPGA_SCOPE_m2
  4.664                        lvFPGA_SCOPE_1_2:B (r)
               +     0.225          cell: ADLIB:CFG3
  4.889                        lvFPGA_SCOPE_1_2:Y (f)
               +     0.095          net: lvFPGA_SCOPE_1_2
  4.984                        lvFPGA_SCOPE:B (f)
               +     0.099          cell: ADLIB:CFG3
  5.083                        lvFPGA_SCOPE:Y (r)
               +     3.307          net: lvFPGA_SCOPE_c
  8.390                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:A (r)
               +     0.186          cell: ADLIB:IOOUTFF_BYPASS
  8.576                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:Y (r)
               +     0.238          net: lvFPGA_SCOPE_obuf/U0/DOUT
  8.814                        lvFPGA_SCOPE_obuf/U0/U_IOPAD:D (r)
               +     3.167          cell: ADLIB:IOPAD_TRI
  11.981                       lvFPGA_SCOPE_obuf/U0/U_IOPAD:PAD (r)
               +     0.000          net: lvFPGA_SCOPE
  11.981                       lvFPGA_SCOPE (r)
                                    
  11.981                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FPGACK40_P (r)
                                    
  N/C                          lvFPGA_SCOPE (r)
                                    
  N/C                          data required time


Operating Conditions : WORST

END SET Input to Output

----------------------------------------------------

Path set User Sets

