<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>Linear_layer_ds1</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.634</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>223571109</Best-caseLatency>
<Average-caseLatency>223571109</Average-caseLatency>
<Worst-caseLatency>223571109</Worst-caseLatency>
<Best-caseRealTimeLatency>2.236 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.236 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.236 sec</Worst-caseRealTimeLatency>
<Interval-min>223571109</Interval-min>
<Interval-max>223571109</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>12</TripCount>
<Latency>12</Latency>
<IterationLatency>1</IterationLatency>
</Loop1>
<Loop2>
<TripCount>3072</TripCount>
<Latency>3072</Latency>
<IterationLatency>1</IterationLatency>
</Loop2>
<Loop3>
<TripCount>12</TripCount>
<Latency>36888</Latency>
<IterationLatency>3074</IterationLatency>
<Loop3.1>
<TripCount>3072</TripCount>
<Latency>3072</Latency>
<IterationLatency>1</IterationLatency>
</Loop3.1>
</Loop3>
<l_max_inp_i32>
<TripCount>12</TripCount>
<Latency>36888</Latency>
<IterationLatency>3074</IterationLatency>
<l_j31>
<TripCount>768</TripCount>
<Latency>3072</Latency>
<IterationLatency>4</IterationLatency>
</l_j31>
</l_max_inp_i32>
<l_max_W_i33>
<TripCount>3072</TripCount>
<Latency>14161920</Latency>
<IterationLatency>4610</IterationLatency>
<l_j32>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
</l_j32>
</l_max_W_i33>
<l_inp_to_int_i34>
<TripCount>12</TripCount>
<Latency>230436</Latency>
<IterationLatency>19203</IterationLatency>
<l_j33>
<TripCount>768</TripCount>
<Latency>19200</Latency>
<IterationLatency>25</IterationLatency>
</l_j33>
</l_inp_to_int_i34>
<l_W_to_int_i35>
<TripCount>3072</TripCount>
<Latency>66069504</Latency>
<IterationLatency>21507</IterationLatency>
<l_j34>
<TripCount>768</TripCount>
<Latency>21504</Latency>
<IterationLatency>28</IterationLatency>
</l_j34>
</l_W_to_int_i35>
<l_gemm_i36>
<TripCount>12</TripCount>
<Latency>141631512</Latency>
<IterationLatency>11802626</IterationLatency>
<l_j35>
<TripCount>3072</TripCount>
<Latency>11802624</Latency>
<IterationLatency>3842</IterationLatency>
<l_S_k_4_k4>
<TripCount>768</TripCount>
<Latency>3840</Latency>
<IterationLatency>5</IterationLatency>
</l_S_k_4_k4>
</l_j35>
</l_gemm_i36>
<l_outp_to_float_bias_i37>
<TripCount>12</TripCount>
<Latency>1400868</Latency>
<IterationLatency>116739</IterationLatency>
<l_j36>
<TripCount>3072</TripCount>
<Latency>116736</Latency>
<IterationLatency>38</IterationLatency>
</l_j36>
</l_outp_to_float_bias_i37>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>3220</BRAM_18K>
<DSP48E>6</DSP48E>
<FF>2887</FF>
<LUT>5285</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Linear_layer_ds1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Linear_layer_ds1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Linear_layer_ds1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Linear_layer_ds1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Linear_layer_ds1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Linear_layer_ds1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v385_address0</name>
<Object>v385</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v385_ce0</name>
<Object>v385</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v385_q0</name>
<Object>v385</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v386_address0</name>
<Object>v386</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v386_ce0</name>
<Object>v386</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v386_q0</name>
<Object>v386</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v387_address0</name>
<Object>v387</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v387_ce0</name>
<Object>v387</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v387_q0</name>
<Object>v387</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v388_address0</name>
<Object>v388</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v388_ce0</name>
<Object>v388</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v388_we0</name>
<Object>v388</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v388_d0</name>
<Object>v388</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
