Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,273
design__inferred_latch__count,0
design__instance__count,41882
design__instance__area,629346
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,30
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.023425772786140442
power__switching__total,0.0065055349841713905
power__leakage__total,0.000013543572094931733
power__total,0.029944850131869316
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-1.1039325321889746
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,2.166023421931724
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.04794142996063482
timing__setup__ws__corner:nom_fast_1p32V_m40C,1.6417117019397485
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.047941
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,3.312337
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,30
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-2.307685441389715
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.8776024599878385
timing__hold__ws__corner:nom_slow_1p08V_125C,0.4398281863207419
timing__setup__ws__corner:nom_slow_1p08V_125C,0.06497114141699323
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.439828
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,0.988674
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,30
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-1.5654207262435302
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,3.1656096417987434
timing__hold__ws__corner:nom_typ_1p20V_25C,0.1880635700399203
timing__setup__ws__corner:nom_typ_1p20V_25C,1.3009229617331648
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.188064
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,2.644457
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,30
design__max_cap_violation__count,0
clock__skew__worst_hold,-1.1039325321889746
clock__skew__worst_setup,2.166023421931724
timing__hold__ws,0.04794142996063482
timing__setup__ws,0.06497114141699323
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.047941
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.988674
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1071.84 710.64
design__core__bbox,2.88 3.78 1068.96 706.86
design__io,45
design__die__area,761692
design__core__area,749540
design__instance__count__stdcell,41882
design__instance__area__stdcell,629346
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.839644
design__instance__utilization__stdcell,0.839644
design__rows,186
design__rows:CoreSite,186
design__sites,413106
design__sites:CoreSite,413106
design__instance__count__class:buffer,11
design__instance__area__class:buffer,190.512
design__instance__count__class:inverter,1215
design__instance__area__class:inverter,7155.99
design__instance__count__class:sequential_cell,5144
design__instance__area__class:sequential_cell,235790
design__instance__count__class:multi_input_combinational_cell,25576
design__instance__area__class:multi_input_combinational_cell,248976
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,8574
design__instance__area__class:timing_repair_buffer,126371
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.33213E+6
design__violations,0
design__instance__count__class:clock_buffer,842
design__instance__area__class:clock_buffer,7629.55
design__instance__count__class:clock_inverter,130
design__instance__area__class:clock_inverter,1110.41
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,5490
antenna__violating__nets,86
antenna__violating__pins,87
route__antenna_violation__count,86
antenna_diodes_count,390
design__instance__count__class:antenna_cell,390
design__instance__area__class:antenna_cell,2122.85
route__net,46098
route__net__special,2
route__drc_errors__iter:0,39703
route__wirelength__iter:0,1503994
route__drc_errors__iter:1,20820
route__wirelength__iter:1,1492896
route__drc_errors__iter:2,20599
route__wirelength__iter:2,1489646
route__drc_errors__iter:3,3496
route__wirelength__iter:3,1480671
route__drc_errors__iter:4,882
route__wirelength__iter:4,1480151
route__drc_errors__iter:5,266
route__wirelength__iter:5,1479969
route__drc_errors__iter:6,60
route__wirelength__iter:6,1479885
route__drc_errors__iter:7,26
route__wirelength__iter:7,1479896
route__drc_errors__iter:8,19
route__wirelength__iter:8,1479913
route__drc_errors__iter:9,18
route__wirelength__iter:9,1479915
route__drc_errors__iter:10,8
route__wirelength__iter:10,1479960
route__drc_errors__iter:11,0
route__wirelength__iter:11,1479949
route__drc_errors,0
route__wirelength,1479949
route__vias,283274
route__vias__singlecut,283274
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1452.46
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,4120
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,4120
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,4120
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,4120
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000590448
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000634173
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000147335
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000634173
design_powergrid__voltage__worst,0.0000634173
design_powergrid__voltage__worst__net:VPWR,1.19994
design_powergrid__drop__worst,0.0000634173
design_powergrid__drop__worst__net:VPWR,0.0000590448
design_powergrid__voltage__worst__net:VGND,0.0000634173
design_powergrid__drop__worst__net:VGND,0.0000634173
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001450000000000000008500145032286354762618429958820343017578125
ir__drop__worst,0.00005899999999999999754189683454086434721830300986766815185546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
