
*** Running vivado
    with args -log bd_efdb_0_xpcs_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_efdb_0_xpcs_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bd_efdb_0_xpcs_0.tcl -notrace
config_ip_cache: Time (s): cpu = 00:00:00.16 ; elapsed = 00:02:00 . Memory (MB): peak = 1145.965 ; gain = 0.004 ; free physical = 1017 ; free virtual = 10856
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1263.766 ; gain = 82.902 ; free physical = 443 ; free virtual = 10310
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_support' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_support.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_gt_common' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:5784]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (1#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:5784]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_gt_common' (2#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_shared_clock_and_reset' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_shared_clock_and_reset.v:59]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (3#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14622]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (4#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14622]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_ff_synchronizer_rst' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_ff_synchronizer_rst' (6#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_ff_synchronizer_rst__parameterized0' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_ff_synchronizer_rst__parameterized0' (6#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_shared_clock_and_reset' (7#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_shared_clock_and_reset.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_block' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_block.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_local_clock_and_reset' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_sim_speedup_controller' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20458]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (8#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20458]
INFO: [Synth 8-638] synthesizing module 'LDCE' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20239]
INFO: [Synth 8-256] done synthesizing module 'LDCE' (9#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20239]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_sim_speedup_controller' (10#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (11#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_ff_synchronizer_rst__parameterized1' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_ff_synchronizer_rst__parameterized1' (11#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_ff_synchronizer' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_ff_synchronizer' (12#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_local_clock_and_reset' (13#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21638]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (16#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21638]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_cable_pull_logic' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_cable_pull_logic' (59#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_gtwizard_gth_10gbaser_multi_GT' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_efdb_0_xpcs_0_gtwizard_gth_10gbaser_GT' [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:4950]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (60#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:4950]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_gtwizard_gth_10gbaser_GT' (61#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_gtwizard_gth_10gbaser_multi_GT' (62#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_block' (63#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_block.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0_support' (64#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_support.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_efdb_0_xpcs_0' (65#1) [/home/harshad/Project/git/AJIT_Ethernet/10G_MAC_core/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.266 ; gain = 150.402 ; free physical = 410 ; free virtual = 10291
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.266 ; gain = 150.402 ; free physical = 442 ; free virtual = 10324
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1834.789 ; gain = 0.000 ; free physical = 198 ; free virtual = 8874
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:02:10 . Memory (MB): peak = 1834.789 ; gain = 653.926 ; free physical = 1305 ; free virtual = 10162
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:02:10 . Memory (MB): peak = 1834.789 ; gain = 653.926 ; free physical = 1307 ; free virtual = 10154
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:02:11 . Memory (MB): peak = 1834.789 ; gain = 653.926 ; free physical = 1305 ; free virtual = 10153
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:02:16 . Memory (MB): peak = 1834.789 ; gain = 653.926 ; free physical = 1249 ; free virtual = 10118
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:02:36 . Memory (MB): peak = 1834.789 ; gain = 653.926 ; free physical = 1053 ; free virtual = 9979
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:02:43 . Memory (MB): peak = 1841.789 ; gain = 660.926 ; free physical = 775 ; free virtual = 9721
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:02:48 . Memory (MB): peak = 1919.750 ; gain = 738.887 ; free physical = 683 ; free virtual = 9637
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:02:51 . Memory (MB): peak = 1943.773 ; gain = 762.910 ; free physical = 673 ; free virtual = 9629
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:02:52 . Memory (MB): peak = 1943.773 ; gain = 762.910 ; free physical = 706 ; free virtual = 9676
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:02:52 . Memory (MB): peak = 1943.773 ; gain = 762.910 ; free physical = 706 ; free virtual = 9676
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:02:53 . Memory (MB): peak = 1943.773 ; gain = 762.910 ; free physical = 700 ; free virtual = 9671
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:02:53 . Memory (MB): peak = 1943.773 ; gain = 762.910 ; free physical = 700 ; free virtual = 9671
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:02:53 . Memory (MB): peak = 1943.773 ; gain = 762.910 ; free physical = 691 ; free virtual = 9663
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:02:53 . Memory (MB): peak = 1943.773 ; gain = 762.910 ; free physical = 689 ; free virtual = 9660

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     2|
|2     |BUFH          |     1|
|3     |CARRY4        |    49|
|4     |GTHE2_CHANNEL |     1|
|5     |GTHE2_COMMON  |     1|
|6     |IBUFDS_GTE2   |     1|
|7     |LUT1          |   154|
|8     |LUT2          |   188|
|9     |LUT3          |   368|
|10    |LUT4          |   417|
|11    |LUT5          |   288|
|12    |LUT6          |   843|
|13    |MUXCY_L       |    44|
|14    |MUXF7         |     2|
|15    |RAM32M        |    24|
|16    |FDCE          |    21|
|17    |FDPE          |    77|
|18    |FDRE          |  2585|
|19    |FDSE          |   197|
|20    |LDCE          |     1|
|21    |IBUF          |     2|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:02:53 . Memory (MB): peak = 1943.773 ; gain = 762.910 ; free physical = 689 ; free virtual = 9661
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:03:37 . Memory (MB): peak = 1943.781 ; gain = 797.816 ; free physical = 791 ; free virtual = 9781
