/dts-v1/;

/ {
	model = "Qualcomm Technologies, Inc. Litomagnus SoC";
	compatible = "qcom,lito";
	qcom,msm-id = <0x190 0x20000 0x1b8 0x20000>;
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	qcom,board-id = <0x00 0x01>;

	memory {
		device_type = "memory";
		reg = <0x00 0x00 0x00 0x00>;
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000 0x02 0xc0000000 0x01 0x40000000>;
		granule = <0x200>;
		mboxes = <0x02 0x00>;
	};

	aliases {
		serial0 = "/soc/qcom,qup_uart@888000";
		ufshc1 = "/soc/ufshc@1d84000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		sdhc1 = "/soc/sdhci@7c4000";
		sdhc2 = "/soc/sdhci@8804000";
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x00>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x03 0x00 0x06>;
			next-level-cache = <0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x10>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x04>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x06>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2cd>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2ce>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x03 0x00 0x06>;
			next-level-cache = <0x07>;
			qcom,lmh-dcvs = <0x05>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x07>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2cf>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2d0>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x03 0x00 0x06>;
			next-level-cache = <0x08>;
			qcom,lmh-dcvs = <0x05>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x08>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2d1>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2d2>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x03 0x00 0x06>;
			next-level-cache = <0x09>;
			qcom,lmh-dcvs = <0x05>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x09>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2d3>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2d4>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x03 0x00 0x06>;
			next-level-cache = <0x0a>;
			qcom,lmh-dcvs = <0x05>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x0a>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2d5>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2d6>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x03 0x00 0x06>;
			next-level-cache = <0x0b>;
			qcom,lmh-dcvs = <0x05>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x0b>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2d7>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2d8>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			dynamic-power-coefficient = <0x155>;
			qcom,freq-domain = <0x03 0x01 0x02>;
			next-level-cache = <0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x0c>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2d9>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2da>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			dynamic-power-coefficient = <0x177>;
			qcom,freq-domain = <0x03 0x02 0x02>;
			next-level-cache = <0x0e>;
			qcom,lmh-dcvs = <0x0f>;
			#cooling-cells = <0x02>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x0e>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2db>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2dc>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x10>;
				};

				core1 {
					cpu = <0x11>;
				};

				core2 {
					cpu = <0x12>;
				};

				core3 {
					cpu = <0x13>;
				};

				core4 {
					cpu = <0x14>;
				};

				core5 {
					cpu = <0x15>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x16>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x17>;
				};
			};
		};
	};

	firmware {
		phandle = <0x2dd>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "ok";
				};
			};
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		hyp_region@80000000 {
			no-map;
			reg = <0x00 0x80000000 0x00 0x600000>;
			phandle = <0x2de>;
		};

		xbl_aop_region@80700000 {
			no-map;
			reg = <0x00 0x80700000 0x00 0x160000>;
			phandle = <0x2df>;
		};

		reserved-memory@80860000 {
			reg = <0x00 0x80860000 0x00 0x20000>;
			compatible = "qcom,cmd-db";
			no-map;
			phandle = <0x2e0>;
		};

		res_xbl_uefi_log_region@80880000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x80880000 0x00 0x14000>;
			phandle = <0x2e1>;
		};

		sec_apps_region@808ff000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x808ff000 0x00 0x1000>;
			phandle = <0x2e2>;
		};

		smem_region@80900000 {
			no-map;
			reg = <0x00 0x80900000 0x00 0x200000>;
			phandle = <0x69>;
		};

		removed_region@80b00000 {
			no-map;
			reg = <0x00 0x80b00000 0x00 0x1300000>;
			phandle = <0x2e3>;
		};

		qtee_apps_region@81e00000 {
			no-map;
			reg = <0x00 0x81e00000 0x00 0x2600000>;
			phandle = <0x2e4>;
		};

		pil_camera_region@86000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x86000000 0x00 0x500000>;
			phandle = <0x263>;
		};

		pil_npu_region@86500000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x86500000 0x00 0x500000>;
			phandle = <0x9c>;
		};

		pil_video_region@86a00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x86a00000 0x00 0x500000>;
			phandle = <0x81>;
		};

		pil_cdsp_region@87400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x87400000 0x00 0x1e00000>;
			phandle = <0x7a>;
		};

		pil_adsp_region@89200000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x89200000 0x00 0x2800000>;
			phandle = <0x77>;
		};

		pil_wlan_fw_region@8ba00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8ba00000 0x00 0x200000>;
			phandle = <0x98>;
		};

		pil_ipa_fw_region@8bc00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8bc00000 0x00 0x10000>;
			phandle = <0x95>;
		};

		pil_ipa_gsi_region@8bc10000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8bc10000 0x00 0x5400>;
			phandle = <0x2e5>;
		};

		pil_gpu_region@8bc15400 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8bc15400 0x00 0x2000>;
			phandle = <0x2e6>;
		};

		reserved_pil_mem_region@8bc17400 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8bc17400 0x00 0x3e8c00>;
			phandle = <0x2e7>;
		};

		modem_wlan_region@8c000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8c000000 0x00 0xf800000>;
			phandle = <0x72>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1400000>;
			phandle = <0x4e>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xaf>;
		};

		cdsp_sec_regions@9f400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x9f400000 0x00 0xc00000>;
			phandle = <0xb1>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xc00000>;
			phandle = <0x7f>;
		};

		sdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0xae>;
		};

		cdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0xb4>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xa000000>;
			phandle = <0xb0>;
		};

		cont_splash_region {
			reg = <0x00 0xa0000000 0x00 0x2300000>;
			label = "cont_splash_region";
			phandle = <0x2e8>;
		};

		dfps_data_region@a2300000 {
			reg = <0x00 0xa2300000 0x00 0x100000>;
			label = "dfps_data_region";
			phandle = <0x2cc>;
		};

		disp_rdump_region@0xa0000000 {
			reg = <0x00 0xa0000000 0x00 0x2300000>;
			label = "disp_rdump_region";
			phandle = <0x2e9>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x2800000>;
			phandle = <0x67>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
		};
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 earlycon=msm_geni_serial,0x888000 kpti=off";
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x2ea>;

		slim@3ac0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0x3ac0000 0x2c000 0x3a84000 0x2c000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x04 0x00 0xa4 0x04>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x700000>;
			qcom,ea-pc = <0x330>;
			iommus = <0x18 0x1426 0x00 0x18 0x142f 0x00 0x18 0x1430 0x01>;
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,iommu-dma = "atomic";
			status = "ok";
			phandle = <0x2eb>;

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x2ec>;
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			qca,bt-sw-ctrl-gpio = <0x19 0x49 0x00>;
			qca,bt-vdd-io-supply = <0x1a>;
			qca,bt-vdd-core-supply = <0x1b>;
			qca,bt-vdd-pa-supply = <0x1c>;
			qca,bt-vdd-xtal-supply = <0x1d>;
			qca,bt-vdd-io-voltage-level = <0x1b7740 0x1b7740>;
			qca,bt-vdd-core-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-pa-voltage-level = <0x2dc6c0 0x328980>;
			qca,bt-vdd-xtal-voltage-level = <0x1b7740 0x1b7740>;
			qca,bt-vdd-io-current-level = <0x01>;
			qca,bt-vdd-core-current-level = <0x01>;
			qca,bt-vdd-pa-current-level = <0x01>;
			qca,bt-vdd-xtal-current-level = <0x01>;
			phandle = <0x2ed>;
		};

		thermal-zones {
			phandle = <0x2ee>;

			modem-lte-sub6-pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x00>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x01>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x06>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x07>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x08>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x09>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-skin-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x0a>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-wifi-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x17>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-ambient-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x18>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x05>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x19>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-streamer-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x0d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x0e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x0f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x10>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1e 0x11>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1f 0x00>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1f 0x01>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1f 0x02>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1f 0x03>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x04>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-4-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x05>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-5-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x06>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x07>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x08>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x09>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x0a>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x0b>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x0c>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x0d>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x0e>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			min-temp-0-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x10>;
				thermal-governor = "low_limits_floor";
				wake-capable-sensor;
				tracks-low;

				trips {

					active-config0 {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x20>;
					};
				};

				cooling-maps {

					lpi_cx_vdd_cdev {
						trip = <0x20>;
						cooling-device = <0x21 0x00 0x00>;
					};
				};
			};

			min-temp-0-lowc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x10>;
				thermal-governor = "low_limits_cap";
				wake-capable-sensor;
				tracks-low;

				trips {

					active-config0 {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x22>;
					};
				};

				cooling-maps {

					lmh_cpu0_cdev {
						trip = <0x22>;
						cooling-device = <0x23 0x01 0x01>;
					};

					lmh_cpu6_cdev {
						trip = <0x22>;
						cooling-device = <0x24 0x01 0x01>;
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x00>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x01>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x02>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x03>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x04>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cmpss-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x05>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x06>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x07>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-vec-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x08>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-scl-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x09>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-core-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x0a>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-core-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x25 0x0b>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-config {
						temperature = <0x1c138>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-max-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gpu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x26>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x26>;
						cooling-device = <0x27 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-0-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			cpu-1-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1f 0x01>;
				wake-capable-sensor;

				trips {

					cpu00-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x28>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x28>;
						cooling-device = <0x29 0x01 0x01>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1f 0x02>;
				wake-capable-sensor;

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x2a>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0x2a>;
						cooling-device = <0x2b 0x01 0x01>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1f 0x03>;
				wake-capable-sensor;

				trips {

					cpu02-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x2c>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x2c>;
						cooling-device = <0x2d 0x01 0x01>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x04>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu03-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x2e>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0x2e>;
						cooling-device = <0x2f 0x01 0x01>;
					};
				};
			};

			cpu-0-4-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x05>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu04-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x30>;
					};
				};

				cooling-maps {

					cpu04_cdev {
						trip = <0x30>;
						cooling-device = <0x31 0x01 0x01>;
					};
				};
			};

			cpu-0-5-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x06>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu05-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x32>;
					};
				};

				cooling-maps {

					cpu05_cdev {
						trip = <0x32>;
						cooling-device = <0x33 0x01 0x01>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x09>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu10-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x34>;
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <0x34>;
						cooling-device = <0x35 0x01 0x01>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x0a>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu11-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x36>;
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <0x36>;
						cooling-device = <0x37 0x01 0x01>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x0b>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu12-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x38>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0x38>;
						cooling-device = <0x35 0x01 0x01>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x1f 0x0c>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu13-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x39>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0x39>;
						cooling-device = <0x37 0x01 0x01>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x04>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					q6-hvx-trip1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x3a>;
					};
				};

				cooling-maps {

					cdsp-cdev1 {
						trip = <0x3a>;
						cooling-device = <0x3b 0x03 0x03>;
					};

					gpu-cdev {
						trip = <0x3a>;
						cooling-device = <0x27 0xfffffffd 0xfffffffd>;
					};

					modem-pa-cdev {
						trip = <0x3a>;
						cooling-device = <0x3c 0x03 0x03>;
					};

					modem-tj-cdev {
						trip = <0x3a>;
						cooling-device = <0x3d 0x03 0x03>;
					};

					npu_cdev {
						trip = <0x3a>;
						cooling-device = <0x3e 0xfffffffe 0xfffffffe>;
					};
				};
			};

			min-temp-1-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x10>;
				thermal-governor = "low_limits_floor";
				wake-capable-sensor;
				tracks-low;

				trips {

					active-config0 {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x3f>;
					};
				};

				cooling-maps {

					lpi_cx_vdd_cdev {
						trip = <0x3f>;
						cooling-device = <0x21 0x00 0x00>;
					};
				};
			};

			min-temp-1-lowc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x10>;
				thermal-governor = "low_limits_cap";
				wake-capable-sensor;
				tracks-low;

				trips {

					active-config0 {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x40>;
					};
				};

				cooling-maps {

					lmh_cpu0_cdev {
						trip = <0x40>;
						cooling-device = <0x23 0x01 0x01>;
					};

					lmh_cpu6_cdev {
						trip = <0x40>;
						cooling-device = <0x24 0x01 0x01>;
					};
				};
			};

			npu-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x06>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					npu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x41>;
					};
				};

				cooling-maps {

					npu_cdev {
						trip = <0x41>;
						cooling-device = <0x3e 0xffffffff 0xffffffff>;
					};
				};
			};

			mdm-vec-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x08>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					modem-vec-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x42>;
					};

					modem-vec-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x43>;
					};

					modem-vec-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x44>;
					};
				};

				cooling-maps {

					modem_tj1_cdev {
						trip = <0x42>;
						cooling-device = <0x3d 0x01 0x01>;
					};

					modem_tj2_cdev {
						trip = <0x43>;
						cooling-device = <0x3d 0x02 0x02>;
					};

					modem_tj3_cdev {
						trip = <0x44>;
						cooling-device = <0x3d 0x03 0x03>;
					};
				};
			};

			mdm-scl-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x09>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					modem-scl-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x45>;
					};

					modem-scl-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x46>;
					};

					modem-scl-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x47>;
					};
				};

				cooling-maps {

					modem_tj1_cdev {
						trip = <0x45>;
						cooling-device = <0x3d 0x01 0x01>;
					};

					modem_tj2_cdev {
						trip = <0x46>;
						cooling-device = <0x3d 0x02 0x02>;
					};

					modem_tj3_cdev {
						trip = <0x47>;
						cooling-device = <0x3d 0x03 0x03>;
					};
				};
			};

			mdm-core-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x0a>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					modem-core-0-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x48>;
					};

					modem-core-0-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x49>;
					};

					modem-core-0-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x4a>;
					};
				};

				cooling-maps {

					modem_tj1_cdev {
						trip = <0x48>;
						cooling-device = <0x3d 0x01 0x01>;
					};

					modem_tj2_cdev {
						trip = <0x49>;
						cooling-device = <0x3d 0x02 0x02>;
					};

					modem_tj3_cdev {
						trip = <0x4a>;
						cooling-device = <0x3d 0x03 0x03>;
					};
				};
			};

			mdm-core-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x25 0x0b>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					modem-core-1-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x4b>;
					};

					modem-core-1-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x4c>;
					};

					modem-core-1-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x4d>;
					};
				};

				cooling-maps {

					modem_tj1_cdev {
						trip = <0x4b>;
						cooling-device = <0x3d 0x01 0x01>;
					};

					modem_tj2_cdev {
						trip = <0x4c>;
						cooling-device = <0x3d 0x02 0x02>;
					};

					modem_tj3_cdev {
						trip = <0x4d>;
						cooling-device = <0x3d 0x03 0x03>;
					};
				};
			};
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x01 0x08 0x04>;
			interrupt-parent = <0x01>;
			phandle = <0x01>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,lito-pdc";
			reg = <0xb220000 0x30000 0x17c000f0 0x60>;
			qcom,pdc-ranges = <0x00 0x1e0 0x2a 0x2a 0x264 0x1c 0x46 0x3f 0x01 0x47 0x280 0x0f 0x56 0x20a 0x34>;
			#interrupt-cells = <0x02>;
			interrupt-parent = <0x01>;
			interrupt-controller;
			phandle = <0x52>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
				phandle = <0x2ef>;
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x01 0xff08 0x01 0x02 0xff08 0x01 0x03 0xff08 0x01 0x00 0xff08>;
			clock-frequency = <0x124f800>;
		};

		timer@17c20000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@17c21000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		qcom,msm-imem@146ab000 {
			compatible = "qcom,msm-imem";
			reg = <0x146ab000 0x1000>;
			ranges = <0x00 0x146ab000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		dcc_v2@1022000 {
			compatible = "qcom,dcc-v2";
			reg = <0x1022000 0x1000 0x103b000 0x5000>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0xb000>;
			qcom,curr-link-list = <0x06>;
			qcom,data-sink = "sram";
			qcom,link-list = <0x00 0x18000024 0x01 0x00 0x00 0x18000040 0x01 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010040 0x01 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020040 0x01 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030040 0x01 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040040 0x01 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050040 0x01 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060040 0x01 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070040 0x01 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080040 0x01 0x00 0x00 0x18080044 0x01 0x00 0x00 0x18080048 0x01 0x00 0x00 0x1808004c 0x01 0x00 0x00 0x18080054 0x01 0x00 0x00 0x1808006c 0x01 0x00 0x00 0x18080070 0x01 0x00 0x00 0x18080074 0x01 0x00 0x00 0x18080078 0x01 0x00 0x00 0x1808007c 0x01 0x00 0x00 0x180800f4 0x01 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x18080104 0x01 0x00 0x00 0x18080118 0x01 0x00 0x00 0x1808011c 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x1808012c 0x01 0x00 0x00 0x18080130 0x01 0x00 0x00 0x18080134 0x01 0x00 0x00 0x18080138 0x01 0x00 0x00 0x18080158 0x01 0x00 0x00 0x1808015c 0x01 0x00 0x00 0x18080168 0x01 0x00 0x00 0x18080170 0x01 0x00 0x00 0x18080174 0x01 0x00 0x00 0x18080188 0x01 0x00 0x00 0x1808018c 0x01 0x00 0x00 0x18080198 0x01 0x00 0x00 0x180801ac 0x01 0x00 0x00 0x180801b0 0x01 0x00 0x00 0x180801b4 0x01 0x00 0x00 0x180801b8 0x01 0x00 0x00 0x180801bc 0x01 0x00 0x00 0x180801f0 0x01 0x00 0x00 0x18280000 0x01 0x00 0x00 0x18282000 0x01 0x00 0x00 0x18284000 0x01 0x00 0x00 0x18286000 0x01 0x00 0x00 0x1800005c 0x01 0x00 0x00 0x1801005c 0x01 0x00 0x00 0x1802005c 0x01 0x00 0x00 0x1803005c 0x01 0x00 0x00 0x1804005c 0x01 0x00 0x00 0x1805005c 0x01 0x00 0x00 0x1806005c 0x01 0x00 0x00 0x1807005c 0x01 0x00 0x00 0x18101908 0x01 0x00 0x00 0x18101c18 0x01 0x00 0x00 0x18390810 0x01 0x00 0x00 0x18390c50 0x01 0x00 0x00 0x18390814 0x01 0x00 0x00 0x18390c54 0x01 0x00 0x00 0x18390818 0x01 0x00 0x00 0x18390c58 0x01 0x00 0x00 0x18393a84 0x02 0x00 0x00 0x18100908 0x01 0x00 0x00 0x18100c18 0x01 0x00 0x00 0x183a0810 0x01 0x00 0x00 0x183a0c50 0x01 0x00 0x00 0x183a0814 0x01 0x00 0x00 0x183a0c54 0x01 0x00 0x00 0x183a0818 0x01 0x00 0x00 0x183a0c58 0x01 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18393500 0x01 0x00 0x00 0x18393580 0x01 0x00 0x00 0x183a3500 0x01 0x00 0x00 0x183a3580 0x01 0x00 0x00 0x18280000 0x04 0x00 0x00 0x18284000 0x04 0x00 0x00 0x18286000 0x04 0x00 0x00 0x18282000 0x04 0x00 0x00 0x18282028 0x01 0x00 0x00 0x18282038 0x01 0x00 0x00 0x18282080 0x05 0x00 0x00 0x18286000 0x04 0x00 0x00 0x18286028 0x01 0x00 0x00 0x18286038 0x01 0x00 0x00 0x18286080 0x05 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x1829208c 0x01 0x00 0x00 0x18292098 0x01 0x00 0x00 0x18292098 0x01 0x00 0x00 0x1829608c 0x01 0x00 0x00 0x18296098 0x01 0x00 0x00 0x1832102c 0x01 0x00 0x00 0x18321044 0x01 0x00 0x00 0x18321700 0x01 0x00 0x00 0x18321710 0x01 0x00 0x00 0x1832176c 0x01 0x00 0x00 0x18321818 0x01 0x00 0x00 0x18321920 0x01 0x00 0x00 0x18322c18 0x01 0x00 0x00 0x1832302c 0x01 0x00 0x00 0x18323044 0x01 0x00 0x00 0x18323700 0x01 0x00 0x00 0x18323710 0x01 0x00 0x00 0x1832376c 0x01 0x00 0x00 0x18323818 0x01 0x00 0x00 0x18323920 0x01 0x00 0x00 0x18324c18 0x01 0x00 0x00 0x1832582c 0x01 0x00 0x00 0x18325844 0x01 0x00 0x00 0x18325f00 0x01 0x00 0x00 0x18325f10 0x01 0x00 0x00 0x18325f6c 0x01 0x00 0x00 0x18326018 0x01 0x00 0x00 0x18326120 0x01 0x00 0x00 0x18327418 0x01 0x00 0x00 0x1832782c 0x01 0x00 0x00 0x18327844 0x01 0x00 0x00 0x18327f00 0x01 0x00 0x00 0x18327f10 0x01 0x00 0x00 0x18327f6c 0x01 0x00 0x00 0x18328018 0x01 0x00 0x00 0x18328120 0x01 0x00 0x00 0x18329418 0x01 0x00 0x00 0x9680000 0x01 0x00 0x00 0x9680004 0x01 0x00 0x02 0x08 0x00 0x00 0x00 0x9681000 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9681004 0x0d 0x00 0x00 0x968103c 0x01 0x00 0x00 0x9698100 0x01 0x00 0x00 0x9698104 0x01 0x00 0x00 0x9698108 0x01 0x00 0x00 0x9698110 0x01 0x00 0x00 0x9698120 0x01 0x00 0x00 0x9698124 0x01 0x00 0x00 0x9698128 0x01 0x00 0x00 0x969812c 0x01 0x00 0x00 0x9698130 0x01 0x00 0x00 0x9698134 0x01 0x00 0x00 0x9698138 0x01 0x00 0x00 0x969813c 0x01 0x00 0x00 0x16e0000 0x01 0x00 0x00 0x16e0004 0x01 0x00 0x00 0x16e0288 0x01 0x00 0x00 0x16e0290 0x01 0x00 0x00 0x16e0300 0x01 0x00 0x00 0x16e0408 0x01 0x00 0x00 0x16e0410 0x01 0x00 0x00 0x16e0420 0x01 0x00 0x00 0x16e0424 0x01 0x00 0x00 0x16e0428 0x01 0x00 0x00 0x16e042c 0x01 0x00 0x00 0x16e0430 0x01 0x00 0x00 0x16e0434 0x01 0x00 0x00 0x16e0438 0x01 0x00 0x00 0x16e043c 0x01 0x00 0x00 0x16e0688 0x01 0x00 0x00 0x16e0690 0x01 0x00 0x00 0x16e0700 0x01 0x00 0x00 0x16e0888 0x01 0x00 0x00 0x16e0890 0x01 0x00 0x00 0x16e0900 0x01 0x00 0x00 0x16e0904 0x01 0x00 0x00 0x16e0a40 0x01 0x00 0x00 0x16e0a48 0x01 0x00 0x00 0x16e0a88 0x01 0x00 0x00 0x16e0a90 0x01 0x00 0x00 0x16e0b00 0x01 0x00 0x00 0x1700204 0x01 0x00 0x00 0x1700240 0x01 0x00 0x00 0x1700248 0x01 0x00 0x00 0x1700288 0x01 0x00 0x00 0x1700290 0x01 0x00 0x00 0x1700300 0x01 0x00 0x00 0x1700304 0x01 0x00 0x00 0x1700308 0x01 0x00 0x00 0x170030c 0x01 0x00 0x00 0x1700310 0x01 0x00 0x00 0x1700400 0x01 0x00 0x00 0x1700404 0x01 0x00 0x00 0x1700488 0x01 0x00 0x00 0x1700490 0x01 0x00 0x00 0x1700500 0x01 0x00 0x00 0x1700504 0x01 0x00 0x00 0x1700508 0x01 0x00 0x00 0x170050c 0x01 0x00 0x00 0x1700c00 0x01 0x00 0x00 0x1700c04 0x01 0x00 0x00 0x1700c08 0x01 0x00 0x00 0x1700c10 0x01 0x00 0x00 0x1700c20 0x01 0x00 0x00 0x1700c24 0x01 0x00 0x00 0x1700c28 0x01 0x00 0x00 0x1700c2c 0x01 0x00 0x00 0x1700c30 0x01 0x00 0x00 0x1700c34 0x01 0x00 0x00 0x1700c38 0x01 0x00 0x00 0x1700c3c 0x01 0x00 0x00 0x1620000 0x01 0x00 0x00 0x1620004 0x01 0x00 0x00 0x1620008 0x01 0x00 0x00 0x1620010 0x01 0x00 0x00 0x1620020 0x01 0x00 0x00 0x1620024 0x01 0x00 0x00 0x1620028 0x01 0x00 0x00 0x162002c 0x01 0x00 0x00 0x1620030 0x01 0x00 0x00 0x1620034 0x01 0x00 0x00 0x1620038 0x01 0x00 0x00 0x162003c 0x01 0x00 0x00 0x1620100 0x01 0x00 0x00 0x1620104 0x01 0x00 0x00 0x1620108 0x01 0x00 0x00 0x1620110 0x01 0x00 0x00 0x1620200 0x01 0x00 0x00 0x1620204 0x01 0x00 0x00 0x1620240 0x01 0x00 0x00 0x1620248 0x01 0x00 0x00 0x1620288 0x01 0x00 0x00 0x162028c 0x01 0x00 0x00 0x1620290 0x01 0x00 0x00 0x1620294 0x01 0x00 0x00 0x16202a8 0x01 0x00 0x00 0x16202ac 0x01 0x00 0x00 0x16202b0 0x01 0x00 0x00 0x16202b4 0x01 0x00 0x00 0x1620300 0x01 0x00 0x00 0x1620400 0x01 0x00 0x00 0x1620404 0x01 0x00 0x00 0x1620488 0x01 0x00 0x00 0x1620490 0x01 0x00 0x00 0x1620500 0x01 0x00 0x00 0x1620504 0x01 0x00 0x00 0x1620508 0x01 0x00 0x00 0x162050c 0x01 0x00 0x00 0x1620510 0x01 0x00 0x00 0x1620600 0x01 0x00 0x00 0x1620604 0x01 0x00 0x00 0x1620688 0x01 0x00 0x00 0x1620690 0x01 0x00 0x00 0x1620700 0x01 0x00 0x00 0x1620704 0x01 0x00 0x00 0x1620708 0x01 0x00 0x00 0x162070c 0x01 0x00 0x00 0x1620710 0x01 0x00 0x00 0x1620800 0x01 0x00 0x00 0x1620804 0x01 0x00 0x00 0x1620900 0x01 0x00 0x00 0x1620a00 0x01 0x00 0x00 0x1620a04 0x01 0x00 0x00 0x1620b00 0x01 0x00 0x00 0x1620b04 0x01 0x00 0x00 0x1620e00 0x01 0x00 0x00 0x1620e04 0x01 0x00 0x00 0x1620e88 0x01 0x00 0x00 0x1620e90 0x01 0x00 0x00 0x1620f00 0x01 0x00 0x00 0x1639000 0x01 0x00 0x00 0x1639004 0x01 0x00 0x00 0x1639088 0x01 0x00 0x00 0x1639090 0x01 0x00 0x00 0x1639100 0x01 0x00 0x00 0x3c41800 0x01 0x00 0x00 0x3c41804 0x01 0x00 0x00 0x3c41880 0x01 0x00 0x00 0x3c41888 0x01 0x00 0x00 0x3c41890 0x01 0x00 0x00 0x3c41900 0x01 0x00 0x00 0x3c41a00 0x01 0x00 0x00 0x3c41a04 0x01 0x00 0x00 0x3c41a40 0x01 0x00 0x00 0x3c41a48 0x01 0x00 0x00 0x3c41c00 0x01 0x00 0x00 0x3c41c04 0x01 0x00 0x00 0x3c41d00 0x01 0x00 0x00 0x3c42680 0x01 0x00 0x00 0x3c42684 0x01 0x00 0x00 0x3c42688 0x01 0x00 0x00 0x3c42690 0x01 0x00 0x00 0x3c42698 0x01 0x00 0x00 0x3c426a0 0x01 0x00 0x00 0x3c426a4 0x01 0x00 0x00 0x3c426a8 0x01 0x00 0x00 0x3c426ac 0x01 0x00 0x00 0x3c426b0 0x01 0x00 0x00 0x3c426b4 0x01 0x00 0x00 0x3c426b8 0x01 0x00 0x00 0x3c426bc 0x01 0x00 0x00 0x9681010 0x01 0x00 0x00 0x9681014 0x01 0x00 0x00 0x9681018 0x01 0x00 0x00 0x968101c 0x01 0x00 0x00 0x9681020 0x01 0x00 0x00 0x9681024 0x01 0x00 0x00 0x9681028 0x01 0x00 0x00 0x968102c 0x01 0x00 0x00 0x9681030 0x01 0x00 0x00 0x9681034 0x01 0x00 0x00 0x968103c 0x01 0x00 0x00 0x9692000 0x01 0x00 0x00 0x9692004 0x01 0x00 0x00 0x9692008 0x01 0x00 0x00 0x9692040 0x01 0x00 0x00 0x9692048 0x01 0x00 0x00 0x9695000 0x01 0x00 0x00 0x9695004 0x01 0x00 0x00 0x9695080 0x01 0x00 0x00 0x9695084 0x01 0x00 0x00 0x9695088 0x01 0x00 0x00 0x969508c 0x01 0x00 0x00 0x9695090 0x01 0x00 0x00 0x9695094 0x01 0x00 0x00 0x96950a0 0x01 0x00 0x00 0x96950a8 0x01 0x00 0x00 0x96950b0 0x01 0x00 0x00 0x9695100 0x01 0x00 0x00 0x9695104 0x01 0x00 0x00 0x9695108 0x01 0x00 0x00 0x969510c 0x01 0x00 0x00 0x9695110 0x01 0x00 0x00 0x9695114 0x01 0x00 0x00 0x9695118 0x01 0x00 0x00 0x969511c 0x01 0x00 0x00 0x9696000 0x01 0x00 0x00 0x9696004 0x01 0x00 0x00 0x9696080 0x01 0x00 0x00 0x9696088 0x01 0x00 0x00 0x9696090 0x01 0x00 0x00 0x9696100 0x01 0x00 0x00 0x9696104 0x01 0x00 0x00 0x9696108 0x01 0x00 0x00 0x969610c 0x01 0x00 0x00 0x9696114 0x01 0x00 0x00 0x9696118 0x01 0x00 0x00 0x969611c 0x01 0x00 0x00 0x9698000 0x01 0x00 0x00 0x9698004 0x01 0x00 0x00 0x9698008 0x01 0x00 0x00 0x9698010 0x01 0x00 0x00 0x9698100 0x01 0x00 0x00 0x9698104 0x01 0x00 0x00 0x9698108 0x01 0x00 0x00 0x9698110 0x01 0x00 0x00 0x9698118 0x01 0x00 0x00 0x9698120 0x01 0x00 0x00 0x9698124 0x01 0x00 0x00 0x9698128 0x01 0x00 0x00 0x969812c 0x01 0x00 0x00 0x9698130 0x01 0x00 0x00 0x9698134 0x01 0x00 0x00 0x9698138 0x01 0x00 0x00 0x969813c 0x01 0x00 0x00 0x9698200 0x01 0x00 0x00 0x9698204 0x01 0x00 0x00 0x9698240 0x01 0x00 0x00 0x9698244 0x01 0x00 0x00 0x9698248 0x01 0x00 0x00 0x969824c 0x01 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x9236044 0x04 0x00 0x00 0x923e030 0x01 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9248048 0x04 0x00 0x00 0x9248058 0x04 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x01 0x00 0x00 0x9260414 0x01 0x00 0x00 0x9260418 0x01 0x00 0x00 0x9260420 0x01 0x00 0x00 0x9260424 0x01 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b8 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9266418 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x01 0x00 0x00 0x92e0414 0x01 0x00 0x00 0x92e0418 0x01 0x00 0x00 0x92e0420 0x01 0x00 0x00 0x92e0424 0x01 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b8 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e6418 0x01 0x00 0x00 0x9600000 0x01 0x00 0x00 0x9600004 0x01 0x00 0x00 0x9601000 0x01 0x00 0x00 0x9601004 0x01 0x00 0x00 0x9602000 0x01 0x00 0x00 0x9602004 0x01 0x00 0x00 0x9603000 0x01 0x00 0x00 0x9603004 0x01 0x00 0x00 0x9604000 0x01 0x00 0x00 0x9604004 0x01 0x00 0x00 0x9605000 0x01 0x00 0x00 0x9605004 0x01 0x00 0x00 0x9606000 0x01 0x00 0x00 0x9606004 0x01 0x00 0x00 0x9607000 0x01 0x00 0x00 0x9607004 0x01 0x00 0x00 0x9608000 0x01 0x00 0x00 0x9608004 0x01 0x00 0x00 0x9609000 0x01 0x00 0x00 0x9609004 0x01 0x00 0x00 0x960a000 0x01 0x00 0x00 0x960a004 0x01 0x00 0x00 0x960b000 0x01 0x00 0x00 0x960b004 0x01 0x00 0x00 0x960c000 0x01 0x00 0x00 0x960c004 0x01 0x00 0x00 0x960d000 0x01 0x00 0x00 0x960d004 0x01 0x00 0x00 0x960e000 0x01 0x00 0x00 0x960e004 0x01 0x00 0x00 0x960f000 0x01 0x00 0x00 0x960f004 0x01 0x00 0x00 0x9610000 0x01 0x00 0x00 0x9610004 0x01 0x00 0x00 0x9611000 0x01 0x00 0x00 0x9611004 0x01 0x00 0x00 0x9612000 0x01 0x00 0x00 0x9612004 0x01 0x00 0x00 0x9613000 0x01 0x00 0x00 0x9613004 0x01 0x00 0x00 0x9614000 0x01 0x00 0x00 0x9614004 0x01 0x00 0x00 0x9615000 0x01 0x00 0x00 0x9615004 0x01 0x00 0x00 0x9616000 0x01 0x00 0x00 0x9616004 0x01 0x00 0x00 0x9617000 0x01 0x00 0x00 0x9617004 0x01 0x00 0x00 0x9618000 0x01 0x00 0x00 0x9618004 0x01 0x00 0x00 0x9619000 0x01 0x00 0x00 0x9619004 0x01 0x00 0x00 0x961a000 0x01 0x00 0x00 0x961a004 0x01 0x00 0x00 0x961b000 0x01 0x00 0x00 0x961b004 0x01 0x00 0x00 0x961c000 0x01 0x00 0x00 0x961c004 0x01 0x00 0x00 0x961d000 0x01 0x00 0x00 0x961d004 0x01 0x00 0x00 0x961e000 0x01 0x00 0x00 0x961e004 0x01 0x00 0x00 0x961f000 0x01 0x00 0x00 0x961f004 0x01 0x00 0x00 0x9050008 0x01 0x00 0x00 0x9050068 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x90b0280 0x01 0x00 0x00 0x90b0288 0x01 0x00 0x00 0x90b028c 0x01 0x00 0x00 0x90b0290 0x01 0x00 0x00 0x90b0294 0x01 0x00 0x00 0x90b0298 0x01 0x00 0x00 0x90b029c 0x01 0x00 0x00 0x90b02a0 0x01 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6044 0x01 0x00 0x00 0x92b6048 0x01 0x00 0x00 0x92b604c 0x01 0x00 0x00 0x92b6050 0x01 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92be030 0x01 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c8048 0x04 0x00 0x00 0x92c8058 0x01 0x00 0x00 0x92c805c 0x01 0x00 0x00 0x92c8060 0x01 0x00 0x00 0x92c8064 0x01 0x00>;
			phandle = <0x2f0>;
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x04 0x1fd3000 0x04>;
			reg-names = "pshold-base\0tcsr-boot-misc-detect";
		};

		qseecom@82200000 {
			compatible = "qcom,qseecom";
			reg = <0x82200000 0x2200000>;
			reg-names = "secapp-region";
			memory-region = <0x4e>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x2f1>;
		};

		smcinvoke@82200000 {
			compatible = "qcom,smcinvoke";
			reg = <0x82200000 0x2200000>;
			reg-names = "secapp-region";
			phandle = <0x2f2>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x26a 0x00 0x00 0x01 0x26a 0x00 0x493e0>;
			clocks = <0x4f 0x32>;
			clock-names = "iface_clk";
			phandle = <0x2f3>;
		};

		tz-log@146ab720 {
			compatible = "qcom,tz-log";
			reg = <0x146ab720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x2f4>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x18 0x506 0x11 0x18 0x516 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x2f5>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x18 0x512 0x00 0x18 0x518 0x01 0x18 0x51f 0x00>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x18 0x513 0x00 0x18 0x51c 0x01 0x18 0x51e 0x00>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
			};
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x18 0x504 0x11 0x18 0x514 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x2f6>;
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x04 0x00 0x01 0x04>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			phandle = <0x2f7>;
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x50 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x10>;
			phandle = <0x2f8>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x50 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x11>;
			phandle = <0x2f9>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x50 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x12>;
			phandle = <0x2fa>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x50 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x2fb>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x50 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x2fc>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x50 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x2fd>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x50 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x2fe>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x50 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x2ff>;
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x51>;

			opp-1 {
				opp-hz = <0x00 0x01>;
			};
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x01 0x273>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0x51>;
			phandle = <0x300>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x17 0x200 0x00 0x00 0x16 0x200 0x00 0x4c4b40 0x17 0x200 0x00 0x4c4b40>;
			qcom,msm-bus,active-only;
			status = "ok";
			phandle = <0x301>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		tsens@c222000 {
			compatible = "qcom,tsens26xx";
			reg = <0xc222000 0x08 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts-extended = <0x52 0x1a 0x04 0x52 0x1c 0x04 0x52 0x14 0x04>;
			interrupt-names = "tsens-upper-lower\0tsens-critical\0tsens-0C";
			0C-sensor-num = <0x10>;
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x01>;
			phandle = <0x1f>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens26xx";
			reg = <0xc223000 0x08 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts-extended = <0x52 0x1b 0x04 0x52 0x1d 0x04 0x52 0x15 0x04>;
			interrupt-names = "tsens-upper-lower\0tsens-critical\0tsens-0C";
			0C-sensor-num = <0x10>;
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x01>;
			phandle = <0x25>;
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,threshold-arr = <0x17e0041c>;
			qcom,config-reg = <0x17e00434>;
		};

		clocks {

			xo-board {
				compatible = "fixed-clock";
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x00>;
				phandle = <0x302>;
			};

			sleep-clk {
				compatible = "fixed-clock";
				clock-output-names = "chip_sleep_clk";
				clock-frequency = <0x7d00>;
				#clock-cells = <0x00>;
				phandle = <0x303>;
			};
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			mboxes = <0x02 0x00>;
			mbox-names = "qdss_clk";
			qcom,clk-stop-bimc-log;
			#clock-cells = <0x01>;
			phandle = <0x50>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,gcc-lito\0syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x53>;
			vdd_cx_ao-supply = <0x54>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x4f>;
		};

		qcom,camcc@ad00000 {
			compatible = "qcom,lito-camcc-v2\0syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_mx-supply = <0x55>;
			vdd_cx-supply = <0x53>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x4f 0x84>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5b>;
		};

		qcom,videocc@ab00000 {
			compatible = "qcom,lito-videocc\0syscon";
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x53>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x4f 0x7c>;
			nvmem-cells = <0x56>;
			nvmem-cell-names = "iris-bin";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x59>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,lito-dispcc\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			clock-names = "cfg_ahb_clk";
			clocks = <0x4f 0x0e>;
			vdd_cx-supply = <0x53>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5a>;
		};

		qcom,gpucc@3d90000 {
			compatible = "qcom,lito-gpucc\0syscon";
			reg = <0x3d90000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x53>;
			vdd_mx-supply = <0x55>;
			clocks = <0x57 0x00>;
			clock-names = "xo";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5c>;
		};

		qcom,npucc@9980000 {
			compatible = "qcom,lito-npucc-v2\0syscon";
			reg = <0x9980000 0x10000 0x9800000 0x10000 0x9810000 0x10000>;
			reg-names = "cc\0qdsp6ss\0qdsp6ss_pll";
			vdd_cx-supply = <0x53>;
			nvmem-cells = <0x58>;
			nvmem-cell-names = "npu-bin";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5d>;
		};

		syscon@182a0018 {
			compatible = "syscon";
			reg = <0x182a0000 0x04>;
			phandle = <0x5e>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			reg = <0x90b0000 0x1000>;
			phandle = <0x5f>;
		};

		qcom,cc-debug {
			compatible = "qcom,lito-debugcc";
			qcom,gcc = <0x4f>;
			qcom,videocc = <0x59>;
			qcom,dispcc = <0x5a>;
			qcom,camcc = <0x5b>;
			qcom,gpucc = <0x5c>;
			qcom,npucc = <0x5d>;
			qcom,cpucc = <0x5e>;
			qcom,mccc = <0x5f>;
			clock-names = "xo_clk_src";
			clocks = <0x57 0x00>;
			#clock-cells = <0x01>;
			phandle = <0x304>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw";
			reg = <0x18323000 0x1000 0x18325800 0x1000 0x18327800 0x1000>;
			reg-names = "freq-domain0\0freq-domain1\0freq-domain2";
			clocks = <0x57 0x00 0x4f 0x00>;
			clock-names = "xo\0alternate";
			qcom,no-accumulative-counter;
			#freq-domain-cells = <0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0x03>;

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					qcom,cpu = <0x10>;
					#cooling-cells = <0x02>;
					phandle = <0x29>;
				};

				cpu1-isolate {
					qcom,cpu = <0x11>;
					#cooling-cells = <0x02>;
					phandle = <0x2b>;
				};

				cpu2-isolate {
					qcom,cpu = <0x12>;
					#cooling-cells = <0x02>;
					phandle = <0x2d>;
				};

				cpu3-isolate {
					qcom,cpu = <0x13>;
					#cooling-cells = <0x02>;
					phandle = <0x2f>;
				};

				cpu4-isolate {
					qcom,cpu = <0x14>;
					#cooling-cells = <0x02>;
					phandle = <0x31>;
				};

				cpu5-isolate {
					qcom,cpu = <0x15>;
					#cooling-cells = <0x02>;
					phandle = <0x33>;
				};

				cpu6-isolate {
					qcom,cpu = <0x16>;
					#cooling-cells = <0x02>;
					phandle = <0x35>;
				};

				cpu7-isolate {
					qcom,cpu = <0x17>;
					#cooling-cells = <0x02>;
					phandle = <0x37>;
				};
			};

			qcom,limits-dcvs@18358800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x20 0x04>;
				qcom,affinity = <0x00>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
				qcom,no-cooling-device-register;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x05>;
			};

			qcom,limits-dcvs@18350800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x21 0x04>;
				qcom,affinity = <0x01>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
				qcom,no-cooling-device-register;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x0d>;
			};

			qcom,limits-dcvs@18327800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x21 0x04>;
				qcom,affinity = <0x01>;
				reg = <0x18350800 0x1000 0x18327800 0x1000>;
				qcom,no-cooling-device-register;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x0f>;
			};
		};

		qcom,cpufreq-hw-debug@18320000 {
			compatible = "qcom,cpufreq-hw-debug-trace";
			reg = <0x18320000 0x800>;
			reg-names = "domain-top";
			qcom,freq-hw-domain = <0x03 0x00 0x03 0x01 0x03 0x02>;
		};

		qcom,devfreq-l3 {
			compatible = "qcom,devfreq-fw";
			reg = <0x18321000 0x04 0x18321110 0x500 0x18321920 0x04 0x18321700 0x04>;
			reg-names = "en-base\0ftbl-base\0perf-base\0pstate-base";
			qcom,ftbl-row-size = <0x20>;
			qcom,support-panic-notifier;

			qcom,cpu0-cpu-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0x8b>;
			};

			qcom,cpu6-cpu-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0x8f>;
			};

			qcom,cpu7-cpu-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0x90>;
			};

			qcom,cdsp-cdsp-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0x6f>;
			};
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			interrupt-names = "periph_irq";
			interrupts-extended = <0x52 0x01 0x04>;
			qcom,ee = <0x00>;
			qcom,channel = <0x00>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			interrupt-controller;
			#interrupt-cells = <0x04>;
			cell-index = <0x00>;
			phandle = <0x305>;

			qcom,pmk8350@6 {
				compatible = "qcom,spmi-pmic";
				reg = <0x06 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x306>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc7";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x06 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					phandle = <0x307>;

					ref_gnd {
						reg = <0x600>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x601>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x603>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					xo_therm {
						reg = <0x644>;
						label = "xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm7";
					reg = <0x3400>;
					interrupts = <0x06 0x34 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					phandle = <0x308>;
				};

				rtc@6100 {
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					reg-names = "rtc\0alarm";
					interrupts = <0x06 0x62 0x01 0x01>;
					phandle = <0x309>;
				};

				pinctrl@b000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xb000 0x400>;
					interrupts = <0x06 0xb0 0x00 0x00 0x06 0xb1 0x00 0x00 0x06 0xb2 0x00 0x00 0x06 0xb3 0x00 0x00>;
					interrupt-names = "pmk8350_gpio1\0pmk8350_gpio2\0pmk8350_gpio3\0pmk8350_gpio4";
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x30a>;
				};
			};
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d90000 0x8000>;
			reg-names = "ufs_mem\0ufs_ice";
			interrupts = <0x00 0x109 0x04>;
			phys = <0x60>;
			phy-names = "ufsphy";
			lanes-per-direction = <0x02>;
			dev-ref-clk-freq = <0x00>;
			spm-level = <0x03>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0core_clk_ice_hw_ctl\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			clocks = <0x4f 0x67 0x4f 0x81 0x4f 0x66 0x4f 0x70 0x4f 0x69 0x4f 0x8a 0x57 0x00 0x4f 0x6f 0x4f 0x6d 0x4f 0x6e>;
			freq-table-hz = <0x2faf080 0xbebc200 0x00 0x00 0x00 0x00 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x16>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x00 0x00 0x01 0x2f5 0x00 0x00 0x7b 0x200 0x39a 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x734 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0xe68 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1cd0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x734 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0xe68 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1cd0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x39a0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1f334 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x3e667 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x3e667 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x7cccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x400000 0x00 0x01 0x2f5 0x32000 0x00 0x7b 0x200 0x247ae 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x48ccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x48ccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x9199a 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x400000 0x00 0x01 0x2f5 0x32000 0x64000 0x7b 0x200 0x74a000 0x00 0x01 0x2f5 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0MAX";
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cpu-group-latency-us = <0x43 0x43>;
			qcom,pm-qos-default-cpu = <0x00>;
			pinctrl-names = "dev-reset-assert\0dev-reset-deassert";
			pinctrl-0 = <0x61>;
			pinctrl-1 = <0x62>;
			resets = <0x4f 0x0c>;
			reset-names = "core_reset";
			non-removable;
			status = "disabled";
			phandle = <0x30b>;
		};

		sdhci@7c4000 {
			compatible = "qcom,sdhci-msm-v5\0qcom,sdhci-msm-cqe";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000 0x7c8000 0x8000>;
			reg-names = "hc_mem\0cqhci_mem\0cqhci_ice";
			interrupts = <0x00 0xca 0x04 0x00 0xcc 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			qcom,bus-width = <0x08>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,bus-speed-mode = "HS400_1p8v\0HS200_1p8v\0DDR_1p8v";
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x09>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x96 0x2759 0x00 0x00 0x87 0x200 0x00 0x00 0x01 0x339 0x00 0x00 0x96 0x2759 0x3e8 0x1db0 0x87 0x200 0x3e8 0x15f90 0x01 0x339 0x7d0 0x19c8 0x96 0x2759 0x61a8 0x128e0 0x87 0x200 0x61a8 0xdbba0 0x01 0x339 0x4e20 0x101d0 0x96 0x2759 0xc350 0x128e0 0x87 0x200 0xc350 0xdbba0 0x01 0x339 0x7530 0x101d0 0x96 0x2759 0xc350 0x128e0 0x87 0x200 0x13880 0xdbba0 0x01 0x339 0x9c40 0x101d0 0x96 0x2759 0xc350 0x128e0 0x87 0x200 0x186a0 0xdbba0 0x01 0x339 0xc350 0x101d0 0x96 0x2759 0xc350 0x128e0 0x96 0x200 0x249f0 0xdbba0 0x01 0x339 0x13880 0x128e0 0x96 0x2759 0x3fd3e 0x231860 0x87 0x200 0x3fd3e 0x47b760 0x01 0x339 0x493e0 0x493e0 0x96 0x2759 0x146cc2 0x3e8000 0x87 0x200 0x146cc2 0x3e8000 0x01 0x339 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cmdq-latency-us = <0x43 0x43 0x43 0x43>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x4f 0x59 0x4f 0x5a 0x4f 0x5c>;
			clock-names = "iface_clk\0core_clk\0ice_core_clk";
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,dll-hsr-list = <0xf642c 0x00 0x00 0x2c010800 0x80040868>;
			qcom,nonremovable;
			status = "disabled";
			phandle = <0x30c>;
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			qcom,bus-width = <0x04>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x51 0x2759 0x00 0x00 0x87 0x200 0x00 0x00 0x01 0x339 0x00 0x00 0x51 0x2759 0x3e8 0x1db0 0x87 0x200 0x3e8 0x15f90 0x01 0x339 0x7d0 0x19c8 0x51 0x2759 0x61a8 0x128e0 0x87 0x200 0x61a8 0xdbba0 0x01 0x339 0x4e20 0x101d0 0x51 0x2759 0xc350 0x128e0 0x87 0x200 0xc350 0xdbba0 0x01 0x339 0x7530 0x101d0 0x51 0x2759 0xc350 0x128e0 0x87 0x200 0x13880 0xdbba0 0x01 0x339 0x9c40 0x101d0 0x51 0x2759 0xc350 0x128e0 0x87 0x200 0x186a0 0xdbba0 0x01 0x339 0xc350 0x101d0 0x51 0x2759 0x3fd3e 0x231860 0x87 0x200 0x3fd3e 0x47b760 0x01 0x339 0x493e0 0x493e0 0x51 0x2759 0x146cc2 0x3e8000 0x87 0x200 0x146cc2 0x3e8000 0x01 0x339 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x4f 0x5e 0x4f 0x5f>;
			clock-names = "iface_clk\0core_clk";
			qcom,dll-hsr-list = <0x7642c 0x00 0x10 0x2c010800 0x80040868>;
			status = "disabled";
			phandle = <0x30d>;
		};

		rsc@18200000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x18200000 0x10000 0x18210000 0x10000 0x18220000 0x10000>;
			reg-names = "drv-0\0drv-1\0drv-2";
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			phandle = <0x30e>;

			system_pm {
				compatible = "qcom,system-pm";
			};

			qcom,rpmhclk {
				compatible = "qcom,litomagnus-rpmh-clk";
				#clock-cells = <0x01>;
				phandle = <0x57>;
			};

			msm_bus_apps_rsc {
				compatible = "qcom,msm-bus-rsc";
				qcom,msm-bus-id = <0x1f40>;
			};

			ufsphy_mem@1d87000 {
				reg = <0x1d87000 0xe00 0x1d90000 0x8000>;
				reg-names = "phy_mem\0ufs_ice";
				#phy-cells = <0x00>;
				lanes-per-direction = <0x02>;
				qcom,rpmh-resource-name = "qphy.lvl";
				clock-names = "ref_clk_src\0ref_clk\0ref_aux_clk";
				clocks = <0x57 0x00 0x4f 0x65 0x4f 0x6b>;
				phandle = <0x60>;
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";

				regulator-pm8150-s1-level {
					regulator-name = "pm8150_s1_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x53>;
				};

				regulator-pm8150-s1-level-ao {
					regulator-name = "pm8150_s1_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x54>;
				};
			};

			rpmh-regulator-smpa4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpa4";
				qcom,regulator-type = "pmic5-hfsmps";
				qcom,supported-modes = <0x01 0x03>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150-s4 {
					regulator-name = "pm8150_s4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1a>;
				};
			};

			rpmh-regulator-smpa5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpa5";

				regulator-pm8150-s5 {
					regulator-name = "pm8150_s5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x196400>;
					regulator-max-microvolt = <0x1f20c0>;
					qcom,init-voltage = <0x196400>;
					phandle = <0x30f>;
				};
			};

			rpmh-regulator-smpa6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpa6";

				regulator-pm8150-s6 {
					regulator-name = "pm8150_s6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x639c0>;
					regulator-max-microvolt = <0x113640>;
					qcom,init-voltage = <0x639c0>;
					phandle = <0x310>;
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm8150-s8 {
					regulator-name = "pm8150_s8_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x71>;
				};
			};

			rpmh-regulator-ldoa1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150-l1 {
					regulator-name = "pm8150_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x55f00>;
					regulator-max-microvolt = <0xe86c0>;
					qcom,init-voltage = <0x55f00>;
					qcom,init-mode = <0x02>;
					phandle = <0x99>;
				};
			};

			rpmh-regulator-ldoa2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8150-l2 {
					regulator-name = "pm8150_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x2932e0>;
					qcom,init-mode = <0x02>;
					phandle = <0xad>;
				};
			};

			rpmh-regulator-ldoa3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150-l3 {
					regulator-name = "pm8150_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-max-microvolt = <0xc92c0>;
					qcom,init-voltage = <0x4c2c0>;
					qcom,init-mode = <0x02>;
					phandle = <0x311>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm8150-l4-level {
					regulator-name = "pm8150_l4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x76>;
				};
			};

			rpmh-regulator-ldoa5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;
				proxy-supply = <0x63>;

				regulator-pm8150-l5 {
					regulator-name = "pm8150_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xafc80>;
					regulator-max-microvolt = <0x101d00>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x5cf8>;
					qcom,init-voltage = <0xafc80>;
					qcom,init-mode = <0x02>;
					phandle = <0x63>;
				};

				regulator-pm8150-l5-ao {
					regulator-name = "pm8150_l5_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0xafc80>;
					regulator-max-microvolt = <0x101d00>;
					qcom,init-voltage = <0xafc80>;
					qcom,init-mode = <0x02>;
					phandle = <0x312>;
				};

				regulator-pm8150-l5-so {
					regulator-name = "pm8150_l5_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0xafc80>;
					regulator-max-microvolt = <0x101d00>;
					qcom,init-voltage = <0xafc80>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
				};
			};

			rpmh-regulator-ldoa6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8150-l6 {
					regulator-name = "pm8150_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10b940>;
					regulator-max-microvolt = <0x130b00>;
					qcom,init-voltage = <0x10b940>;
					qcom,init-mode = <0x02>;
					phandle = <0x313>;
				};
			};

			rpmh-regulator-ldoa8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150-l8 {
					regulator-name = "pm8150_l8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xafc80>;
					regulator-max-microvolt = <0xc92c0>;
					qcom,init-voltage = <0xafc80>;
					qcom,init-mode = <0x02>;
					phandle = <0x314>;
				};
			};

			rpmh-regulator-ldoa9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;
				proxy-supply = <0x64>;

				regulator-pm8150-l9 {
					regulator-name = "pm8150_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x119400>;
					regulator-max-microvolt = <0x142440>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0xca58>;
					qcom,init-voltage = <0x119400>;
					qcom,init-mode = <0x02>;
					phandle = <0x64>;
				};
			};

			rpmh-regulator-ldoa10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8150-l10 {
					regulator-name = "pm8150_l10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x326a40>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x02>;
					phandle = <0x315>;
				};
			};

			rpmh-regulator-ldoa11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150-l11 {
					regulator-name = "pm8150_l11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xa9ec0>;
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-voltage = <0xa9ec0>;
					qcom,init-mode = <0x02>;
					phandle = <0x316>;
				};
			};

			rpmh-regulator-ldoa12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150-l12 {
					regulator-name = "pm8150_l12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a17b0>;
					regulator-max-microvolt = <0x1cd6d0>;
					qcom,init-voltage = <0x1a17b0>;
					qcom,init-mode = <0x02>;
					phandle = <0xac>;
				};

				regulator-pm8150-l12-ao {
					regulator-name = "pm8150_l12_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x1a17b0>;
					regulator-max-microvolt = <0x1cd6d0>;
					qcom,init-voltage = <0x1a17b0>;
					qcom,init-mode = <0x02>;
					phandle = <0x317>;
				};

				regulator-pm8150-l12-so {
					regulator-name = "pm8150_l12_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0x1a17b0>;
					regulator-max-microvolt = <0x1cd6d0>;
					qcom,init-voltage = <0x1a17b0>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
					phandle = <0x318>;
				};
			};

			rpmh-regulator-ldoa13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150-l13 {
					regulator-name = "pm8150_l13";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x326a40>;
					qcom,init-voltage = <0x2de600>;
					qcom,init-mode = <0x02>;
					phandle = <0x319>;
				};
			};

			rpmh-regulator-ldoa14 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa14";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8150-l14 {
					regulator-name = "pm8150_l14";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18a880>;
					regulator-max-microvolt = <0x1e4600>;
					qcom,init-voltage = <0x18a880>;
					qcom,init-mode = <0x02>;
					phandle = <0x1d>;
				};
			};

			rpmh-regulator-ldoa15 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa15";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150-l15 {
					regulator-name = "pm8150_l15";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x186a00>;
					regulator-max-microvolt = <0x1cfde0>;
					qcom,init-voltage = <0x186a00>;
					qcom,init-mode = <0x02>;
					phandle = <0x31a>;
				};
			};

			rpmh-regulator-ldoa16 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa16";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;
				proxy-supply = <0x65>;

				regulator-pm8150-l16 {
					regulator-name = "pm8150_l16";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x27ac40>;
					regulator-max-microvolt = <0x326a40>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0xd13a8>;
					qcom,init-voltage = <0x27ac40>;
					qcom,init-mode = <0x02>;
					phandle = <0x65>;
				};
			};

			rpmh-regulator-ldoa17 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa17";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150-l17 {
					regulator-name = "pm8150_l17";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x02>;
					phandle = <0x31b>;
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm8150-l18-level {
					regulator-name = "pm8150_l18_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x75>;
				};

				regulator-cdev {
					compatible = "qcom,rpmh-reg-cdev";
					mboxes = <0x02 0x00>;
					qcom,reg-resource-name = "cx";
					#cooling-cells = <0x02>;
					phandle = <0x21>;
				};
			};

			rpmh-regulator-smpc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc2";

				regulator-pm8150a-s2 {
					regulator-name = "pm8150a_s2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = "\0\f5";
					qcom,init-voltage = <0x927c0>;
					phandle = <0x31c>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm8150a-s3 {
					regulator-name = "pm8150a_s3_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x31d>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";

				regulator-pm8150a-s4-level {
					regulator-name = "pm8150a_s4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x55>;
				};

				regulator-pm8150a-s4-level-ao {
					regulator-name = "pm8150a_s4_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x31e>;
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8150a-s6-level {
					regulator-name = "pm8150a_s6_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xa2>;
				};
			};

			rpmh-regulator-smpc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc7";

				regulator-pm8150a-s7 {
					regulator-name = "pm8150a_s7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x113640>;
					regulator-max-microvolt = <0x113640>;
					qcom,init-voltage = <0x113640>;
					phandle = <0x31f>;
				};
			};

			rpmh-regulator-smpc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc8";

				regulator-pm8150a-s8 {
					regulator-name = "pm8150a_s8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xa9ec0>;
					regulator-max-microvolt = <0x159b40>;
					qcom,init-voltage = <0xa9ec0>;
					phandle = <0x186>;
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;
				proxy-supply = <0x66>;

				regulator-pm8150a-l1 {
					regulator-name = "pm8150a_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1cee40>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0xf230>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x02>;
					phandle = <0x66>;
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150a-l2 {
					regulator-name = "pm8150a_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1174c0>;
					regulator-max-microvolt = <0x144380>;
					qcom,init-voltage = <0x1174c0>;
					qcom,init-mode = <0x02>;
					phandle = <0x1b>;
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150a-l3 {
					regulator-name = "pm8150a_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x115580>;
					regulator-max-microvolt = <0x134980>;
					qcom,init-voltage = <0x115580>;
					qcom,init-mode = <0x02>;
					phandle = <0x320>;
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150a-l4 {
					regulator-name = "pm8150a_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a1f80>;
					regulator-max-microvolt = <0x326a40>;
					qcom,init-voltage = <0x1a1f80>;
					qcom,init-mode = <0x02>;
					phandle = <0x321>;
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150a-l5 {
					regulator-name = "pm8150a_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a1f80>;
					regulator-max-microvolt = <0x326a40>;
					qcom,init-voltage = <0x1a1f80>;
					qcom,init-mode = <0x02>;
					phandle = <0x322>;
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150a-l6 {
					regulator-name = "pm8150a_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2d2a80>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x02>;
					phandle = <0x323>;
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150a-l7 {
					regulator-name = "pm8150a_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x294280>;
					regulator-max-microvolt = <0x326a40>;
					qcom,init-voltage = <0x294280>;
					qcom,init-mode = <0x02>;
					phandle = <0x324>;
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150a-l8 {
					regulator-name = "pm8150a_l8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-max-microvolt = <0x1dc900>;
					qcom,init-voltage = <0x1a0040>;
					qcom,init-mode = <0x02>;
					phandle = <0x325>;
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8150a-l9 {
					regulator-name = "pm8150a_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x294280>;
					regulator-max-microvolt = <0x326a40>;
					qcom,init-voltage = <0x294280>;
					qcom,init-mode = <0x02>;
					phandle = <0x326>;
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150a-l10 {
					regulator-name = "pm8150a_l10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x328980>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x02>;
					phandle = <0x1c>;
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x01>;

				regulator-pm8150a-l11 {
					regulator-name = "pm8150a_l11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x328980>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x02>;
					phandle = <0x9a>;
				};
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobc1";
				qcom,regulator-type = "pmic5-bob";
				qcom,supported-modes = <0x00 0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0xf4240 0x1e8480>;
				qcom,send-defaults;

				regulator-pm8150a-bob {
					regulator-name = "pm8150a_bob";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x3c6cc0>;
					qcom,init-voltage = <0x2de600>;
					qcom,init-mode = <0x00>;
					phandle = <0x187>;
				};

				regulator-pm8150a-bob-ao {
					regulator-name = "pm8150a_bob_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x3c6cc0>;
					qcom,init-voltage = <0x2de600>;
					qcom,init-mode = <0x03>;
					phandle = <0x327>;
				};
			};
		};

		rsc@af20000 {
			label = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			interrupts = <0x00 0x81 0x04>;
			qcom,tcs-offset = <0x1c00>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x02 0x00 0x00 0x01 0x01 0x01 0x03 0x00>;
			phandle = <0x328>;

			msm_bus_disp_rsc {
				compatible = "qcom,msm-bus-rsc";
				qcom,msm-bus-id = <0x1f41>;
			};

			sde_rsc_rpmh {
				compatible = "qcom,sde-rsc-rpmh";
				cell-index = <0x00>;
			};
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x280000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
		};

		qcom,ipcc@408000 {
			compatible = "qcom,ipcc";
			reg = <0x408000 0x1000>;
			interrupts = <0x00 0xe5 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x03>;
			#mbox-cells = <0x02>;
			phandle = <0x6b>;
		};

		cache-controller@9200000 {
			compatible = "qcom,llcc-v2";
			reg = <0x9200000 0xd0000 0x9600000 0x50000>;
			reg-names = "llcc_base\0llcc_broadcast_base";
			cap-based-alloc-and-pwr-collapse;
			phandle = <0x329>;

			llcc_1_dcache {
				qcom,dump-size = <0x1141c0>;
				phandle = <0x32a>;
			};

			llcc_2_dcache {
				qcom,dump-size = <0x1141c0>;
				phandle = <0x32b>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x05 0x04>;
			phandle = <0x32c>;
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x32d>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x67>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x00>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x01>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x02>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x03>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x04>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x05>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x06>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x07>;
			};

			c0_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x130>;
			};

			c100_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x131>;
			};

			c200_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x132>;
			};

			c300_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x133>;
			};

			c400_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x134>;
			};

			c500_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x135>;
			};

			c600_scandump {
				qcom,dump-size = <0x25900>;
				qcom,dump-id = <0x136>;
			};

			c700_scandump {
				qcom,dump-size = <0x25900>;
				qcom,dump-id = <0x137>;
			};

			l1_i_cache0 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x60>;
			};

			l1_icache100 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x61>;
			};

			l1_icache200 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x62>;
			};

			l1_icache300 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x63>;
			};

			l1_icache400 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x64>;
			};

			l1_icache500 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x65>;
			};

			l1_icache600 {
				qcom,dump-size = <0x21000>;
				qcom,dump-id = <0x66>;
			};

			l1_icache700 {
				qcom,dump-size = <0x21000>;
				qcom,dump-id = <0x67>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x83>;
			};

			l1_dcache400 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x84>;
			};

			l1_dcache500 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x85>;
			};

			l1_dcache600 {
				qcom,dump-size = <0x12000>;
				qcom,dump-id = <0x86>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x12000>;
				qcom,dump-id = <0x87>;
			};

			l1_itlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x26>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x27>;
			};

			l1_dtlb600 {
				qcom,dump-size = <0x480>;
				qcom,dump-id = <0x46>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0x480>;
				qcom,dump-id = <0x47>;
			};

			l2_cache600 {
				qcom,dump-size = <0x48000>;
				qcom,dump-id = <0xc6>;
			};

			l2_cache700 {
				qcom,dump-size = <0x48000>;
				qcom,dump-id = <0xc7>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb100 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb200 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb300 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x123>;
			};

			l2_tlb400 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x124>;
			};

			l2_tlb500 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x125>;
			};

			l2_tlb600 {
				qcom,dump-size = <0x7800>;
				qcom,dump-id = <0x126>;
			};

			l2_tlb700 {
				qcom,dump-size = <0x7800>;
				qcom,dump-id = <0x127>;
			};

			llcc1_d_cache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x140>;
			};

			llcc2_d_cache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x141>;
			};

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x80000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			ipa {
				qcom,dump-size = <0x11000>;
				qcom,dump-id = <0x150>;
			};

			etf_slpi {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf3>;
			};

			etfslpi_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x103>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			clk_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x163>;
			};

			osm_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x163>;
			};

			pcu_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x164>;
			};

			fsm_data {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x165>;
			};
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x18060058 0x18070058>;
			qcom,config-arr = <0x18060060 0x18070060>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x01 0x06 0x04 0x00 0x23 0x04>;
			interrupt-names = "l1-l2-faultirq\0l3-scu-faultirq";
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x68>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x68 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0x6a>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x69>;
			hwlocks = <0x6a 0x03>;
			phandle = <0x32e>;
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;

			modem {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x6b 0x02 0x00>;
				mbox-names = "modem_smem";
				interrupt-parent = <0x6b>;
				interrupts = <0x02 0x00 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0x6e>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x6c 0x6d>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};
			};

			adsp {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x6b 0x03 0x00>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0x6b>;
				interrupts = <0x03 0x00 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x6c>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x6e 0x6d>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0x6b 0x06 0x00>;
				mbox-names = "dsps_smem";
				interrupt-parent = <0x6b>;
				interrupts = <0x06 0x00 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x6d>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x6f>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x02>;
						#cooling-cells = <0x02>;
						phandle = <0x3b>;
					};

					qcom,msm_hvx_rm {
						compatible = "qcom,msm-hvx-rm";
						#cooling-cells = <0x02>;
						phandle = <0x32f>;
					};
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x6e 0x6c 0x70>;
				};
			};

			npu {
				qcom,remote-pid = <0x0a>;
				transport = "smem";
				mboxes = <0x3e 0x07 0x00>;
				mbox-names = "npu_smem";
				interrupt-parent = <0x6b>;
				interrupts = <0x07 0x00 0x01>;
				label = "npu";
				qcom,glink-label = "npu";
				phandle = <0x70>;

				qcom,npu_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,npu_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x6e 0x6c 0x6d>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x1000>;
			reg-names = "msgram";
			mboxes = <0x6b 0x00 0x00>;
			mbox-names = "aop_qmp";
			interrupt-parent = <0x6b>;
			interrupts = <0x00 0x00 0x01>;
			label = "aop";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x02>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x57 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x53>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mss-supply = <0x71>;
			qcom,vdd_mss-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mss";
			qcom,firmware-name = "modem";
			memory-region = <0x72>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x00>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x04>;
			qcom,smem-id = <0x1a5>;
			qcom,minidump-id = <0x03>;
			qcom,aux-minidump-ids = <0x04>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,msm-bus,name = "pil-modem";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x81 0x200 0x00 0x00 0x81 0x200 0x00 0x7cb000>;
			interrupts-extended = <0x01 0x00 0x10a 0x01 0x73 0x00 0x00 0x73 0x01 0x00 0x73 0x02 0x00 0x73 0x03 0x00 0x73 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,err-ready\0qcom,proxy-unvote\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0x74 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "mss-pil";
			phandle = <0x330>;
		};

		qcom,lpass@3000000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x3000000 0x100>;
			vdd_lpi_cx-supply = <0x75>;
			qcom,vdd_lpi_cx-uV-uA = <0x180 0x00>;
			vdd_lpi_mx-supply = <0x76>;
			qcom,vdd_lpi_mx-uV-uA = <0x180 0x00>;
			qcom,proxy-reg-names = "vdd_lpi_cx\0vdd_lpi_mx";
			clocks = <0x57 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,minidump-id = <0x05>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x77>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interrupts-extended = <0x52 0x10 0x04 0x78 0x00 0x00 0x78 0x01 0x00 0x78 0x02 0x00 0x78 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,err-ready\0qcom,proxy-unvote\0qcom,stop-ack";
			qcom,smem-states = <0x79 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "adsp-pil";
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x53>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			clocks = <0x57 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,minidump-id = <0x07>;
			qcom,sysmon-id = <0x07>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0x7a>;
			qcom,complete-ramdump;
			qcom,signal-aop;
			qcom,minidump-as-elf32;
			qcom,msm-bus,name = "pil-cdsp";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x9a 0x335 0x00 0x00 0x9a 0x335 0x00 0x01>;
			interrupts-extended = <0x01 0x00 0x242 0x04 0x7b 0x00 0x00 0x7b 0x02 0x00 0x7b 0x01 0x00 0x7b 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,smem-states = <0x7c 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "cdsp-pil";
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x7d 0x00>;
			interrupt-parent = <0x7e>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			status = "ok";
			memory-region = <0x7f>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			status = "ok";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0xeb>;
			qcom,qos-cores = <0x00 0x01 0x02 0x03 0x04 0x05>;
			phandle = <0x331>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x18 0x1801 0x440 0x18 0x1821 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x18 0x1802 0x440 0x18 0x1822 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x18 0x1803 0x440 0x18 0x1823 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x18 0x1804 0x440 0x18 0x1824 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x18 0x1805 0x440 0x18 0x1825 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x18 0x1806 0x460>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x18 0x1807 0x440 0x18 0x1827 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x18 0x1808 0x440 0x18 0x1828 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x18 0x1809 0x460>;
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-vmid = <0x0a>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x18 0x1403 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x18 0x1404 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x18 0x1405 0x00>;
				shared-cb = <0x05>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};
		};

		qcom,venus@aae0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0x80>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0x59 0x09 0x59 0x06>;
			clock-names = "xo\0core";
			qcom,proxy-clock-names = "xo\0core";
			qcom,core-freq = <0xe4e1c00>;
			qcom,ahb-freq = <0xe4e1c00>;
			qcom,pas-id = <0x09>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x81>;
		};

		qcom,gpi-dma@800000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04>;
			qcom,max-num-gpii = <0x0a>;
			qcom,gpii-mask = <0x1f>;
			qcom,ev-factor = <0x02>;
			qcom,gpi-ee-offset = <0x10000>;
			iommus = <0x18 0x4f6 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			phandle = <0x15f>;
		};

		qcom,gpi-dma@900000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x11b 0x04 0x00 0x11c 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04>;
			qcom,max-num-gpii = <0x0a>;
			qcom,gpii-mask = <0x3f>;
			qcom,ev-factor = <0x02>;
			qcom,gpi-ee-offset = <0x10000>;
			iommus = <0x18 0x36 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			phandle = <0x179>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x52>;
			interrupts = <0x0b 0x04>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base\0eud_mode_mgr2";
			qcom,secure-eud-en;
			qcom,eud-clock-vote-req;
			clocks = <0x4f 0x0e>;
			clock-names = "eud_ahb2phy_clk";
			status = "ok";
			phandle = <0x332>;
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,llcc-pmu-ver1";
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x333>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x82>;

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};

			opp-1066 {
				opp-hz = <0x00 0x3f89>;
			};
		};

		suspendable-llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x86>;

			opp-0 {
				opp-hz = <0x00 0x00>;
			};

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};

			opp-1066 {
				opp-hz = <0x00 0x3f89>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x82>;
			phandle = <0x83>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6300 0x300 0x90b6200 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x83>;
			qcom,count-unit = <0x10000>;
			phandle = <0x334>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x84>;

			opp-200 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x00 0x1f2c>;
			};
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x84>;
			phandle = <0x85>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x107 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x85>;
			qcom,count-unit = <0x10000>;
			phandle = <0x335>;
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x88>;

			opp-0 {
				opp-hz = <0x00 0x00>;
			};

			opp-200 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x00 0x1f2c>;
			};
		};

		qcom,npu-npu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x302>;
			operating-points-v2 = <0x86>;
			phandle = <0x87>;
		};

		qcom,npu-npu-llcc-bwmon@9960300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x60400 0x300 0x60300 0x200>;
			reg-names = "base\0global_base";
			clocks = <0x4f 0x28 0x4f 0x27 0x4f 0x26>;
			clock-names = "npu_bwmon_ahb\0npu_bwmon_axi\0npu_bwmon2_axi";
			qcom,bwmon_clks = "npu_bwmon_ahb\0npu_bwmon_axi\0npu_bwmon2_axi";
			qcom,msm_bus = <0x9a 0x200>;
			qcom,msm_bus_name = "npu_bwmon_cdsp";
			interrupts = <0x00 0x79 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x87>;
			qcom,count-unit = <0x10000>;
			phandle = <0x336>;
		};

		qcom,npu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x302 0x200>;
			operating-points-v2 = <0x88>;
			phandle = <0x89>;
		};

		qcom,npu-llcc-ddr-bwmon@90CE000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90ce000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x107 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x89>;
			qcom,count-unit = <0x10000>;
			phandle = <0x337>;
		};

		qcom,npudsp-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x200>;
			operating-points-v2 = <0x88>;
			phandle = <0x8a>;
		};

		qcom,npudsp-npu-ddr-bwmon@70200 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x70300 0x300 0x70200 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0xcd 0x04>;
			clocks = <0x4f 0x28 0x4f 0x27 0x4f 0x26>;
			clock-names = "npu_bwmon_ahb\0npu_bwmon_axi\0npu_bwmon2_axi";
			qcom,bwmon_clks = "npu_bwmon_ahb\0npu_bwmon_axi\0npu_bwmon2_axi";
			qcom,msm_bus = <0x9a 0x200>;
			qcom,msm_bus_name = "npu_bwmon_cdsp";
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x8a>;
			qcom,count-unit = <0x10000>;
			phandle = <0x338>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x82>;
			phandle = <0x8c>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x84>;
			phandle = <0x8d>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x84>;
			phandle = <0x8e>;
		};

		qcom,cpu0-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15>;
			phandle = <0x339>;

			qcom,cpu0-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x8b>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x96000 0x11e1a300 0xd2f00 0x21301800 0x106800 0x2eebb800 0x14cd00 0x38137800 0x1b8a00 0x5a688800>;
				phandle = <0x33a>;
			};

			qcom,cpu0-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x8c>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x106800 0x11e1 0x14cd00 0x1bc6 0x1b8a00 0x23c3>;
				phandle = <0x33b>;
			};

			qcom,cpu0-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x8d>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x96000 0x478 0xd2f00 0x6b8 0x106800 0x826 0x14cd00 0xb71 0x1b8a00 0xf27>;
				phandle = <0x33c>;
			};

			qcom,cpu0-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x8e>;
				qcom,core-dev-table = <0x96000 0x478 0x106800 0x6b8 0x14cd00 0x826 0x1b8a00 0xb71>;
				phandle = <0x33d>;
			};
		};

		qcom,cpu6-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x82>;
			phandle = <0x91>;
		};

		qcom,cpu6-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x84>;
			phandle = <0x92>;
		};

		qcom,cpu6-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x84>;
			phandle = <0x93>;
		};

		qcom,cpu7-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x84>;
			phandle = <0x94>;
		};

		qcom,cpu4-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			qcom,cpulist = <0x16 0x17>;
			phandle = <0x33e>;

			qcom,cpu6-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x16>;
				qcom,target-dev = <0x8f>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xe5b00 0x21301800 0x119400 0x2eebb800 0x1a5e00 0x48190800 0x1d0100 0x5265c000 0x23be00 0x5a688800>;
				phandle = <0x33f>;
			};

			qcom,cpu7-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0x90>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x10b300 0x21301800 0x156300 0x2eebb800 0x1e7800 0x48190800 0x216600 0x4ef6d800 0x294f00 0x5a688800>;
				phandle = <0x340>;
			};

			qcom,cpu6-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x16 0x17>;
				qcom,target-dev = <0x91>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x9f600 0x11e1 0xe5b00 0x1bc6 0x119400 0x23c3 0x1a5e00 0x300a 0x23be00 0x379c 0x2dc6c0 0x3f89>;
				phandle = <0x341>;
			};

			qcom,cpu6-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x16 0x17>;
				qcom,target-dev = <0x92>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x9f600 0x6b8 0xe5b00 0x826 0x119400 0xf27 0x1a5e00 0x172b 0x23be00 0x1ae1 0x2dc6c0 0x1f2c>;
				phandle = <0x342>;
			};

			qcom,cpu6-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x16>;
				qcom,target-dev = <0x93>;
				qcom,core-dev-table = <0x9f600 0x478 0x119400 0x826 0x168f00 0xb71 0x1a5e00 0xf27 0x23be00 0x1ae1 0x2dc6c0 0x1f2c>;
				phandle = <0x343>;
			};

			qcom,cpu7-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0x94>;
				qcom,core-dev-table = <0xc4e00 0x478 0x156300 0x826 0x1af400 0xb71 0x1e7800 0xf27 0x294f00 0x1ae1 0x2dc6c0 0x1f2c>;
				phandle = <0x344>;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0x95>;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			reg = <0x1e00000 0x84000 0x1e04000 0x23000>;
			reg-names = "ipa-base\0gsi-base";
			interrupts = <0x00 0x137 0x04 0x00 0x1b0 0x04>;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,ipa-hw-ver = <0x12>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,platform-type = <0x01>;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,use-ipa-pm;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,bandwidth-vote-for-ipa;
			qcom,ipa-endp-delay-wa;
			qcom,use-64-bit-dma-mask;
			qcom,msm-bus,name = "ipa";
			qcom,wan-use-skb-page;
			qcom,msm-bus,num-cases = <0x05>;
			qcom,msm-bus,num-paths = <0x05>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x302 0x00 0x00 0x81 0x200 0x00 0x00 0x5a 0x249 0x00 0x00 0x01 0x2a4 0x00 0x00 0x8f 0x309 0x00 0x00 0x5a 0x302 0x249f0 0x7a120 0x81 0x200 0x249f0 0xaae60 0x5a 0x249 0x124f8 0xaae60 0x01 0x2a4 0x00 0x12c00 0x8f 0x309 0x00 0x64 0x5a 0x302 0x98968 0x124f80 0x81 0x200 0x98968 0x10c8e0 0x5a 0x249 0x4c4b4 0x16e360 0x01 0x2a4 0x00 0x249f0 0x8f 0x309 0x00 0x96 0x5a 0x302 0x1312d0 0x249f00 0x81 0x200 0x1312d0 0x1b7740 0x5a 0x249 0x98968 0x2f4d60 0x01 0x2a4 0x00 0x61a80 0x8f 0x309 0x00 0x1c2 0x5a 0x302 0x1e8480 0x3567e0 0x81 0x200 0x1e8480 0x1e8480 0x5a 0x249 0xf4240 0x3e8fa0 0x01 0x2a4 0x00 0x61a80 0x8f 0x309 0x00 0x226>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			phandle = <0x345>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0x96 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0x97 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x18 0x520 0x00>;
			qcom,iommu-dma-addr-pool = <0x20000000 0x40000000>;
			qcom,additional-mapping = <0x146a9000 0x146a9000 0x2000>;
			qcom,iommu-dma = "fastmap";
			qcom,ipa-q6-smem-size = <0x6800>;
			phandle = <0x346>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x18 0x521 0x00>;
			qcom,additional-mapping = <0x1ea0000 0x1ea0000 0x80000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x347>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x18 0x522 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x20000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x348>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xb0000000 0x10000>;
			reg-names = "membase\0smmu_iova_ipa";
			iommus = <0x18 0xc0 0x01>;
			interrupts = <0x00 0x84 0x04 0x00 0x51 0x04 0x00 0x19f 0x04 0x00 0x1a0 0x04 0x00 0x1a1 0x04 0x00 0x56 0x04 0x00 0x5e 0x04 0x00 0x60 0x04 0x00 0x52 0x04 0x00 0x77 0x04 0x00 0x78 0x04 0x00 0x57 0x04>;
			qcom,wlan-msa-fixed-region = <0x98>;
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable\0HUPCF\0non-fatal";
			vdd-cx-mx-supply = <0x99>;
			vdd-1.8-xo-supply = <0x1d>;
			vdd-1.3-rfa-supply = <0x1b>;
			vdd-3.3-ch1-supply = <0x9a>;
			vdd-3.3-ch0-supply = <0x1c>;
			qcom,vdd-cx-mx-config = <0x00 0x00>;
			qcom,vdd-3.3-ch1-config = <0x2dc6c0 0x328980>;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			phandle = <0x349>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x9b 0x00 0x00 0x9b 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
			};
		};

		qcom,npu@9800000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x9800000 0x800000>;
			status = "ok";
			qcom,pas-id = <0x17>;
			qcom,firmware-name = "npu";
			memory-region = <0x9c>;
			qcom,smem-states = <0x9d 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
		};

		qfprom@780000 {
			compatible = "qcom,qfprom";
			reg = <0x780000 0x7000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x34a>;

			gpu_speed_bin@1ea {
				reg = <0x1ea 0x02>;
				bits = <0x05 0x08>;
				phandle = <0x14f>;
			};

			gpu_gaming_bin@212 {
				reg = <0x212 0x01>;
				bits = <0x00 0x01>;
				phandle = <0x150>;
			};

			gpu_lm_efuse@45c8 {
				reg = <0x45c8 0x04>;
				phandle = <0x151>;
			};

			adsp_variant@210 {
				reg = <0x213 0x01>;
				bits = <0x01 0x02>;
				phandle = <0x34b>;
			};

			iris@6008 {
				reg = <0x6008 0x04>;
				phandle = <0x56>;
			};

			npu@6010 {
				reg = <0x6010 0x04>;
				phandle = <0x58>;
			};

			feat_conf10@602c {
				reg = <0x602c 0x04>;
				phandle = <0x34c>;
			};

			stm@20f0 {
				reg = <0x20f0 0x04>;
				phandle = <0x1b3>;
			};
		};

		qcom,demux {
			compatible = "qcom,demux";
		};

		pinctrl@f000000 {
			compatible = "qcom,lito-pinctrl";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			wakeup-parent = <0x52>;
			irqdomain-map = <0x00 0x00 0x52 0x3a 0x00 0x03 0x00 0x52 0x2c 0x00 0x04 0x00 0x52 0x50 0x00 0x05 0x00 0x52 0x59 0x00 0x06 0x00 0x52 0x34 0x00 0x09 0x00 0x52 0x68 0x00 0x0a 0x00 0x52 0x36 0x00 0x0b 0x00 0x52 0x3e 0x00 0x16 0x00 0x52 0x40 0x00 0x18 0x00 0x52 0x52 0x00 0x1a 0x00 0x52 0x38 0x00 0x1e 0x00 0x52 0x54 0x00 0x1f 0x00 0x52 0x2b 0x00 0x20 0x00 0x52 0x4f 0x00 0x21 0x00 0x52 0x42 0x00 0x22 0x00 0x52 0x35 0x00 0x24 0x00 0x52 0x5c 0x00 0x25 0x00 0x52 0x3f 0x00 0x26 0x00 0x52 0x49 0x00 0x27 0x00 0x52 0x4c 0x00 0x29 0x00 0x52 0x51 0x00 0x2a 0x00 0x52 0x5e 0x00 0x2b 0x00 0x52 0x37 0x00 0x2d 0x00 0x52 0x53 0x00 0x2e 0x00 0x52 0x39 0x00 0x2f 0x00 0x52 0x56 0x00 0x30 0x00 0x52 0x79 0x00 0x31 0x00 0x52 0x57 0x00 0x32 0x00 0x52 0x5a 0x00 0x34 0x00 0x52 0x48 0x00 0x35 0x00 0x52 0x60 0x00 0x37 0x00 0x52 0x5b 0x00 0x38 0x00 0x52 0x87 0x00 0x39 0x00 0x52 0x89 0x00 0x3a 0x00 0x52 0x5d 0x00 0x3b 0x00 0x52 0x88 0x00 0x3e 0x00 0x52 0x61 0x00 0x40 0x00 0x52 0x41 0x00 0x41 0x00 0x52 0x4b 0x00 0x42 0x00 0x52 0x62 0x00 0x43 0x00 0x52 0x63 0x00 0x44 0x00 0x52 0x64 0x00 0x45 0x00 0x52 0x2e 0x00 0x46 0x00 0x52 0x55 0x00 0x48 0x00 0x52 0x32 0x00 0x49 0x00 0x52 0x2d 0x00 0x4a 0x00 0x52 0x65 0x00 0x4e 0x00 0x52 0x2a 0x00 0x52 0x00 0x52 0x58 0x00 0x53 0x00 0x52 0x33 0x00 0x54 0x00 0x52 0x66 0x00 0x55 0x00 0x52 0x71 0x00 0x56 0x00 0x52 0x5f 0x00 0x57 0x00 0x52 0x67 0x00 0x58 0x00 0x52 0x72 0x00 0x5a 0x00 0x52 0x69 0x00 0x61 0x00 0x52 0x46 0x00 0x62 0x00 0x52 0x6a 0x00 0x64 0x00 0x52 0x3b 0x00 0x67 0x00 0x52 0x3c 0x00 0x69 0x00 0x52 0x47 0x00 0x6b 0x00 0x52 0x4e 0x00 0x6c 0x00 0x52 0x3d 0x00 0x6d 0x00 0x52 0x86 0x00 0x6e 0x00 0x52 0x30 0x00 0x6f 0x00 0x52 0x43 0x00 0x70 0x00 0x52 0x44 0x00 0x71 0x00 0x52 0x4d 0x00 0x72 0x00 0x52 0x45 0x00 0x73 0x00 0x52 0x85 0x00 0x74 0x00 0x52 0x6d 0x00 0x75 0x00 0x52 0x78 0x00 0x77 0x00 0x52 0x6e 0x00 0x79 0x00 0x52 0x77 0x00 0x7a 0x00 0x52 0x70 0x00 0x7c 0x00 0x52 0x6b 0x00 0x7e 0x00 0x52 0x6f 0x00 0x7f 0x00 0x52 0x74 0x00 0x80 0x00 0x52 0x84 0x00 0x85 0x00 0x52 0x83 0x00 0x87 0x00 0x52 0x82 0x00 0x8a 0x00 0x52 0x81 0x00 0x8b 0x00 0x52 0x80 0x00 0x8c 0x00 0x52 0x7f 0x00 0x8d 0x00 0x52 0x7e 0x00 0x8e 0x00 0x52 0x7d 0x00 0x90 0x00 0x52 0x7a 0x00>;
			irqdomain-map-mask = <0xff 0x00>;
			irqdomain-map-pass-thru = <0x00 0xff>;
			phandle = <0x19>;

			trigout_a {
				phandle = <0x258>;

				mux {
					pins = "gpio63";
					function = "qdss_cti";
				};

				config {
					pins = "gpio63";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			qupv3_se2_2uart_pins {
				phandle = <0x34d>;

				qupv3_se2_2uart_active {
					phandle = <0x157>;

					mux {
						pins = "gpio36\0gpio37";
						function = "qup02";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_2uart_sleep {
					phandle = <0x158>;

					mux {
						pins = "gpio36\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se5_4uart_pins {
				phandle = <0x34e>;

				qupv3_se5_ctsrx {
					phandle = <0x15a>;

					mux {
						pins = "gpio38\0gpio41";
						function = "qup05";
					};

					config {
						pins = "gpio38\0gpio41";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_rts {
					phandle = <0x15b>;

					mux {
						pins = "gpio39";
						function = "qup05";
					};

					config {
						pins = "gpio39";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se5_tx {
					phandle = <0x15c>;

					mux {
						pins = "gpio40";
						function = "qup05";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_2uart_pins {
				phandle = <0x34f>;

				qupv3_se8_2uart_active {
					phandle = <0x174>;

					mux {
						pins = "gpio51\0gpio52";
						function = "qup12";
					};

					config {
						pins = "gpio51\0gpio52";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_2uart_sleep {
					phandle = <0x175>;

					mux {
						pins = "gpio51\0gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio51\0gpio52";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se0_i3c_pins {
				phandle = <0x350>;

				qupv3_se0_i3c_active {
					phandle = <0x15d>;

					mux {
						pins = "gpio42\0gpio43";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio42\0gpio43";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se0_i3c_sleep {
					phandle = <0x15e>;

					mux {
						pins = "gpio42\0gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio42\0gpio43";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i3c_pins {
				phandle = <0x351>;

				qupv3_se6_i3c_active {
					phandle = <0x177>;

					mux {
						pins = "gpio59\0gpio60";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio59\0gpio60";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se6_i3c_sleep {
					phandle = <0x178>;

					mux {
						pins = "gpio59\0gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio59\0gpio60";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			ufs_dev_reset_assert {
				phandle = <0x61>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x62>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-high;
				};
			};

			sdc1_clk_on {
				phandle = <0x352>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0x353>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc1_cmd_on {
				phandle = <0x354>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc1_cmd_off {
				phandle = <0x355>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc1_data_on {
				phandle = <0x356>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc1_data_off {
				phandle = <0x357>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc1_rclk_on {
				phandle = <0x358>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0x359>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {
				phandle = <0x35a>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x35b>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x35c>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x35d>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_data_on {
				phandle = <0x35e>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_data_off {
				phandle = <0x35f>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cd_on {
				phandle = <0x360>;

				mux {
					pins = "gpio69";
					function = "gpio";
				};

				config {
					pins = "gpio69";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			cd_off {
				phandle = <0x361>;

				mux {
					pins = "gpio69";
					function = "gpio";
				};

				config {
					pins = "gpio69";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x362>;

					mux {
						pins = "gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio58";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x363>;

					mux {
						pins = "gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio58";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x364>;

					mux {
						pins = "gpio65";
						function = "gpio";
					};

					config {
						pins = "gpio65";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x365>;

					mux {
						pins = "gpio65";
						function = "gpio";
					};

					config {
						pins = "gpio65";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd938x_reset_active {
				phandle = <0x366>;

				mux {
					pins = "gpio57";
					function = "gpio";
				};

				config {
					pins = "gpio57";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x367>;

				mux {
					pins = "gpio57";
					function = "gpio";
				};

				config {
					pins = "gpio57";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			cci0_active {
				phandle = <0x25d>;

				mux {
					pins = "gpio17\0gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17\0gpio18";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci0_suspend {
				phandle = <0x25f>;

				mux {
					pins = "gpio17\0gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17\0gpio18";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci1_active {
				phandle = <0x25e>;

				mux {
					pins = "gpio19\0gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19\0gpio20";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci1_suspend {
				phandle = <0x260>;

				mux {
					pins = "gpio19\0gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19\0gpio20";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci2_active {
				phandle = <0x261>;

				mux {
					pins = "gpio27\0gpio28";
					function = "cci_i2c";
				};

				config {
					pins = "gpio27\0gpio28";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci2_suspend {
				phandle = <0x262>;

				mux {
					pins = "gpio27\0gpio28";
					function = "cci_i2c";
				};

				config {
					pins = "gpio27\0gpio28";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x368>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x369>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x36a>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x36b>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x36c>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x36d>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x36e>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x36f>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x370>;

				mux {
					pins = "gpio25";
					function = "cam_mclk";
				};

				config {
					pins = "gpio25";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x371>;

				mux {
					pins = "gpio25";
					function = "cam_mclk";
				};

				config {
					pins = "gpio25";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_active_rear {
				phandle = <0x372>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rear {
				phandle = <0x373>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rear_aux {
				phandle = <0x374>;

				mux {
					pins = "gpio29\0gpio71";
					function = "gpio";
				};

				config {
					pins = "gpio29\0gpio71";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rear_aux {
				phandle = <0x375>;

				mux {
					pins = "gpio29\0gpio71";
					function = "gpio";
				};

				config {
					pins = "gpio29\0gpio71";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_triple_rear_aux {
				phandle = <0x376>;

				mux {
					pins = "gpio29\0gpio70";
					function = "gpio";
				};

				config {
					pins = "gpio29\0gpio70";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_triple_rear_aux {
				phandle = <0x377>;

				mux {
					pins = "gpio29\0gpio70";
					function = "gpio";
				};

				config {
					pins = "gpio29\0gpio70";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rear_aux2 {
				phandle = <0x378>;

				mux {
					pins = "gpio21\0gpio51";
					function = "gpio";
				};

				config {
					pins = "gpio21\0gpio51";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rear_aux2 {
				phandle = <0x379>;

				mux {
					pins = "gpio21\0gpio51";
					function = "gpio";
				};

				config {
					pins = "gpio21\0gpio51";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_3 {
				phandle = <0x37a>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_3 {
				phandle = <0x37b>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_front {
				phandle = <0x37c>;

				mux {
					pins = "gpio32";
					function = "gpio";
				};

				config {
					pins = "gpio32";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_front {
				phandle = <0x37d>;

				mux {
					pins = "gpio32";
					function = "gpio";
				};

				config {
					pins = "gpio32";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x37e>;

				qupv3_se0_i2c_active {
					phandle = <0x160>;

					mux {
						pins = "gpio42\0gpio43";
						function = "qup00";
					};

					config {
						pins = "gpio42\0gpio43";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x161>;

					mux {
						pins = "gpio42\0gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio42\0gpio43";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x37f>;

					mux {
						pins = "gpio34";
						function = "gpio";
					};

					config {
						pins = "gpio34";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x380>;

					mux {
						pins = "gpio34";
						function = "gpio";
					};

					config {
						pins = "gpio34";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x381>;

					mux {
						pins = "gpio12\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio35";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x382>;

					mux {
						pins = "gpio12\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio35";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x383>;

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x384>;

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x385>;

				qupv3_se1_i2c_active {
					phandle = <0x162>;

					mux {
						pins = "gpio0\0gpio1";
						function = "qup01";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x163>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x386>;

				qupv3_se2_i2c_active {
					phandle = <0x164>;

					mux {
						pins = "gpio34\0gpio35";
						function = "qup02";
					};

					config {
						pins = "gpio34\0gpio35";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x165>;

					mux {
						pins = "gpio34\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio34\0gpio35";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x387>;

				qupv3_se4_i2c_active {
					phandle = <0x166>;

					mux {
						pins = "gpio31\0gpio32";
						function = "qup04";
					};

					config {
						pins = "gpio31\0gpio32";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x167>;

					mux {
						pins = "gpio31\0gpio32";
						function = "gpio";
					};

					config {
						pins = "gpio31\0gpio32";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x388>;

				qupv3_se5_i2c_active {
					phandle = <0x168>;

					mux {
						pins = "gpio38\0gpio39";
						function = "qup05";
					};

					config {
						pins = "gpio38\0gpio39";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x169>;

					mux {
						pins = "gpio38\0gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio38\0gpio39";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x389>;

				qupv3_se6_i2c_active {
					phandle = <0x17a>;

					mux {
						pins = "gpio59\0gpio60";
						function = "qup10";
					};

					config {
						pins = "gpio59\0gpio60";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x17b>;

					mux {
						pins = "gpio59\0gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio59\0gpio60";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x38a>;

				qupv3_se7_i2c_active {
					phandle = <0x17c>;

					mux {
						pins = "gpio6\0gpio7";
						function = "qup11";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x17d>;

					mux {
						pins = "gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x38b>;

				qupv3_se8_i2c_active {
					phandle = <0x17e>;

					mux {
						pins = "gpio49\0gpio50";
						function = "qup12";
					};

					config {
						pins = "gpio49\0gpio50";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x17f>;

					mux {
						pins = "gpio49\0gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio49\0gpio50";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x38c>;

				qupv3_se9_i2c_active {
					phandle = <0x180>;

					mux {
						pins = "gpio46\0gpio47";
						function = "qup13";
					};

					config {
						pins = "gpio46\0gpio47";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x181>;

					mux {
						pins = "gpio46\0gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio46\0gpio47";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x38d>;

				qupv3_se10_i2c_active {
					phandle = <0x188>;

					mux {
						pins = "gpio53\0gpio54";
						function = "qup14";
					};

					config {
						pins = "gpio53\0gpio54";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x189>;

					mux {
						pins = "gpio53\0gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio53\0gpio54";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x38e>;

				qupv3_se11_i2c_active {
					phandle = <0x18a>;

					mux {
						pins = "gpio108\0gpio109";
						function = "qup15";
					};

					config {
						pins = "gpio108\0gpio109";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x18b>;

					mux {
						pins = "gpio108\0gpio109";
						function = "gpio";
					};

					config {
						pins = "gpio108\0gpio109";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x38f>;

				qupv3_se0_spi_active {
					phandle = <0x16a>;

					mux {
						pins = "gpio42\0gpio43\0gpio44\0gpio45";
						function = "qup00";
					};

					config {
						pins = "gpio42\0gpio43\0gpio44\0gpio45";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x16b>;

					mux {
						pins = "gpio42\0gpio43\0gpio44\0gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio42\0gpio43\0gpio44\0gpio45";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x390>;

				qupv3_se1_spi_active {
					phandle = <0x16c>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "qup01";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x16d>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x391>;

				qupv3_se2_spi_active {
					phandle = <0x16e>;

					mux {
						pins = "gpio34\0gpio35\0gpio36\0gpio37";
						function = "qup02";
					};

					config {
						pins = "gpio34\0gpio35\0gpio36\0gpio37";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x16f>;

					mux {
						pins = "gpio34\0gpio35\0gpio36\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio34\0gpio35\0gpio36\0gpio37";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x392>;

				qupv3_se4_spi_active {
					phandle = <0x170>;

					mux {
						pins = "gpio31\0gpio32\0gpio29\0gpio30";
						function = "qup04";
					};

					config {
						pins = "gpio31\0gpio32\0gpio29\0gpio30";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x171>;

					mux {
						pins = "gpio31\0gpio32\0gpio29\0gpio30";
						function = "gpio";
					};

					config {
						pins = "gpio31\0gpio32\0gpio29\0gpio30";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x393>;

				qupv3_se5_spi_active {
					phandle = <0x172>;

					mux {
						pins = "gpio38\0gpio39\0gpio40\0gpio41";
						function = "qup05";
					};

					config {
						pins = "gpio38\0gpio39\0gpio40\0gpio41";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x173>;

					mux {
						pins = "gpio38\0gpio39\0gpio40\0gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio38\0gpio39\0gpio40\0gpio41";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x394>;

				qupv3_se6_spi_active {
					phandle = <0x18c>;

					mux {
						pins = "gpio59\0gpio60\0gpio61\0gpio62";
						function = "qup10";
					};

					config {
						pins = "gpio59\0gpio60\0gpio61\0gpio62";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x18d>;

					mux {
						pins = "gpio59\0gpio60\0gpio61\0gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio59\0gpio60\0gpio61\0gpio62";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x395>;

				qupv3_se7_spi_active {
					phandle = <0x18e>;

					mux {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						function = "qup11";
					};

					config {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x18f>;

					mux {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x396>;

				qupv3_se8_spi_active {
					phandle = <0x190>;

					mux {
						pins = "gpio49\0gpio50\0gpio51\0gpio52";
						function = "qup12";
					};

					config {
						pins = "gpio49\0gpio50\0gpio51\0gpio52";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x191>;

					mux {
						pins = "gpio49\0gpio50\0gpio51\0gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio49\0gpio50\0gpio51\0gpio52";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x397>;

				qupv3_se9_spi_active {
					phandle = <0x192>;

					mux {
						pins = "gpio46\0gpio47\0gpio48\0gpio63";
						function = "qup13";
					};

					config {
						pins = "gpio46\0gpio47\0gpio48\0gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x193>;

					mux {
						pins = "gpio46\0gpio47\0gpio48\0gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio46\0gpio47\0gpio48\0gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x398>;

				qupv3_se10_spi_active {
					phandle = <0x194>;

					mux {
						pins = "gpio53\0gpio54\0gpio55\0gpio56";
						function = "qup14";
					};

					config {
						pins = "gpio53\0gpio54\0gpio55\0gpio56";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x195>;

					mux {
						pins = "gpio53\0gpio54\0gpio55\0gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio53\0gpio54\0gpio55\0gpio56";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x399>;

				qupv3_se11_spi_active {
					phandle = <0x196>;

					mux {
						pins = "gpio108\0gpio109\0gpio112\0gpio113";
						function = "qup15";
					};

					config {
						pins = "gpio108\0gpio109\0gpio112\0gpio113";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x197>;

					mux {
						pins = "gpio108\0gpio109\0gpio112\0gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio108\0gpio109\0gpio112\0gpio113";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x39a>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x39b>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x39c>;

					mux {
						pins = "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				pmx_ts_release {
					phandle = <0x39d>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x39e>;

					mux {
						pins = "gpio10";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x39f>;

					mux {
						pins = "gpio10";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_active {
					phandle = <0x3a0>;

					mux {
						pins = "gpio11";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_suspend {
					phandle = <0x3a1>;

					mux {
						pins = "gpio11";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			sde_dp_usbplug_cc_susppend {
				phandle = <0x3a2>;

				mux {
					pins = "gpio114";
					function = [00];
				};

				config {
					pins = "gpio114";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x3a3>;

				mux {
					pins = "gpio114";
					function = "gpio";
				};

				config {
					pins = "gpio114";
					bias-disable;
					drive-strenght = <0x10>;
				};
			};

			pm8008_interrupt {
				phandle = <0x183>;

				mux {
					pins = "gpio45";
					function = "gpio";
				};

				config {
					pins = "gpio45";
					bias-disable;
					input-enable;
				};
			};

			pm8008_active {
				phandle = <0x182>;

				mux {
					pins = "gpio44";
					function = "gpio";
				};

				config {
					pins = "gpio44";
					bias-pull-up;
					output-high;
					drive-strength = <0x02>;
				};
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-shift = <0x04>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					label = "l3-wfi";
					qcom,psci-mode = <0x01>;
					qcom,entry-latency-us = <0x294>;
					qcom,exit-latency-us = <0x258>;
					qcom,min-residency-us = <0x4ec>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					label = "l3-pc";
					qcom,psci-mode = <0x04>;
					qcom,entry-latency-us = <0xac0>;
					qcom,exit-latency-us = <0xbe8>;
					qcom,min-residency-us = <0x17e6>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x02>;
					label = "cx-off";
					qcom,psci-mode = <0x224>;
					qcom,entry-latency-us = <0xe36>;
					qcom,exit-latency-us = <0x11d2>;
					qcom,min-residency-us = <0x2113>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cluster-level@3 {
					reg = <0x03>;
					label = "llcc-off";
					qcom,psci-mode = <0xc24>;
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,min-residency-us = <0x2662>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x01>;
					qcom,disable-ipi-prediction;
					qcom,cpu = <0x10 0x11 0x12 0x13 0x14 0x15>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x3d>;
						qcom,exit-latency-us = <0x3c>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "pc";
						qcom,psci-cpu-mode = <0x03>;
						qcom,entry-latency-us = <0x225>;
						qcom,exit-latency-us = <0x385>;
						qcom,min-residency-us = <0x6ee>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0x2be>;
						qcom,exit-latency-us = <0x393>;
						qcom,min-residency-us = <0xfa1>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					reg = <0x01>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,cpu = <0x16 0x17>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x37>;
						qcom,exit-latency-us = <0x42>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "pc";
						qcom,psci-cpu-mode = <0x03>;
						qcom,entry-latency-us = <0x20b>;
						qcom,exit-latency-us = <0x4dc>;
						qcom,min-residency-us = <0x89f>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0x20e>;
						qcom,exit-latency-us = <0x73e>;
						qcom,min-residency-us = <0x15b3>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x04>;
			reg-names = "phys_addr_base\0offset_addr";
			qcom,num-records = <0x03>;
		};

		qcom,ddr-stats@c3f001c {
			compatible = "qcom,ddr-stats";
			reg = <0xc300000 0x1000 0xc3f001c 0x04>;
			reg-names = "phys_addr_base\0offset_addr";
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			reg = <0x177004 0x04>;
			regulator-name = "ufs_phy_gdsc";
			status = "ok";
			phandle = <0x3a4>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			reg = <0x10f004 0x04>;
			regulator-name = "usb30_prim_gdsc";
			status = "ok";
			qcom,retain-regs;
			phandle = <0xa9>;
		};

		qcom,gdsc@17d050 {
			compatible = "qcom,gdsc";
			reg = <0x17d050 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xa4>;
		};

		qcom,gdsc@17d058 {
			compatible = "qcom,gdsc";
			reg = <0x17d058 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xa5>;
		};

		qcom,gdsc@17d054 {
			compatible = "qcom,gdsc";
			reg = <0x17d054 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xa6>;
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			reg = <0xad07004 0x04>;
			regulator-name = "bps_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x4f 0x84>;
			qcom,support-hw-trigger;
			phandle = <0x268>;
		};

		qcom,gdsc@ad08004 {
			compatible = "qcom,gdsc";
			reg = <0xad08004 0x04>;
			regulator-name = "ipe_0_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x4f 0x84>;
			qcom,support-hw-trigger;
			phandle = <0x266>;
		};

		qcom,gdsc@ad09004 {
			compatible = "qcom,gdsc";
			reg = <0xad09004 0x04>;
			regulator-name = "ipe_1_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x4f 0x84>;
			qcom,support-hw-trigger;
			phandle = <0x267>;
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			reg = <0xad0a004 0x04>;
			regulator-name = "ife_0_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x4f 0x84>;
			phandle = <0x264>;
		};

		qcom,gdsc@ad0b004 {
			compatible = "qcom,gdsc";
			reg = <0xad0b004 0x04>;
			regulator-name = "ife_1_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x4f 0x84>;
			phandle = <0x265>;
		};

		qcom,gdsc@ad0c1c4 {
			compatible = "qcom,gdsc";
			reg = <0xad0c1c4 0x04>;
			regulator-name = "titan_top_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x4f 0x84>;
			phandle = <0x25c>;
		};

		qcom,gdsc@af03000 {
			compatible = "qcom,gdsc";
			reg = <0xaf03000 0x04>;
			regulator-name = "mdss_core_gdsc";
			qcom,support-hw-trigger;
			proxy-supply = <0x9e>;
			qcom,proxy-consumer-enable;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x4f 0x0e>;
			phandle = <0x9e>;
		};

		syscon@3d91540 {
			compatible = "syscon";
			reg = <0x3d91540 0x04>;
			phandle = <0x9f>;
		};

		qcom,gdsc@3d9106c {
			compatible = "qcom,gdsc";
			reg = <0x3d9106c 0x04>;
			regulator-name = "gpu_cx_gdsc";
			hw-ctrl-addr = <0x9f>;
			qcom,no-status-check-on-disable;
			qcom,clk-dis-wait-val = <0x08>;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			parent-supply = <0x53>;
			vdd_parent-supply = <0x53>;
			phandle = <0xa3>;
		};

		syscon@3d91508 {
			compatible = "syscon";
			reg = <0x3d91508 0x04>;
			phandle = <0xa0>;
		};

		syscon@3d91008 {
			compatible = "syscon";
			reg = <0x3d91008 0x04>;
			phandle = <0xa1>;
		};

		qcom,gdsc@3d9100c {
			compatible = "qcom,gdsc";
			reg = <0x3d9100c 0x04>;
			regulator-name = "gpu_gx_gdsc";
			domain-addr = <0xa0>;
			sw-reset = <0xa1>;
			qcom,skip-disable-before-sw-enable;
			qcom,reset-aon-logic;
			status = "ok";
			parent-supply = <0xa2>;
			vdd_parent-supply = <0xa2>;
			phandle = <0x14e>;
		};

		qcom,gdsc@9981004 {
			compatible = "qcom,gdsc";
			reg = <0x9981004 0x04>;
			regulator-name = "npu_core_gdsc";
			status = "ok";
			qcom,retain-regs;
			phandle = <0x152>;
		};

		qcom,gdsc@ab00814 {
			compatible = "qcom,gdsc";
			reg = <0xab00814 0x04>;
			regulator-name = "mvsc_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x4f 0x7c>;
			phandle = <0x80>;
		};

		qcom,gdsc@ab00874 {
			compatible = "qcom,gdsc";
			reg = <0xab00874 0x04>;
			regulator-name = "mvs0_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x4f 0x7c>;
			qcom,support-hw-trigger;
			phandle = <0xb2>;
		};

		qcom,gdsc@ab008b4 {
			compatible = "qcom,gdsc";
			reg = <0xab008b4 0x04>;
			regulator-name = "mvs1_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x4f 0x7c>;
			qcom,support-hw-trigger;
			phandle = <0xb3>;
		};

		kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x3da0000 0x10000 0x3dc2000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,no-dynamic-asid;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			qcom,regulator-names = "vdd";
			vdd-supply = <0xa3>;
			clocks = <0x4f 0x23 0x4f 0x24 0x5c 0x00 0x5c 0x0c>;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0gpu_cc_hlos1_vote_gpu_smmu_clk";
			interrupts = <0x00 0x2a1 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04>;
			qcom,msm-bus,vectors-KBps = <0x9b 0x200 0x00 0x00 0x9b 0x200 0x00 0x3e8>;
			qcom,actlr = <0x00 0x3ff 0x32b 0x400 0x3ff 0x32b>;
			phandle = <0xa7>;

			gfx_0_tbu@3dc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc5000 0x1000 0x3dc2200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				interrupts = <0x00 0x2af 0x04>;
				phandle = <0x3a5>;
			};

			gfx_1_tbu@3dc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc9000 0x1000 0x3dc2208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				interrupts = <0x00 0x2b0 0x04>;
				phandle = <0x3a6>;
			};
		};

		apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb3 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
			qcom,actlr = <0x800 0x3ff 0x103 0xd00 0x5e0 0x103 0xc80 0x5e0 0x103 0xc20 0x5e0 0x103 0xd20 0x5e0 0x103 0xca0 0x5e0 0x103 0xd40 0x5e0 0x103 0xcc0 0x5e0 0x103 0xf40 0x402 0x103 0xf42 0x402 0x103 0x1000 0x3ff 0x103 0x1861 0x400 0x103 0x1862 0x400 0x103 0x1863 0x404 0x103 0x1864 0x400 0x103 0x1865 0x400 0x103 0x1868 0x400 0x103>;
			phandle = <0x18>;

			anoc_1_tbu@15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				interrupts = <0x00 0x1a7 0x04>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x3a7>;
			};

			anoc_2_tbu@15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				interrupts = <0x00 0x1a8 0x04>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x3a8>;
			};

			mnoc_hf_0_tbu@1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				interrupts = <0x00 0x1a9 0x04>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xa4>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x00 0x00 0x16 0x305 0x00 0x3e8>;
				phandle = <0x3a9>;
			};

			mnoc_hf_1_tbu@15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				interrupts = <0x00 0x2b1 0x04>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xa5>;
				qcom,msm-bus,name = "mnoc_hf_1_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x00 0x00 0x16 0x305 0x00 0x3e8>;
				phandle = <0x3aa>;
			};

			mnoc_sf_0_tbu@15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				interrupts = <0x00 0x2b2 0x04>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xa6>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x00 0x00 0x89 0x304 0x00 0x3e8>;
				phandle = <0x3ab>;
			};

			adsp_tbu@15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				interrupts = <0x00 0x2b3 0x04>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x3ac>;
			};

			compute_dsp_0_tbu@1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1519d000 0x1000 0x15182230 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				interrupts = <0x00 0x2b4 0x04>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x335 0x00 0x00 0x9a 0x335 0x00 0x3e8>;
				phandle = <0x3ad>;
			};

			compute_dsp_1_tbu@151a1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a1000 0x1000 0x15182238 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1c00 0x400>;
				interrupts = <0x00 0x2b5 0x04>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x335 0x00 0x00 0x9a 0x335 0x00 0x3e8>;
				phandle = <0x3ae>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
			iommus = <0xa7 0x07 0x400>;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
			iommus = <0x18 0x01 0x00>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
			iommus = <0x18 0x03 0x00>;
			dma-coherent;
		};

		refgen-regulator@ff1000 {
			compatible = "qcom,refgen-kona-regulator";
			reg = <0xff1000 0x84>;
			regulator-name = "refgen";
			regulator-enable-ramp-delay = <0x05>;
			proxy-supply = <0xa8>;
			qcom,proxy-consumer-enable;
			phandle = <0xa8>;
		};

		qcom,smp2p-mpss {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0x6b>;
			interrupts = <0x02 0x02 0x01>;
			mboxes = <0x6b 0x02 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x74>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x73>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x96>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x97>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x9b>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0x6b>;
			interrupts = <0x03 0x02 0x01>;
			mboxes = <0x6b 0x03 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x79>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x78>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x7d>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x7e>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x153>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x154>;
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupt-parent = <0x6b>;
			interrupts = <0x06 0x02 0x01>;
			mboxes = <0x6b 0x06 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x7c>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x7b>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x155>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x156>;
			};
		};

		qcom,smp2p-npu {
			compatible = "qcom,smp2p";
			qcom,smem = <0x269 0x268>;
			interrupt-parent = <0x6b>;
			interrupts = <0x07 0x02 0x01>;
			mboxes = <0x3e 0x07 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x0a>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x9d>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x3af>;
			};
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x18 0xe0 0x00>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts-extended = <0x52 0x0e 0x01 0x01 0x00 0x90 0x04 0x52 0x09 0x04 0x52 0x0f 0x01>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0xa9>;
			qcom,gdsc-collapse-in-host-suspend;
			dpdm-supply = <0xaa>;
			clocks = <0x4f 0x72 0x4f 0x09 0x4f 0x82 0x4f 0x74 0x4f 0x76 0x4f 0x77>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk\0xo";
			resets = <0x4f 0x0d>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,gsi-disable-io-coherency;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,pm-qos-latency = <0x3d>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x00 0x00 0x3d 0x2a4 0x00 0x00 0x01 0x247 0x00 0x00 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x01 0x01 0x3d 0x2a4 0x01 0x01 0x01 0x247 0x01 0x01>;
			phandle = <0x3b0>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xcd00>;
				interrupts = <0x00 0xf0 0x04>;
				usb-phy = <0xaa 0xab>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3-u1u2-disable;
				usb-core-id = <0x00>;
				tx-fifo-resize;
				maximum-speed = "super-speed";
				dr_mode = "drd";
			};
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x110 0x88e2000 0x04>;
			reg-names = "hsusb_phy_base\0eud_enable_reg";
			vdd-supply = <0x63>;
			vdda18-supply = <0xac>;
			vdda33-supply = <0xad>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x57 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x4f 0x0f>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0x63 0x6c 0x85 0x70 0x17 0x74>;
			phandle = <0xaa>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			core-supply = <0x64>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vbus-valid-override;
			qcom,qmp-phy-init-seq = <0x1010 0x01 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1024 0xde 0x00 0x1028 0x07 0x00 0x1030 0xde 0x00 0x1034 0x07 0x00 0x1050 0x0a 0x00 0x1060 0x20 0x00 0x1074 0x06 0x00 0x1078 0x06 0x00 0x107c 0x16 0x00 0x1080 0x16 0x00 0x1084 0x36 0x00 0x1088 0x36 0x00 0x1094 0x1a 0x00 0x10a4 0x04 0x00 0x10ac 0x14 0x00 0x10b0 0x34 0x00 0x10b4 0x34 0x00 0x10b8 0x82 0x00 0x10bc 0x82 0x00 0x10c4 0x82 0x00 0x10cc 0xab 0x00 0x10d0 0xea 0x00 0x10d4 0x02 0x00 0x10d8 0xab 0x00 0x10dc 0xea 0x00 0x10e0 0x02 0x00 0x110c 0x02 0x00 0x1110 0x24 0x00 0x1118 0x24 0x00 0x111c 0x02 0x00 0x1158 0x01 0x00 0x116c 0x08 0x00 0x11ac 0xca 0x00 0x11b0 0x1e 0x00 0x11b4 0xca 0x00 0x11b8 0x1e 0x00 0x11bc 0x11 0x00 0x1234 0x00 0x00 0x1238 0x00 0x00 0x123c 0x16 0x00 0x1240 0x05 0x00 0x1284 0x55 0x00 0x1288 0x02 0x00 0x1290 0x2a 0x00 0x1294 0x3f 0x00 0x12a4 0x12 0x00 0x12e4 0x20 0x00 0x1414 0x05 0x00 0x1430 0x2f 0x00 0x1434 0x7f 0x00 0x143c 0xff 0x00 0x1440 0x0f 0x00 0x1444 0x99 0x00 0x144c 0x04 0x00 0x1450 0x08 0x00 0x1454 0x05 0x00 0x1458 0x05 0x00 0x14d4 0x54 0x00 0x14d8 0x08 0x00 0x14ec 0x0f 0x00 0x14f0 0x4a 0x00 0x14f4 0x0a 0x00 0x14f8 0xc0 0x00 0x14fc 0x00 0x00 0x1510 0x77 0x00 0x151c 0x04 0x00 0x1524 0x0e 0x00 0x155c 0xbf 0x00 0x1560 0xbf 0x00 0x1564 0x3f 0x00 0x1568 0x7f 0x00 0x156c 0x94 0x00 0x1570 0x5b 0x00 0x1574 0x1b 0x00 0x1578 0xd2 0x00 0x157c 0x13 0x00 0x1580 0xa9 0x00 0x15a0 0x04 0x00 0x15a4 0x00 0x00 0x1460 0xa0 0x00 0x15a8 0x0c 0x00 0x14dc 0x00 0x00 0x15b0 0x10 0x00 0x1634 0x00 0x00 0x1638 0x00 0x00 0x163c 0x16 0x00 0x1640 0x05 0x00 0x1684 0x55 0x00 0x1688 0x02 0x00 0x1690 0x2a 0x00 0x1694 0x3f 0x00 0x16a4 0x12 0x00 0x16e4 0x02 0x00 0x1814 0x05 0x00 0x1830 0x2f 0x00 0x1834 0x7f 0x00 0x183c 0xff 0x00 0x1840 0x0f 0x00 0x1844 0x99 0x00 0x184c 0x04 0x00 0x1850 0x08 0x00 0x1854 0x05 0x00 0x1858 0x05 0x00 0x18d4 0x54 0x00 0x18d8 0x08 0x00 0x18ec 0x0f 0x00 0x18f0 0x4a 0x00 0x18f4 0x0a 0x00 0x18f8 0xc0 0x00 0x18fc 0x00 0x00 0x1910 0x77 0x00 0x191c 0x04 0x00 0x1924 0x0e 0x00 0x195c 0xbf 0x00 0x1960 0xbf 0x00 0x1964 0x3f 0x00 0x1968 0x7f 0x00 0x196c 0x94 0x00 0x1970 0x5b 0x00 0x1974 0x1b 0x00 0x1978 0xd2 0x00 0x197c 0x13 0x00 0x1980 0xa9 0x00 0x19a0 0x04 0x00 0x19a4 0x00 0x00 0x1860 0xa0 0x00 0x19a8 0x0c 0x00 0x18dc 0x00 0x00 0x19b0 0x10 0x00 0x1cc4 0xd0 0x00 0x1cc8 0x07 0x00 0x1ccc 0x20 0x00 0x1cd8 0x13 0x00 0x1cdc 0x21 0x00 0x1d88 0xaa 0x00 0x1db0 0x0f 0x00 0x1dc0 0x88 0x00 0x1dc4 0x13 0x00 0x1dd0 0x0c 0x00 0x1ddc 0x4b 0x00 0x1dec 0x10 0x00 0x1f18 0xf8 0x00 0x1f38 0x07 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x2a18 0x08 0x04 0x1c 0x00 0x10 0x0c 0x1c8c 0x1c18 0x1c50 0x1c70>;
			clocks = <0x4f 0x78 0x4f 0x7b 0x57 0x00 0x4f 0x7a>;
			clock-names = "aux_clk\0pipe_clk\0ref_clk_src\0com_aux_clk";
			resets = <0x4f 0x10 0x4f 0x11>;
			reset-names = "global_phy_reset\0phy_reset";
			status = "ok";
			phandle = <0xab>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x18 0x140f 0x00>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x3b1>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x3b2>;
			};

			qcom,ion-heap@9 {
				reg = <0x09>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				phandle = <0x3b3>;
			};

			qcom,ion-heap@22 {
				reg = <0x16>;
				memory-region = <0xae>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x4e>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0xaf>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@10 {
				reg = <0x0a>;
				memory-region = <0xb0>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@14 {
				reg = <0x0e>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0xb1>;
					token = <0x20000000>;
				};
			};
		};

		qcom,vidc0 {
			compatible = "qcom,msm-vidc\0qcom,lito-vidc";
			status = "ok";
			sku-index = <0x00>;
			reg = <0xaa00000 0x200000>;
			interrupts = <0x00 0xae 0x04>;
			iris-ctl-supply = <0x80>;
			vcodec-supply = <0xb2>;
			cvp-supply = <0xb3>;
			clock-names = "video_cc_mvsc_ctl_axi\0video_cc_mvs0_ctl_axi\0video_cc_mvs1_ctl_axi\0core_clk\0vcodec_clk\0cvp_clk\0iface_clk";
			clocks = <0x59 0x07 0x59 0x02 0x59 0x04 0x59 0x06 0x59 0x03 0x59 0x05 0x59 0x08>;
			qcom,proxy-clock-names = "video_cc_mvsc_ctl_axi\0video_cc_mvs0_ctl_axi\0video_cc_mvs1_ctl_axi\0core_clk\0vcodec_clk\0cvp_clk\0iface_clk";
			qcom,clock-configs = <0x00 0x00 0x00 0x01 0x01 0x01 0x00>;
			qcom,allowed-clock-rates = <0xe4e1c00 0x14257880 0x15c17540>;
			phandle = <0x3b4>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x01>;
				qcom,bus-slave = <0x254>;
				qcom,mode = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "venus-ddr";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x18 0x1380 0x60 0x18 0x1360 0x00>;
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x18 0x1304 0xe0>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0b>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x18 0x1361 0x04>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x09>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x18 0x1303 0xe0>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0a>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			qcom,msm-vidc,mem_cdsp {
				compatible = "qcom,msm-vidc,mem-cdsp";
				memory-region = <0xb4>;
			};
		};

		qcom,vidc1 {
			compatible = "qcom,msm-vidc\0qcom,lito-vidc";
			status = "ok";
			sku-index = <0x01>;
			reg = <0xaa00000 0x200000>;
			interrupts = <0x00 0xae 0x04>;
			iris-ctl-supply = <0x80>;
			vcodec-supply = <0xb2>;
			cvp-supply = <0xb3>;
			clock-names = "video_cc_mvsc_ctl_axi\0video_cc_mvs0_ctl_axi\0video_cc_mvs1_ctl_axi\0core_clk\0vcodec_clk\0cvp_clk\0iface_clk";
			clocks = <0x59 0x07 0x59 0x02 0x59 0x04 0x59 0x06 0x59 0x03 0x59 0x05 0x59 0x08>;
			qcom,proxy-clock-names = "video_cc_mvsc_ctl_axi\0video_cc_mvs0_ctl_axi\0video_cc_mvs1_ctl_axi\0core_clk\0vcodec_clk\0cvp_clk\0iface_clk";
			qcom,clock-configs = <0x00 0x00 0x00 0x01 0x01 0x01 0x00>;
			qcom,allowed-clock-rates = <0xbebc200>;
			phandle = <0x3b5>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x01>;
				qcom,bus-slave = <0x254>;
				qcom,mode = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "venus-ddr";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x18 0x1380 0x60 0x18 0x1360 0x00>;
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x18 0x1304 0xe0>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0b>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x18 0x1361 0x04>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x09>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x18 0x1303 0xe0>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0a>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			qcom,msm-vidc,mem_cdsp {
				compatible = "qcom,msm-vidc,mem-cdsp";
				memory-region = <0xb4>;
			};
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x16e0000 0x15080 0x1700000 0x23080 0x1500000 0x28000 0x9160000 0x3200 0x9680000 0x3e200 0x9680000 0x3e200 0x1740000 0x1c100 0x1620000 0x19200 0x1620000 0x19200 0x1700000 0x3d180 0x9990000 0x1600 0x1620000 0x19200 0x1620000 0x19200>;
			reg-names = "aggre1_noc-base\0aggre2_noc-base\0config_noc-base\0dc_noc-base\0mc_virt-base\0gem_noc-base\0mmss_noc-base\0system_noc-base\0ipa_virt-base\0compute_noc-base\0npu_noc-base\0camnoc_virt-base\0qup_virt-base";
			phandle = <0x3b6>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x02>;
				phandle = <0xb5>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x02>;
				phandle = <0xb6>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x136>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x134>;
			};

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x137>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x3b7>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x139>;
			};

			bcm-co0 {
				cell-id = <0x1b81>;
				label = "CO0";
				qcom,bcm-name = "CO0";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x12a>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0xbe>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x135>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0xed>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x103>;
			};

			bcm-cn1 {
				cell-id = <0x1b7d>;
				label = "CN1";
				qcom,bcm-name = "CN1";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0xba>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0xf5>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x13b>;
			};

			bcm-co2 {
				cell-id = <0x1b83>;
				label = "CO2";
				qcom,bcm-name = "CO2";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0xc1>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0xf9>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x101>;
			};

			bcm-co3 {
				cell-id = <0x1b84>;
				label = "CO3";
				qcom,bcm-name = "CO3";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0xc2>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x110>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				qcom,bcm-name = "SH4";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0xf4>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x140>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x141>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x13e>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				qcom,bcm-name = "SN3";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x142>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x143>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				qcom,bcm-name = "SN5";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x11a>;
			};

			bcm-sn6 {
				cell-id = <0x1b70>;
				label = "SN6";
				qcom,bcm-name = "SN6";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x11c>;
			};

			bcm-sn10 {
				cell-id = <0x1b74>;
				label = "SN10";
				qcom,bcm-name = "SN10";
				qcom,rscs = <0xb5>;
				qcom,bcm-dev;
				phandle = <0x11d>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0xb6>;
				qcom,bcm-dev;
				phandle = <0x147>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0xb6>;
				qcom,bcm-dev;
				phandle = <0x3b8>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0xb6>;
				qcom,bcm-dev;
				phandle = <0x146>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0xb6>;
				qcom,bcm-dev;
				phandle = <0x145>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0xb6>;
				qcom,bcm-dev;
				phandle = <0x149>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0xb6>;
				qcom,bcm-dev;
				phandle = <0x125>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0xb6>;
				qcom,bcm-dev;
				phandle = <0x14b>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x3000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0xb8>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				label = "fab-aggre2_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre2_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x5000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0xbc>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				label = "fab-compute_noc";
				qcom,fab-dev;
				qcom,base-name = "compute_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0xc0>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0xec>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0xf0>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				label = "fab-gem_noc";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2d000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0xf3>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				label = "fab-ipa_virt";
				qcom,fab-dev;
				qcom,base-name = "ipa_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0xfb>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				label = "fab-mc_virt";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0xfd>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0xff>;
			};

			fab-npu_noc {
				cell-id = <0x180d>;
				label = "fab-npu_noc";
				qcom,fab-dev;
				qcom,base-name = "npu_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x105>;
			};

			fab-qup_virt {
				cell-id = <0x180e>;
				label = "fab-qup_virt";
				qcom,fab-dev;
				qcom,base-name = "qup_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x10f>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0xc000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x113>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				label = "fab-gem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2d000>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x120>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				label = "fab-mc_virt_display";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x122>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x124>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0xb7>;
				qcom,bus-dev = <0xb8>;
				phandle = <0x12b>;
			};

			mas-qhm-qup-1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0xb9>;
				qcom,bus-dev = <0xb8>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3b9>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0xb9>;
				qcom,bus-dev = <0xb8>;
				qcom,bcms = <0xba>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3ba>;
			};

			mas-xm-sdc4 {
				cell-id = <0x50>;
				label = "mas-xm-sdc4";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0xb9>;
				qcom,bus-dev = <0xb8>;
				qcom,bcms = <0xba>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3bb>;
			};

			mas-xm-emmc {
				cell-id = <0x96>;
				label = "mas-xm-emmc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0xb9>;
				qcom,bus-dev = <0xb8>;
				qcom,bcms = <0xba>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3bc>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0xb9>;
				qcom,bus-dev = <0xb8>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3bd>;

				qcom,node-qos-clks {
					clocks = <0x4f 0x81>;
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
				};
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0xb9>;
				qcom,bus-dev = <0xb8>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3be>;

				qcom,node-qos-clks {
					clocks = <0x4f 0x82>;
					clock-names = "clk-usb3-prim-axi-no-rate";
				};
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0xbb>;
				qcom,bus-dev = <0xbc>;
				phandle = <0x12c>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x08>;
				qcom,connections = <0xbd>;
				qcom,bus-dev = <0xbc>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3bf>;
			};

			mas-qhm-qup-0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0xbd>;
				qcom,bus-dev = <0xbc>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3c0>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0xbd>;
				qcom,bus-dev = <0xbc>;
				qcom,bcms = <0xbe>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x3c1>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0xbd>;
				qcom,bus-dev = <0xbc>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x00 0x01>;
				phandle = <0x3c2>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x09>;
				qcom,connections = <0xbd>;
				qcom,bus-dev = <0xbc>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3c3>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x06 0x08>;
				qcom,connections = <0xbf>;
				qcom,bus-dev = <0xc0>;
				qcom,bcms = <0xc1>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x3c4>;
			};

			mas-qxm-npu-dsp {
				cell-id = <0xad>;
				label = "mas-qxm-npu-dsp";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x07>;
				qcom,connections = <0xbf>;
				qcom,bus-dev = <0xc0>;
				qcom,bcms = <0xc2>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x3c5>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0xc3 0xc4 0xc5 0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0x13c>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0xc3 0xc4 0xc5 0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0x3c6>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0xee 0xef>;
				qcom,bus-dev = <0xf0>;
				phandle = <0x12d>;
			};

			mas-acm-apps0 {
				cell-id = <0x01>;
				label = "mas-acm-apps0";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0xf1 0xf2>;
				qcom,bus-dev = <0xf3>;
				qcom,bcms = <0xf4>;
				phandle = <0x3c7>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xe0>;
				qcom,connections = <0xf1 0xf2>;
				qcom,bus-dev = <0xf3>;
				qcom,bcms = <0xf5>;
				qcom,ap-owned;
				qcom,prio = <0x06>;
				phandle = <0x3c8>;
			};

			mas-alm-gpu-tcu {
				cell-id = <0x9b>;
				label = "mas-alm-gpu-tcu";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0xf1 0xf2>;
				qcom,bus-dev = <0xf3>;
				qcom,bcms = <0xf5>;
				qcom,ap-owned;
				qcom,prio = <0x01>;
				phandle = <0x3c9>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0xf6 0xf7 0xf8>;
				qcom,bus-dev = <0xf3>;
				phandle = <0x131>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0xf1 0xf2>;
				qcom,bus-dev = <0xf3>;
				qcom,bcms = <0xf9>;
				qcom,ap-owned;
				phandle = <0x129>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x100 0x101>;
				qcom,connections = <0xf1 0xf2>;
				qcom,bus-dev = <0xf3>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x3ca>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x80 0x81>;
				qcom,connections = <0xf1>;
				qcom,bus-dev = <0xf3>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x138>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x120>;
				qcom,connections = <0xf1 0xf2>;
				qcom,bus-dev = <0xf3>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x13a>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xc0>;
				qcom,connections = <0xf1>;
				qcom,bus-dev = <0xf3>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x13d>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xa0>;
				qcom,connections = <0xf1>;
				qcom,bus-dev = <0xf3>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x13f>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0xfa>;
				qcom,bus-dev = <0xfb>;
				phandle = <0x3cb>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0xfc>;
				qcom,bus-dev = <0xfd>;
				phandle = <0x133>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0xfe>;
				qcom,bus-dev = <0xff>;
				phandle = <0x12e>;
			};

			mas-qxm-camnoc-icp {
				cell-id = <0xab>;
				label = "mas-qxm-camnoc-icp";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x102>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x101>;
				qcom,ap-owned;
				qcom,prio = <0x05>;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3cc>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x20 0x40>;
				qcom,connections = <0x102>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3cd>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x101>;
				qcom,connections = <0x102>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3ce>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x101>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3cf>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x60>;
				qcom,connections = <0x102>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3d0>;
			};

			mas-qxm-mdp1 {
				cell-id = <0x17>;
				label = "mas-qxm-mdp1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x80>;
				qcom,connections = <0x102>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3d1>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3d2>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x101>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3d3>;
			};

			mas-qxm-venus1 {
				cell-id = <0x40>;
				label = "mas-qxm-venus1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xe0>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x101>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3d4>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x100>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x101>;
				qcom,ap-owned;
				qcom,prio = <0x05>;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3d5>;
			};

			mas-amm-npu-sys {
				cell-id = <0xac>;
				label = "mas-amm-npu-sys";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x105>;
				phandle = <0x3d6>;
			};

			mas-qhm-cfg {
				cell-id = <0xae>;
				label = "mas-qhm-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x106 0x107 0x108 0x109 0x10a 0x10b 0x10c 0x10d>;
				qcom,bus-dev = <0x105>;
				phandle = <0x12f>;
			};

			mas-qup-core-master-1 {
				cell-id = <0xb0>;
				label = "mas-qup-core-master-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x10e>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x3d7>;
			};

			mas-qup-core-master-2 {
				cell-id = <0xb1>;
				label = "mas-qup-core-master-2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x111>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x3d8>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x112>;
				qcom,bus-dev = <0x113>;
				phandle = <0x130>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x114 0x115 0x116 0x117 0x118 0x119>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x11a>;
				phandle = <0x127>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x114 0x115 0x116 0x117 0x118 0x11b 0x119>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x11c>;
				phandle = <0x128>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x115 0x116 0x117 0x118 0x11b 0x119>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x11d>;
				phandle = <0x132>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x11e 0x116>;
				qcom,bus-dev = <0x113>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3d9>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x80 0x81>;
				qcom,connections = <0x11f>;
				qcom,bus-dev = <0x120>;
				phandle = <0x148>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x120>;
				qcom,connections = <0x11f>;
				qcom,bus-dev = <0x120>;
				phandle = <0x14a>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x121>;
				qcom,bus-dev = <0x122>;
				phandle = <0x144>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x60>;
				qcom,connections = <0x123>;
				qcom,bus-dev = <0x124>;
				qcom,bcms = <0x125>;
				phandle = <0x3da>;
			};

			mas-qxm-mdp1_display {
				cell-id = <0x4e24>;
				label = "mas-qxm-mdp1_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x80>;
				qcom,connections = <0x123>;
				qcom,bus-dev = <0x124>;
				qcom,bcms = <0x125>;
				phandle = <0x3db>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x126>;
				qcom,bus-dev = <0x124>;
				phandle = <0x3dc>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xb8>;
				qcom,connections = <0x127>;
				phandle = <0xb9>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xb8>;
				phandle = <0xb7>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xbc>;
				qcom,connections = <0x128>;
				phandle = <0xbd>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xbc>;
				phandle = <0xbb>;
			};

			slv-qns-cdsp-gem-noc {
				cell-id = <0x335>;
				label = "slv-qns-cdsp-gem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0xc0>;
				qcom,connections = <0x129>;
				qcom,bcms = <0x12a>;
				phandle = <0xbf>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,connections = <0x12b>;
				qcom,bcms = <0xed>;
				phandle = <0xe1>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,connections = <0x12c>;
				qcom,bcms = <0xed>;
				phandle = <0xcf>;
			};

			slv-qhs-ahb2phy0 {
				cell-id = <0x30b>;
				label = "slv-qhs-ahb2phy0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xd8>;
			};

			slv-qhs-ahb2phy2 {
				cell-id = <0x317>;
				label = "slv-qhs-ahb2phy2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xba>;
				phandle = <0xd6>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xe2>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xc5>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xea>;
			};

			slv-qhs-compute-dsp {
				cell-id = <0x2ed>;
				label = "slv-qhs-compute-dsp";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xc3>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xe0>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xe7>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xe5>;
			};

			slv-qhs-cx-rdpm {
				cell-id = <0x328>;
				label = "slv-qhs-cx-rdpm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xcd>;
			};

			slv-qhs-dcc-cfg {
				cell-id = <0x2aa>;
				label = "slv-qhs-dcc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xd3>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,connections = <0x12d>;
				qcom,bcms = <0xed>;
				phandle = <0xd4>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xd1>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xd9>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xdc>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xdb>;
			};

			slv-qhs-ipc-router {
				cell-id = <0x329>;
				label = "slv-qhs-ipc-router";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xd5>;
			};

			slv-qhs-lpass-cfg {
				cell-id = <0x20a>;
				label = "slv-qhs-lpass-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xdf>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,connections = <0x12e>;
				qcom,bcms = <0xed>;
				phandle = <0xc9>;
			};

			slv-qhs-npu-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-npu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,connections = <0x12f>;
				qcom,bcms = <0xed>;
				phandle = <0xd7>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xba>;
				phandle = <0xcc>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xe6>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xe3>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xd0>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xe8>;
			};

			slv-qhs-qup1 {
				cell-id = <0x312>;
				label = "slv-qhs-qup1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xe9>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xba>;
				phandle = <0xc8>;
			};

			slv-qhs-sdc4 {
				cell-id = <0x261>;
				label = "slv-qhs-sdc4";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xba>;
				phandle = <0xc7>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,connections = <0x130>;
				qcom,bcms = <0xed>;
				phandle = <0xcb>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xd2>;
			};

			slv-qhs-tlmm-0 {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xc6>;
			};

			slv-qhs-tlmm-1 {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xce>;
			};

			slv-qhs-tlmm-2 {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xc4>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xca>;
			};

			slv-qhs-emmc-cfg {
				cell-id = <0x339>;
				label = "slv-qhs-emmc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xba>;
				phandle = <0xeb>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xde>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xda>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xe4>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xec>;
				qcom,bcms = <0xed>;
				phandle = <0xdd>;
			};

			slv-qhs-gemnoc {
				cell-id = <0x314>;
				label = "slv-qhs-gemnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xf0>;
				qcom,connections = <0x131>;
				phandle = <0xef>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xf0>;
				phandle = <0xee>;
			};

			slv-qhs-mcdma-ms-mpu-cfg {
				cell-id = <0x336>;
				label = "slv-qhs-mcdma-ms-mpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xf3>;
				phandle = <0xf6>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xf3>;
				phandle = <0xf8>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xf3>;
				qcom,connections = <0x132>;
				phandle = <0xf2>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0xf3>;
				qcom,connections = <0x133>;
				qcom,bcms = <0x134>;
				phandle = <0xf1>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xf3>;
				phandle = <0xf7>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xfb>;
				qcom,bcms = <0x135>;
				phandle = <0xfa>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0xfd>;
				qcom,bcms = <0x136 0x137>;
				phandle = <0xfc>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0xff>;
				qcom,connections = <0x138>;
				qcom,bcms = <0x139>;
				phandle = <0x102>;
			};

			slv-qns-mem-noc-sf {
				cell-id = <0x304>;
				label = "slv-qns-mem-noc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xff>;
				qcom,connections = <0x13a>;
				qcom,bcms = <0x13b>;
				phandle = <0x100>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xff>;
				phandle = <0xfe>;
			};

			slv-qhs-cal-dp0 {
				cell-id = <0x32b>;
				label = "slv-qhs-cal-dp0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x105>;
				phandle = <0x10c>;
			};

			slv-qhs-cp {
				cell-id = <0x32d>;
				label = "slv-qhs-cp";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x105>;
				phandle = <0x10a>;
			};

			slv-qhs-dma-bwmon {
				cell-id = <0x32e>;
				label = "slv-qhs-dma-bwmon";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x105>;
				phandle = <0x109>;
			};

			slv-qhs-dpm {
				cell-id = <0x32f>;
				label = "slv-qhs-dpm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x105>;
				phandle = <0x10d>;
			};

			slv-qhs-isense {
				cell-id = <0x330>;
				label = "slv-qhs-isense";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x105>;
				phandle = <0x107>;
			};

			slv-qhs-llm {
				cell-id = <0x331>;
				label = "slv-qhs-llm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x105>;
				phandle = <0x108>;
			};

			slv-qhs-tcm {
				cell-id = <0x332>;
				label = "slv-qhs-tcm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x105>;
				phandle = <0x10b>;
			};

			slv-qns-npu-sys {
				cell-id = <0x333>;
				label = "slv-qns-npu-sys";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x105>;
				phandle = <0x104>;
			};

			slv-srvc-noc {
				cell-id = <0x334>;
				label = "slv-srvc-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x105>;
				phandle = <0x106>;
			};

			slv-qup-core-slave-1 {
				cell-id = <0x337>;
				label = "slv-qup-core-slave-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10f>;
				phandle = <0x10e>;
			};

			slv-qup-core-slave-2 {
				cell-id = <0x338>;
				label = "slv-qup-core-slave-2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10f>;
				phandle = <0x111>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				phandle = <0x117>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,connections = <0x13c>;
				phandle = <0x118>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,connections = <0x13d>;
				qcom,bcms = <0x13e>;
				phandle = <0x11e>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,connections = <0x13f>;
				qcom,bcms = <0x140>;
				phandle = <0x114>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x141>;
				phandle = <0x116>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x142>;
				phandle = <0x115>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				phandle = <0x112>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x143>;
				phandle = <0x119>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				phandle = <0x11b>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x120>;
				qcom,connections = <0x144>;
				qcom,bcms = <0x145>;
				phandle = <0x11f>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x122>;
				qcom,bcms = <0x146 0x147>;
				phandle = <0x121>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x124>;
				qcom,connections = <0x148>;
				qcom,bcms = <0x149>;
				phandle = <0x123>;
			};

			slv-qns-mem-noc-sf_display {
				cell-id = <0x5022>;
				label = "slv-qns-mem-noc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x124>;
				qcom,connections = <0x14a>;
				qcom,bcms = <0x14b>;
				phandle = <0x126>;
			};
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0d>;
			qcom,firmware-name = "a620_zap";
			phandle = <0x3dd>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			operating-points-v2 = <0x14c>;
			phandle = <0x3de>;
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0x88>;
			phandle = <0x14d>;
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x14c>;

			opp-750000000 {
				opp-hz = <0x00 0x2cb41780>;
				opp-microvolt = <0x180>;
			};

			opp-700000000 {
				opp-hz = <0x00 0x29b92700>;
				opp-microvolt = <0x140>;
			};

			opp-670000000 {
				opp-hz = <0x00 0x27ef6380>;
				opp-microvolt = <0x140>;
			};

			opp-625000000 {
				opp-hz = <0x00 0x2540be40>;
				opp-microvolt = <0x100>;
			};

			opp-540000000 {
				opp-hz = <0x00 0x202fbf00>;
				opp-microvolt = <0x100>;
			};

			opp-500000000 {
				opp-hz = <0x00 0x1dcd6500>;
				opp-microvolt = <0xc0>;
			};

			opp-400000000 {
				opp-hz = <0x00 0x17d78400>;
				opp-microvolt = <0x80>;
			};

			opp-275000000 {
				opp-hz = <0x00 0x10642ac0>;
				opp-microvolt = <0x40>;
			};
		};

		qcom,kgsl-3d0@3d00000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0\0qcom,kgsl-3d";
			status = "ok";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3de0000 0x1000 0x3d8b000 0x2000>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc\0rscc\0isense_cntl";
			interrupts = <0x00 0x12c 0x04>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x00>;
			qcom,chipid = <0x6020001>;
			qcom,initial-pwrlevel = <0x03>;
			qcom,idle-timeout = <0x50>;
			qcom,highest-bank-bit = <0x0e>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x03>;
			qcom,no-nap;
			qcom,snapshot-size = <0x1f4240>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			#cooling-cells = <0x02>;
			qcom,tzone-name = "gpuss-max-step";
			qcom,pm-qos-active-latency = <0x43>;
			qcom,pm-qos-wakeup-latency = <0x43>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			clocks = <0x5c 0x06 0x4f 0x0d 0x4f 0x23 0x5c 0x03 0x5c 0x00 0x5c 0x0c>;
			clock-names = "rbbmtimer_clk\0mem_clk\0mem_iface_clk\0gmu_clk\0gpu_cc_ahb\0smmu_vote";
			qcom,gpubw-dev = <0x14d>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0x0d>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0x61a80 0x1a 0x200 0x00 0xc3500 0x1a 0x200 0x00 0x124f80 0x1a 0x200 0x00 0x1b8a00 0x1a 0x200 0x00 0x2162e0 0x1a 0x200 0x00 0x2990a0 0x1a 0x200 0x00 0x2ee000 0x1a 0x200 0x00 0x3e12a0 0x1a 0x200 0x00 0x5294a0 0x1a 0x200 0x00 0x5ee8e0 0x1a 0x200 0x00 0x6e1b80 0x1a 0x200 0x00 0x7fbc00>;
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0xa3>;
			vdd-supply = <0x14e>;
			nvmem-cells = <0x14f 0x150 0x151>;
			nvmem-cell-names = "speed_bin\0gaming_bin\0isense_slope";
			operating-points-v2 = <0x14c>;
			phandle = <0x27>;

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,ca-target-pwrlevel = <0x04>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,throttle-pwrlevel = <0x00>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
						qcom,acd-level = <0xa02c5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x27ef6380>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
						qcom,acd-level = <0xa02c5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2540be40>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
						qcom,acd-level = <0x802d5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
						qcom,acd-level = <0xa02d5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x17d78400>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
						qcom,acd-level = <0x802e5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x10642ac0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x07>;
						qcom,acd-level = <0x802f5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x84>;
					qcom,initial-pwrlevel = <0x03>;
					qcom,ca-target-pwrlevel = <0x02>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2540be40>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
						qcom,acd-level = <0x802d5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
						qcom,acd-level = <0xa02d5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x17d78400>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
						qcom,acd-level = <0x802e5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x10642ac0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x07>;
						qcom,acd-level = <0x802f5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x73>;
					qcom,initial-pwrlevel = <0x02>;
					qcom,ca-target-pwrlevel = <0x01>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0c>;
						qcom,acd-level = <0x802d5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x17d78400>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
						qcom,acd-level = <0x802e5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x10642ac0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x07>;
						qcom,acd-level = <0x802f5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x9e>;
					qcom,ca-target-pwrlevel = <0x04>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,throttle-pwrlevel = <0x00>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
						qcom,acd-level = <0xa02c5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x27ef6380>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
						qcom,acd-level = <0xa02c5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2540be40>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
						qcom,acd-level = <0x802d5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
						qcom,acd-level = <0xa02d5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x17d78400>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
						qcom,acd-level = <0x802e5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x10642ac0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x07>;
						qcom,acd-level = <0x802f5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-5 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0xa5>;
					qcom,initial-pwrlevel = <0x03>;
					qcom,ca-target-pwrlevel = <0x02>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2540be40>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
						qcom,acd-level = <0x802d5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
						qcom,acd-level = <0xa02d5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x17d78400>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
						qcom,acd-level = <0x802e5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x10642ac0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x07>;
						qcom,acd-level = <0x802f5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};
			};

			qcom,cpu-to-gpu-cfg-path {
				qcom,msm-bus,name = "gpu_cfg";
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x256 0x00 0x00 0x01 0x256 0x00 0x64 0x01 0x256 0x00 0x98967f>;
			};
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3da0000 0x10000>;
			qcom,protect = <0xa0000 0xc000>;
			clocks = <0x4f 0x23 0x4f 0x24 0x5c 0x00 0x5c 0x0c>;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0smmu_vote";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x3df>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0xa7 0x00 0x401>;
				qcom,iommu-dma = "disabled";
				qcom,gpu-offset = <0xa8000>;
				phandle = <0x3e0>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_secure";
				iommus = <0xa7 0x02 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x3e1>;
			};
		};

		qcom,gmu@3d6a000 {
			label = "kgsl-gmu";
			compatible = "qcom,gpu-gmu";
			reg = <0x3d6a000 0x30000 0xb290000 0x10000 0xb490000 0x10000>;
			reg-names = "kgsl_gmu_reg\0kgsl_gmu_pdc_cfg\0kgsl_gmu_pdc_seq";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			interrupt-names = "kgsl_hfi_irq\0kgsl_gmu_irq";
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x00 0x00 0x1a 0x2734 0x00 0x64>;
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0xa3>;
			vdd-supply = <0x14e>;
			clocks = <0x5c 0x03 0x5c 0x06 0x4f 0x0d 0x4f 0x23 0x5c 0x00 0x5c 0x0c 0x50 0x00>;
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk\0gpu_cc_ahb\0smmu_vote\0apb_pclk";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
			phandle = <0x3e2>;

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0xa7 0x04 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x3e3>;
			};

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0xa7 0x05 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x3e4>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x00>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
					phandle = <0x3c>;
				};

				modem_pa_fr1 {
					qcom,qmi-dev-name = "pa_fr1";
					#cooling-cells = <0x02>;
					phandle = <0x3e5>;
				};

				modem_tj {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
					phandle = <0x3d>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x02>;
					phandle = <0x3e6>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
					phandle = <0x3e7>;
				};

				modem_mmw_skin0 {
					qcom,qmi-dev-name = "mmw_skin0";
					#cooling-cells = <0x02>;
					phandle = <0x3e8>;
				};

				modem_mmw_skin1 {
					qcom,qmi-dev-name = "mmw_skin1";
					#cooling-cells = <0x02>;
					phandle = <0x3e9>;
				};

				modem_mmw_skin2 {
					qcom,qmi-dev-name = "mmw_skin2";
					#cooling-cells = <0x02>;
					phandle = <0x3ea>;
				};

				modem_mmw_skin3 {
					qcom,qmi-dev-name = "mmw_skin3";
					#cooling-cells = <0x02>;
					phandle = <0x3eb>;
				};

				modem_mmw0 {
					qcom,qmi-dev-name = "mmw0";
					#cooling-cells = <0x02>;
					phandle = <0x3ec>;
				};

				modem_mmw1 {
					qcom,qmi-dev-name = "mmw1";
					#cooling-cells = <0x02>;
					phandle = <0x3ed>;
				};

				modem_mmw2 {
					qcom,qmi-dev-name = "mmw2";
					#cooling-cells = <0x02>;
					phandle = <0x3ee>;
				};

				modem_mmw3 {
					qcom,qmi-dev-name = "mmw3";
					#cooling-cells = <0x02>;
					phandle = <0x3ef>;
				};

				modem_bcl {
					qcom,qmi-dev-name = "vbatt_low";
					#cooling-cells = <0x02>;
					phandle = <0x3f0>;
				};

				modem_charge_state {
					qcom,qmi-dev-name = "charge_state";
					#cooling-cells = <0x02>;
					phandle = <0x3f1>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x3f2>;
				};

				modem_wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x02>;
					phandle = <0x3f3>;
				};
			};
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x1e>;

			modem {
				qcom,instance-id = <0x00>;
				qcom,qmi-sensor-names = "pa\0pa_1\0qfe_wtr0\0modem_tsens\0qfe_mmw0\0qfe_mmw1\0qfe_mmw2\0qfe_mmw3\0xo_therm\0qfe_mmw_streamer0\0qfe_mmw0_mod\0qfe_mmw1_mod\0qfe_mmw2_mod\0qfe_mmw3_mod\0qfe_ret_pa0\0qfe_wtr_pa0\0qfe_wtr_pa1\0qfe_wtr_pa2\0qfe_wtr_pa3\0sys_therm1\0sys_therm2\0modem_tsens1\0BEAMER_W_THERM\0BEAMER_N_THERM\0BEAMER_E_THERM";
			};
		};

		qcom,lmh-cpu-vdd@18358800 {
			compatible = "qcom,lmh-cpu-vdd";
			reg = <0x18358800 0x1000>;
			#cooling-cells = <0x02>;
			phandle = <0x23>;
		};

		qcom,lmh-cpu-vdd@18350800 {
			compatible = "qcom,lmh-cpu-vdd";
			reg = <0x18350800 0x1000>;
			#cooling-cells = <0x02>;
			phandle = <0x24>;
		};

		lmh_isense_cdsp {
			compatible = "qcom,msm-limits-cdsp";
		};

		qcom,msm_npu@9800000 {
			compatible = "qcom,msm-npu";
			status = "ok";
			reg = <0x9900000 0x20000 0x99f0000 0x10000 0x9980000 0x10000 0x17c00000 0x10000 0x1f40000 0x40000 0x780000 0x7000>;
			reg-names = "tcm\0core\0cc\0apss_shared\0tcsr\0qfprom_physical";
			interrupts = <0x00 0x16c 0x04 0x00 0x16e 0x01 0x00 0x170 0x01 0x00 0x16d 0x04>;
			interrupt-names = "error_irq\0wdg_bite_irq\0ipc_irq\0general_irq";
			iommus = <0x18 0x1861 0x400 0x18 0x1862 0x400 0x18 0x1881 0x400 0x18 0x1882 0x400>;
			qcom,npu-dsp-sid-mapped;
			clocks = <0x5d 0x22 0x5d 0x09 0x5d 0x04 0x5d 0x08 0x5d 0x1c 0x5d 0x1b 0x5d 0x1d 0x5d 0x16 0x5d 0x19 0x5d 0x18 0x5d 0x17 0x5d 0x0c 0x5d 0x15 0x5d 0x0d 0x5d 0x0f 0x5d 0x0b 0x5d 0x20 0x5d 0x0e 0x5d 0x06 0x5d 0x21 0x5d 0x1f 0x5d 0x07 0x5d 0x1e 0x5d 0x24>;
			clock-names = "xo_clk\0npu_core_clk\0cal_hm0_clk\0cal_hm0_cdc_clk\0axi_clk\0ahb_clk\0dma_clk\0llm_clk\0llm_xo_clk\0llm_temp_clk\0llm_curr_clk\0dl_llm_clk\0isense_clk\0dpm_clk\0dpm_xo_clk\0dl_dpm_clk\0rsc_xo_clk\0dpm_temp_clk\0cal_hm0_dpm_ip_clk\0s2p_clk\0bwmon_clk\0cal_hm0_perf_cnt_clk\0bto_core_clk\0dsp_core_clk_src";
			vdd-supply = <0x152>;
			vdd_cx-supply = <0x53>;
			qcom,proxy-reg-names = "vdd\0vdd_cx";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			resets = <0x5d 0x04 0x5d 0x06 0x5d 0x05>;
			reset-names = "dpm_temp_clk\0llm_curr_clk\0llm_temp_clk";
			#cooling-cells = <0x02>;
			mboxes = <0x6b 0x07 0x00 0x6b 0x07 0x02 0x6b 0x07 0x03>;
			mbox-names = "ipcc-glink\0ipcc-smp2p\0ipcc-ping";
			#mbox-cells = <0x02>;
			qcom,npubw-devs = <0x87 0x89 0x8a>;
			qcom,npubw-dev-names = "npu_llcc_bw\0llcc_ddr_bw\0dsp_ddr_bw";
			qcom,src-dst-ports = <0x9a 0x200 0x9a 0x26c>;
			phandle = <0x3e>;

			qcom,npu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x05>;

				qcom,npu-pwrlevel@0 {
					reg = <0x00>;
					vreg = <0x01>;
					clk-freq = <0x124f800 0x5f5e100 0xdb58580 0xdb58580 0x8f0d180 0x2625a00 0x11e1a300 0x5f5e100 0x124f800 0x2faf080 0x2faf080 0x5f5e100 0x5f5e100 0x5f5e100 0x124f800 0x5f5e100 0x124f800 0x2faf080 0xdb58580 0x2faf080 0x124f800 0xdb58580 0x124f800 0x11e1a300>;
				};

				qcom,npu-pwrlevel@1 {
					reg = <0x01>;
					vreg = <0x02>;
					clk-freq = <0x124f800 0xbebc200 0x19273580 0x19273580 0xc5691c0 0x2625a00 0x18054ac0 0xbebc200 0x124f800 0x2faf080 0x2faf080 0xbebc200 0xbebc200 0xbebc200 0x124f800 0xbebc200 0x124f800 0x2faf080 0x19273580 0x2faf080 0x124f800 0x19273580 0x124f800 0x17d78400>;
				};

				qcom,npu-pwrlevel@2 {
					reg = <0x02>;
					vreg = <0x03>;
					clk-freq = <0x124f800 0x13d92d40 0x21332540 0x21332540 0x11e1a300 0x47868c0 0x1fc4ef40 0xcc16180 0x124f800 0x2faf080 0x5f5e100 0xcc16180 0xcc16180 0xcc16180 0x124f800 0xcc16180 0x124f800 0x2faf080 0x21332540 0x2faf080 0x124f800 0x21332540 0x124f800 0x1dcd6500>;
				};

				qcom,npu-pwrlevel@3 {
					reg = <0x03>;
					vreg = <0x04>;
					clk-freq = <0x124f800 0x17d78400 0x2b73a840 0x2b73a840 0x18054ac0 0x47868c0 0x29b92700 0x1107a76e 0x124f800 0x5f5e100 0xbebc200 0x1107a76e 0x1107a76e 0x1107a76e 0x124f800 0x1107a76e 0x124f800 0x5f5e100 0x2b73a840 0x5f5e100 0x124f800 0x2b73a840 0x124f800 0x2756cd00>;
				};

				qcom,npu-pwrlevel@4 {
					reg = <0x04>;
					vreg = <0x06>;
					clk-freq = <0x124f800 0x1dcd6500 0x324e6b00 0x324e6b00 0x1fc4ef40 0x47868c0 0x300a9580 0x1107a76e 0x124f800 0x5f5e100 0xbebc200 0x1107a76e 0x1107a76e 0x1107a76e 0x124f800 0x1107a76e 0x124f800 0x5f5e100 0x324e6b00 0x5f5e100 0x124f800 0x324e6b00 0x124f800 0x2faf0800>;
				};

				qcom,npu-pwrlevel@5 {
					reg = <0x05>;
					vreg = <0x07>;
					clk-freq = <0x124f800 0x1dcd6500 0x3b9aca00 0x3b9aca00 0x1fc4ef40 0x47868c0 0x300a9580 0x1107a76e 0x124f800 0x5f5e100 0xbebc200 0x1107a76e 0x1107a76e 0x1107a76e 0x124f800 0x1107a76e 0x124f800 0x5f5e100 0x3b9aca00 0x5f5e100 0x124f800 0x3b9aca00 0x124f800 0x2faf0800>;
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x153 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x154 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x155 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x156 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x6b 0x08 0x02 0x04>;
			mboxes = <0x6b 0x08 0x02>;
			phandle = <0x3f4>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x6b 0x06 0x03 0x04>;
			mboxes = <0x6b 0x06 0x03>;
			phandle = <0x3f5>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x6b 0x03 0x03 0x04>;
			mboxes = <0x6b 0x03 0x03>;
			phandle = <0x3f6>;
		};

		ipcc-self-ping-npu {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x6b 0x07 0x03 0x04>;
			mboxes = <0x3e 0x07 0x03>;
			status = "disabled";
			phandle = <0x3f7>;
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0xb0 0x337 0x97 0x200>;
			iommus = <0x18 0x4e3 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x159>;
		};

		qcom,qup_uart@888000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x3f 0x4f 0x55 0x4f 0x56>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x157>;
			pinctrl-1 = <0x158>;
			interrupts = <0x00 0x25b 0x04>;
			qcom,wrapper-core = <0x159>;
			status = "ok";
			phandle = <0x3f8>;
		};

		qcom,qup_uart@894000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x45 0x4f 0x55 0x4f 0x56>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x15a 0x15b 0x15c>;
			pinctrl-1 = <0x15a 0x15b 0x15c>;
			interrupts-extended = <0x01 0x00 0x25e 0x04 0x19 0x29 0x04>;
			qcom,wrapper-core = <0x159>;
			qcom,wakeup-byte = <0xfd>;
			status = "ok";
			phandle = <0x3f9>;
		};

		i3c-master@880000 {
			compatible = "qcom,geni-i3c";
			reg = <0x880000 0x4000 0xec30000 0x10000>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x3b 0x4f 0x55 0x4f 0x56>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x15d>;
			pinctrl-1 = <0x15e>;
			interrupts = <0x00 0x259 0x04>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x159>;
			status = "disabled";
			phandle = <0x3fa>;
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x00 0x259 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x3b 0x4f 0x55 0x4f 0x56>;
			dmas = <0x15f 0x00 0x00 0x03 0x40 0x00 0x15f 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x160>;
			pinctrl-1 = <0x161>;
			qcom,wrapper-core = <0x159>;
			status = "disabled";
			phandle = <0x3fb>;
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x00 0x25a 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x3d 0x4f 0x55 0x4f 0x56>;
			dmas = <0x15f 0x00 0x01 0x03 0x40 0x00 0x15f 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x162>;
			pinctrl-1 = <0x163>;
			qcom,wrapper-core = <0x159>;
			status = "disabled";
			phandle = <0x3fc>;
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x00 0x25b 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x3f 0x4f 0x55 0x4f 0x56>;
			dmas = <0x15f 0x00 0x02 0x03 0x40 0x00 0x15f 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x164>;
			pinctrl-1 = <0x165>;
			qcom,wrapper-core = <0x159>;
			status = "disabled";
			phandle = <0x3fd>;
		};

		i2c@890000 {
			compatible = "qcom,i2c-geni";
			reg = <0x890000 0x4000>;
			interrupts = <0x00 0x25d 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x43 0x4f 0x55 0x4f 0x56>;
			dmas = <0x15f 0x00 0x04 0x03 0x40 0x00 0x15f 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x166>;
			pinctrl-1 = <0x167>;
			qcom,wrapper-core = <0x159>;
			status = "disabled";
			phandle = <0x3fe>;
		};

		i2c@894000 {
			compatible = "qcom,i2c-geni";
			reg = <0x894000 0x4000>;
			interrupts = <0x00 0x25e 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x45 0x4f 0x55 0x4f 0x56>;
			dmas = <0x15f 0x00 0x05 0x03 0x40 0x00 0x15f 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x168>;
			pinctrl-1 = <0x169>;
			qcom,wrapper-core = <0x159>;
			status = "disabled";
			phandle = <0x3ff>;
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x3b 0x4f 0x55 0x4f 0x56>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x16a>;
			pinctrl-1 = <0x16b>;
			interrupts = <0x00 0x259 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x159>;
			dmas = <0x15f 0x00 0x00 0x01 0x40 0x00 0x15f 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x400>;
		};

		spi@884000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x3d 0x4f 0x55 0x4f 0x56>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x16c>;
			pinctrl-1 = <0x16d>;
			interrupts = <0x00 0x25a 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x159>;
			dmas = <0x15f 0x00 0x01 0x01 0x40 0x00 0x15f 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x401>;
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x3f 0x4f 0x55 0x4f 0x56>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x16e>;
			pinctrl-1 = <0x16f>;
			interrupts = <0x00 0x25b 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x159>;
			dmas = <0x15f 0x00 0x02 0x01 0x40 0x00 0x15f 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x402>;
		};

		spi@890000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x43 0x4f 0x55 0x4f 0x56>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x170>;
			pinctrl-1 = <0x171>;
			interrupts = <0x00 0x25d 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x159>;
			dmas = <0x15f 0x00 0x04 0x01 0x40 0x00 0x15f 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x403>;
		};

		spi@894000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x45 0x4f 0x55 0x4f 0x56>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x172>;
			pinctrl-1 = <0x173>;
			interrupts = <0x00 0x25e 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x159>;
			dmas = <0x15f 0x00 0x05 0x01 0x40 0x00 0x15f 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x404>;
		};

		qcom,qupv3_1_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x9c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0xb1 0x338 0x98 0x200>;
			iommus = <0x18 0x23 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x176>;
		};

		qcom,qup_uart@988000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x4d 0x4f 0x57 0x4f 0x58>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x174>;
			pinctrl-1 = <0x175>;
			interrupts = <0x00 0x163 0x04>;
			qcom,wrapper-core = <0x176>;
			status = "disabled";
			phandle = <0x405>;
		};

		i3c-master@980000 {
			compatible = "qcom,geni-i3c";
			reg = <0x980000 0x4000 0xec40000 0x10000>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x49 0x4f 0x57 0x4f 0x58>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x177>;
			pinctrl-1 = <0x178>;
			interrupts = <0x00 0x161 0x04>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x176>;
			status = "disabled";
			phandle = <0x406>;
		};

		i2c@980000 {
			compatible = "qcom,i2c-geni";
			reg = <0x980000 0x4000>;
			interrupts = <0x00 0x161 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x49 0x4f 0x57 0x4f 0x58>;
			dmas = <0x179 0x00 0x00 0x03 0x40 0x00 0x179 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x17a>;
			pinctrl-1 = <0x17b>;
			qcom,wrapper-core = <0x176>;
			status = "disabled";
			phandle = <0x407>;
		};

		i2c@984000 {
			compatible = "qcom,i2c-geni";
			reg = <0x984000 0x4000>;
			interrupts = <0x00 0x162 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x4b 0x4f 0x57 0x4f 0x58>;
			dmas = <0x179 0x00 0x01 0x03 0x40 0x00 0x179 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x17c>;
			pinctrl-1 = <0x17d>;
			qcom,wrapper-core = <0x176>;
			status = "disabled";
			phandle = <0x408>;
		};

		i2c@988000 {
			compatible = "qcom,i2c-geni";
			reg = <0x988000 0x4000>;
			interrupts = <0x00 0x163 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x4d 0x4f 0x57 0x4f 0x58>;
			dmas = <0x179 0x00 0x02 0x03 0x40 0x00 0x179 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x17e>;
			pinctrl-1 = <0x17f>;
			qcom,wrapper-core = <0x176>;
			status = "disabled";
			phandle = <0x409>;
		};

		i2c@98c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x98c000 0x4000>;
			interrupts = <0x00 0x164 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x4f 0x4f 0x57 0x4f 0x58>;
			dmas = <0x179 0x00 0x03 0x03 0x40 0x00 0x179 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x180>;
			pinctrl-1 = <0x181>;
			qcom,wrapper-core = <0x176>;
			qcom,shared;
			status = "ok";
			phandle = <0x40a>;

			fsa4480@43 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x43>;
				phandle = <0x2c9>;
			};

			qcom,pm8008@8 {
				compatible = "qcom,i2c-pmic";
				reg = <0x08>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupt-controller;
				#interrupt-cells = <0x03>;
				interrupt-names = "pm8008";
				qcom,periph-map = <0x09 0x24 0xc0 0xc1>;
				interrupt-parent = <0x19>;
				interrupts = <0x2d 0x01>;
				pinctrl-names = "default";
				pinctrl-0 = <0x182 0x183>;
				phandle = <0x40b>;

				qcom,pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;
					interrupts = <0x09 0x04 0x01>;
					interrupt-names = "ocp";
					phandle = <0x40c>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8008-chip-en";
						phandle = <0x185>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0x200>;
					interrupts = <0xc0 0x00 0x01 0xc1 0x00 0x01>;
					interrupt-names = "pm8008_gpio1\0pm8008_gpio2";
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x40d>;

					pm8008_gpio1_active {
						pins = "gpio1";
						function = "func1";
						power-source = <0x01>;
						output-enable;
						input-disable;
						bias-disable;
						phandle = <0x184>;
					};
				};
			};

			qcom,pm8008@9 {
				compatible = "qcom,i2c-pmic";
				reg = <0x09>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				pinctrl-names = "default";
				pinctrl-0 = <0x184>;
				phandle = <0x40e>;

				qcom,pm8008-regulator {
					compatible = "qcom,pm8008-regulator";
					pm8008_en-supply = <0x185>;
					qcom,enable-ocp-broadcast;
					vdd_l1_l2-supply = <0x186>;
					vdd_l3_l4-supply = <0x187>;
					vdd_l5-supply = <0x187>;
					vdd_l6-supply = <0x187>;
					vdd_l7-supply = <0x187>;
					phandle = <0x40f>;

					qcom,pm8008-l1@4000 {
						reg = <0x4000>;
						regulator-name = "pm8008_l1";
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x101d00>;
						qcom,min-dropout-voltage = <0x33068>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x410>;
					};

					qcom,pm8008-l2@4100 {
						reg = <0x4100>;
						regulator-name = "pm8008_l2";
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x10d880>;
						qcom,min-dropout-voltage = <0x33068>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x411>;
					};

					qcom,pm8008-l3@4200 {
						reg = <0x4200>;
						regulator-name = "pm8008_l3";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x21340>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x412>;
					};

					qcom,pm8008-l4@4300 {
						reg = <0x4300>;
						regulator-name = "pm8008_l4";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2c4fc0>;
						qcom,min-dropout-voltage = <0x27100>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x413>;
					};

					qcom,pm8008-l5@4400 {
						reg = <0x4400>;
						regulator-name = "pm8008_l5";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x493e0>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x414>;
					};

					qcom,pm8008-l6@4400 {
						reg = <0x4500>;
						regulator-name = "pm8008_l6";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,min-dropout-voltage = <0x2cec0>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x415>;
					};

					qcom,pm8008-l7@4400 {
						reg = <0x4600>;
						regulator-name = "pm8008_l7";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,min-dropout-voltage = <0x30d40>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x416>;
					};
				};
			};
		};

		i2c@990000 {
			compatible = "qcom,i2c-geni";
			reg = <0x990000 0x4000>;
			interrupts = <0x00 0x165 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x51 0x4f 0x57 0x4f 0x58>;
			dmas = <0x179 0x00 0x04 0x03 0x40 0x00 0x179 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x188>;
			pinctrl-1 = <0x189>;
			qcom,wrapper-core = <0x176>;
			status = "disabled";
			phandle = <0x417>;
		};

		i2c@994000 {
			compatible = "qcom,i2c-geni";
			reg = <0x994000 0x4000>;
			interrupts = <0x00 0x166 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x53 0x4f 0x57 0x4f 0x58>;
			dmas = <0x179 0x00 0x05 0x03 0x40 0x00 0x179 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x18a>;
			pinctrl-1 = <0x18b>;
			qcom,wrapper-core = <0x176>;
			status = "disabled";
			phandle = <0x418>;
		};

		spi@980000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x49 0x4f 0x57 0x4f 0x58>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x18c>;
			pinctrl-1 = <0x18d>;
			interrupts = <0x00 0x161 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x176>;
			dmas = <0x179 0x00 0x00 0x01 0x40 0x00 0x179 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x419>;
		};

		spi@984000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x984000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x4b 0x4f 0x57 0x4f 0x58>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x18e>;
			pinctrl-1 = <0x18f>;
			interrupts = <0x00 0x162 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x176>;
			dmas = <0x179 0x00 0x01 0x01 0x40 0x00 0x179 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x41a>;
		};

		spi@988000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x4d 0x4f 0x57 0x4f 0x58>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x190>;
			pinctrl-1 = <0x191>;
			interrupts = <0x00 0x163 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x176>;
			dmas = <0x179 0x00 0x02 0x01 0x40 0x00 0x179 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x41b>;
		};

		spi@98c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x98c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x4f 0x4f 0x57 0x4f 0x58>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x192>;
			pinctrl-1 = <0x193>;
			interrupts = <0x00 0x164 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x176>;
			dmas = <0x179 0x00 0x03 0x01 0x40 0x00 0x179 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x41c>;
		};

		spi@990000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x990000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x51 0x4f 0x57 0x4f 0x58>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x194>;
			pinctrl-1 = <0x195>;
			interrupts = <0x00 0x165 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x176>;
			dmas = <0x179 0x00 0x04 0x01 0x40 0x00 0x179 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x41d>;
		};

		spi@994000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x4f 0x53 0x4f 0x57 0x4f 0x58>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x196>;
			pinctrl-1 = <0x197>;
			interrupts = <0x00 0x166 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x176>;
			dmas = <0x179 0x00 0x05 0x01 0x40 0x00 0x179 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x41e>;
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x41f>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x198>;
						phandle = <0x1af>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x199>;
						phandle = <0x19b>;
					};
				};
			};
		};

		replicator@6b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x6b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x420>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x19a>;
						phandle = <0x19d>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x19b>;
						phandle = <0x199>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x19c>;
						phandle = <0x1a1>;
					};
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x421>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x19d>;
					phandle = <0x19a>;
				};
			};
		};

		tmc@6b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x6b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x19e 0x19f>;
			coresight-csr = <0x1a0>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x422>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a1>;
						phandle = <0x19c>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1a2>;
						phandle = <0x1a3>;
					};
				};
			};
		};

		funnel@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x423>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a3>;
						phandle = <0x1a2>;
					};
				};

				port@1 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1a4>;
						phandle = <0x25b>;
					};
				};

				port@2 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1a5>;
						phandle = <0x259>;
					};
				};

				port@3 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1a6>;
						phandle = <0x1a8>;
					};
				};

				port@4 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1a7>;
						phandle = <0x1b0>;
					};
				};
			};
		};

		tpda@6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,dsb-elem-size = <0x01 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x424>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a8>;
						phandle = <0x1a6>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1a9>;
						phandle = <0x1ab>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1aa>;
						phandle = <0x1ac>;
					};
				};
			};
		};

		tpdm@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x425>;

			port {

				endpoint {
					remote-endpoint = <0x1ab>;
					phandle = <0x1a9>;
				};
			};
		};

		tpdm@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x426>;

			port {

				endpoint {
					remote-endpoint = <0x1ac>;
					phandle = <0x1aa>;
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base\0bam-base";
			qcom,iommu-dma = "bypass";
			iommus = <0x18 0x4c0 0x00 0x18 0x4a0 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			arm,buffer-size = <0x400000>;
			arm,scatter-gather;
			qcom,sw-usb;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x1ad 0x19f>;
			coresight-csr = <0x1ae>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x427>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x1af>;
					phandle = <0x198>;
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x428>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b0>;
						phandle = <0x1a7>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b1>;
						phandle = <0x1b5>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b2>;
						phandle = <0x220>;
					};
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base\0stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			nvmem-cells = <0x1b3>;
			nvmem-cell-names = "debug_fuse";
			phandle = <0x429>;

			port {

				endpoint {
					remote-endpoint = <0x1b4>;
					phandle = <0x1b7>;
				};
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x1ae>;
		};

		csr@6b0c000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0c000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0x1a0>;
		};

		funnel@6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42a>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b5>;
						phandle = <0x1b1>;
					};
				};

				port@1 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b6>;
						phandle = <0x1b8>;
					};
				};

				port@2 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b7>;
						phandle = <0x1b4>;
					};
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42b>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b8>;
						phandle = <0x1b6>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b9>;
						phandle = <0x1bb>;
					};
				};

				port@2 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ba>;
						phandle = <0x1ee>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x0a 0x40 0x18 0x20 0x19 0x40>;
			qcom,tc-elem-size = <0x0a 0x40 0x19 0x40>;
			qcom,dsb-elem-size = <0x01 0x20 0x02 0x20 0x04 0x20 0x06 0x20 0x09 0x20 0x0a 0x20 0x0d 0x20 0x0e 0x20 0x0f 0x20 0x13 0x20 0x18 0x20 0x19 0x20>;
			qcom,cmb-elem-size = <0x04 0x20 0x06 0x20 0x0a 0x20 0x0b 0x20 0x0c 0x40 0x0e 0x40 0x10 0x20 0x14 0x40 0x15 0x20 0x16 0x20 0x17 0x20 0x19 0x40>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42c>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1bb>;
						phandle = <0x1b9>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1bc>;
						phandle = <0x21d>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1bd>;
						phandle = <0x1d4>;
					};
				};

				port@3 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1be>;
						phandle = <0x1d6>;
					};
				};

				port@4 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1bf>;
						phandle = <0x1d8>;
					};
				};

				port@5 {
					reg = <0x09>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c0>;
						phandle = <0x1da>;
					};
				};

				port@6 {
					reg = <0x0a>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c1>;
						phandle = <0x1dc>;
					};
				};

				port@7 {
					reg = <0x0b>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c2>;
						phandle = <0x1de>;
					};
				};

				port@8 {
					reg = <0x0c>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c3>;
						phandle = <0x1e0>;
					};
				};

				port@9 {
					reg = <0x0d>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c4>;
						phandle = <0x1e2>;
					};
				};

				port@10 {
					reg = <0x0e>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c5>;
						phandle = <0x1e4>;
					};
				};

				port@11 {
					reg = <0x0f>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c6>;
						phandle = <0x1e6>;
					};
				};

				port@12 {
					reg = <0x10>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c7>;
						phandle = <0x1e8>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c8>;
						phandle = <0x1ea>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c9>;
						phandle = <0x1ec>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ca>;
						phandle = <0x1d0>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cb>;
						phandle = <0x1cf>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cc>;
						phandle = <0x1d1>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cd>;
						phandle = <0x1d3>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ce>;
						phandle = <0x1d2>;
					};
				};
			};
		};

		tpdm@6870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42d>;

			port {

				endpoint {
					remote-endpoint = <0x1cf>;
					phandle = <0x1cb>;
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42e>;

			port {

				endpoint {
					remote-endpoint = <0x1d0>;
					phandle = <0x1ca>;
				};
			};
		};

		tpdm@684c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42f>;

			port {

				endpoint {
					remote-endpoint = <0x1d1>;
					phandle = <0x1cc>;
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x430>;

			port {

				endpoint {
					remote-endpoint = <0x1d2>;
					phandle = <0x1ce>;
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x431>;

			port {

				endpoint {
					remote-endpoint = <0x1d3>;
					phandle = <0x1cd>;
				};
			};
		};

		funnel@6c2d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c2d000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-center";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x432>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1d4>;
						source = <0x1d5>;
						phandle = <0x1bd>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1d6>;
						source = <0x1d7>;
						phandle = <0x1be>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1d8>;
						source = <0x1d9>;
						phandle = <0x1bf>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1da>;
						source = <0x1db>;
						phandle = <0x1c0>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1dc>;
						source = <0x1dd>;
						phandle = <0x1c1>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1de>;
						source = <0x1df>;
						phandle = <0x1c2>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1e0>;
						source = <0x1e1>;
						phandle = <0x1c3>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1e2>;
						source = <0x1e3>;
						phandle = <0x1c4>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0x1e4>;
						source = <0x1e5>;
						phandle = <0x1c5>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x1e6>;
						source = <0x1e7>;
						phandle = <0x1c6>;
					};
				};

				port@10 {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0x1e8>;
						source = <0x1e9>;
						phandle = <0x1c7>;
					};
				};

				port@11 {
					reg = <0x0b>;

					endpoint {
						remote-endpoint = <0x1ea>;
						source = <0x1eb>;
						phandle = <0x1c8>;
					};
				};

				port@12 {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0x1ec>;
						source = <0x1ed>;
						phandle = <0x1c9>;
					};
				};

				port@13 {
					reg = <0x0d>;

					endpoint {
						remote-endpoint = <0x1ee>;
						phandle = <0x1ba>;
					};
				};

				port@14 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ef>;
						phandle = <0x21a>;
					};
				};

				port@15 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f0>;
						phandle = <0x219>;
					};
				};

				port@16 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f1>;
						phandle = <0x216>;
					};
				};

				port@17 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f2>;
						phandle = <0x202>;
					};
				};

				port@18 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f3>;
						phandle = <0x1fb>;
					};
				};

				port@19 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f4>;
						phandle = <0x1f6>;
					};
				};

				port@20 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f5>;
						phandle = <0x1f7>;
					};
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1eb>;

			port {

				endpoint {
					remote-endpoint = <0x1f6>;
					phandle = <0x1f4>;
				};
			};
		};

		tpdm@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c29000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1ed>;

			port {

				endpoint {
					remote-endpoint = <0x1f7>;
					phandle = <0x1f5>;
				};
			};
		};

		tpda@6843000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6843000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-nav";
			qcom,tpda-atid = <0x44>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x433>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1f8>;
						phandle = <0x207>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f9>;
						phandle = <0x1fa>;
					};
				};
			};
		};

		tpdm@6842000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6842000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-nav";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x434>;

			port {

				endpoint {
					remote-endpoint = <0x1fa>;
					phandle = <0x1f9>;
				};
			};
		};

		funnel@6983000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6983000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x435>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1fb>;
						phandle = <0x1f3>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fc>;
						phandle = <0x1ff>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fd>;
						phandle = <0x200>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fe>;
						phandle = <0x201>;
					};
				};
			};
		};

		tpdm@6980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x1e7>;

			port {

				endpoint {
					remote-endpoint = <0x1ff>;
					phandle = <0x1fc>;
				};
			};
		};

		tpdm@69810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6981000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing-llm";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1e9>;

			port {

				endpoint {
					remote-endpoint = <0x200>;
					phandle = <0x1fd>;
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;
			phandle = <0x436>;

			port {

				endpoint {
					remote-endpoint = <0x201>;
					phandle = <0x1fe>;
				};
			};
		};

		funnel@6c3b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c3b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-compute";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x437>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x202>;
						phandle = <0x1f2>;
					};
				};

				port@1 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x203>;
						phandle = <0x213>;
					};
				};

				port@2 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x204>;
						phandle = <0x20d>;
					};
				};

				port@3 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x205>;
						phandle = <0x208>;
					};
				};

				port@4 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x206>;
						phandle = <0x209>;
					};
				};

				port@5 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x207>;
						phandle = <0x1f8>;
					};
				};
			};
		};

		tpdm@6c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c38000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-compute0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1e3>;

			port {

				endpoint {
					remote-endpoint = <0x208>;
					phandle = <0x205>;
				};
			};
		};

		tpdm@6c39000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c39000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-compute1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1e5>;

			port {

				endpoint {
					remote-endpoint = <0x209>;
					phandle = <0x206>;
				};
			};
		};

		tpdm@6c47000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c47000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1dd>;

			port {

				endpoint {
					remote-endpoint = <0x20a>;
					phandle = <0x20e>;
				};
			};
		};

		tpdm@6c40000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c40000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu-llm";
			clocks = <0x50 0x00 0x4f 0x25 0x4f 0x29 0x5d 0x22 0x5d 0x09 0x5d 0x0a 0x5d 0x0c 0x5d 0x16 0x5d 0x17 0x5d 0x18 0x5d 0x19>;
			clock-names = "apb_pclk\0npu_axi_clk\0npu_cfg_ahb_clk\0npu_cc_xo_clk\0npu_core_clk\0npu_core_clk_src\0dl_llm_clk\0llm_clk\0llm_curr_clk\0llm_temp_clk\0llm_xo_clk";
			qcom,proxy-clks = "npu_axi_clk\0npu_cfg_ahb_clk\0npu_cc_xo_clk\0npu_core_clk\0npu_core_clk_src\0dl_llm_clk\0llm_clk\0llm_curr_clk\0llm_temp_clk\0llm_xo_clk";
			vdd-supply = <0x152>;
			vdd_cx-supply = <0x53>;
			qcom,proxy-regs = "vdd\0vdd_cx";
			phandle = <0x1df>;

			port {

				endpoint {
					remote-endpoint = <0x20b>;
					phandle = <0x20f>;
				};
			};
		};

		tpdm@6c41000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c41000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu-dpm";
			clocks = <0x50 0x00 0x5d 0x0b 0x5d 0x0d 0x5d 0x0e 0x5d 0x0f>;
			clock-names = "apb_pclk\0dl_dpm_clk\0dpm_clk\0dpm_temp_clk\0dpm_xo_clk";
			qcom,proxy-clks = "dl_dpm_clk\0dpm_clk\0dpm_temp_clk\0dpm_xo_clk";
			vdd-supply = <0x152>;
			vdd_cx-supply = <0x53>;
			qcom,proxy-regs = "vdd\0vdd_cx";
			phandle = <0x1e1>;

			port {

				endpoint {
					remote-endpoint = <0x20c>;
					phandle = <0x210>;
				};
			};
		};

		funnel@6c44000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c44000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-npu";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x438>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x20d>;
						phandle = <0x204>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20e>;
						phandle = <0x20a>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20f>;
						phandle = <0x20b>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x210>;
						phandle = <0x20c>;
					};
				};

				port@4 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x211>;
						phandle = <0x212>;
					};
				};
			};
		};

		npu_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-npu-etm0";
			qcom,inst-id = <0x0e>;
			phandle = <0x439>;

			port {

				endpoint {
					remote-endpoint = <0x212>;
					phandle = <0x211>;
				};
			};
		};

		funnel@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43a>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x213>;
						phandle = <0x203>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x214>;
						phandle = <0x215>;
					};
				};
			};
		};

		tpdm@6844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x1db>;

			port {

				endpoint {
					remote-endpoint = <0x215>;
					phandle = <0x214>;
				};
			};
		};

		funnel@6e05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6e05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43b>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x216>;
						phandle = <0x1f1>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x217>;
						phandle = <0x218>;
					};
				};
			};
		};

		tpdm@6e00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			status = "disabled";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x1d9>;

			port {

				endpoint {
					remote-endpoint = <0x218>;
					phandle = <0x217>;
				};
			};
		};

		tpdm@6c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c60000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1d7>;

			port {

				endpoint {
					remote-endpoint = <0x219>;
					phandle = <0x1f0>;
				};
			};
		};

		funnel@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-mm";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43c>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x21a>;
						phandle = <0x1ef>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21b>;
						phandle = <0x21c>;
					};
				};
			};
		};

		tpdm@6c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mm";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1d5>;

			port {

				endpoint {
					remote-endpoint = <0x21c>;
					phandle = <0x21b>;
				};
			};
		};

		funnel@6902000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6902000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gpu";
			status = "disabled";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43d>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x21d>;
						phandle = <0x1bc>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21e>;
						phandle = <0x21f>;
					};
				};
			};
		};

		tpdm@6900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6900000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			status = "disabled";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43e>;

			port {

				endpoint {
					remote-endpoint = <0x21f>;
					phandle = <0x21e>;
				};
			};
		};

		funnel@6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43f>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x220>;
						phandle = <0x1b2>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x221>;
						phandle = <0x25a>;
					};
				};

				port@2 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x222>;
						phandle = <0x224>;
					};
				};

				port@3 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x223>;
						phandle = <0x235>;
					};
				};
			};
		};

		funnel@6804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x440>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x224>;
						phandle = <0x222>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x225>;
						phandle = <0x230>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x226>;
						phandle = <0x228>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x227>;
						phandle = <0x22b>;
					};
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0x0b>;

			port {

				endpoint {
					remote-endpoint = <0x228>;
					phandle = <0x226>;
				};
			};
		};

		funnel@680c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x680c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem-q6";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x441>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x229>;
						phandle = <0x22c>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22a>;
						phandle = <0x22f>;
					};
				};
			};
		};

		funnel_1@680c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x680b000 0x1000 0x680c000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-modem-q6_dup";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x442>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x22b>;
						phandle = <0x227>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22c>;
						phandle = <0x229>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22d>;
						phandle = <0x22e>;
					};
				};
			};
		};

		dummy_source {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			phandle = <0x443>;

			port {

				endpoint {
					remote-endpoint = <0x22e>;
					phandle = <0x22d>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;

			port {

				endpoint {
					remote-endpoint = <0x22f>;
					phandle = <0x22a>;
				};
			};
		};

		tpda@6803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6803000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x444>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x230>;
						phandle = <0x225>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x231>;
						phandle = <0x233>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x232>;
						phandle = <0x234>;
					};
				};
			};
		};

		tpdm@6800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6800000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x445>;

			port {

				endpoint {
					remote-endpoint = <0x233>;
					phandle = <0x231>;
				};
			};
		};

		tpdm@6801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6801000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-1";
			status = "disabled";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x446>;

			port {

				endpoint {
					remote-endpoint = <0x234>;
					phandle = <0x232>;
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x447>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x235>;
						phandle = <0x223>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x236>;
						phandle = <0x247>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x237>;
						phandle = <0x23b>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x238>;
						phandle = <0x241>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x239>;
						phandle = <0x244>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23a>;
						phandle = <0x23e>;
					};
				};
			};
		};

		tpda@7832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x448>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x23b>;
						phandle = <0x237>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23c>;
						phandle = <0x23d>;
					};
				};
			};
		};

		tpdm@7830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x449>;

			port {

				endpoint {
					remote-endpoint = <0x23d>;
					phandle = <0x23c>;
				};
			};
		};

		tpda@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44a>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x23e>;
						phandle = <0x23a>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23f>;
						phandle = <0x240>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44b>;

			port {

				endpoint {
					remote-endpoint = <0x240>;
					phandle = <0x23f>;
				};
			};
		};

		tpda@78c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44c>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x241>;
						phandle = <0x238>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x242>;
						phandle = <0x243>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44d>;

			port {

				endpoint {
					remote-endpoint = <0x243>;
					phandle = <0x242>;
				};
			};
		};

		tpda@78d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-gold";
			qcom,tpda-atid = <0x49>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44e>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x244>;
						phandle = <0x239>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x245>;
						phandle = <0x246>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44f>;

			port {

				endpoint {
					remote-endpoint = <0x246>;
					phandle = <0x245>;
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x450>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x247>;
						phandle = <0x236>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x248>;
						phandle = <0x250>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x249>;
						phandle = <0x251>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x24a>;
						phandle = <0x252>;
					};
				};

				port@4 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x24b>;
						phandle = <0x253>;
					};
				};

				port@5 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x24c>;
						phandle = <0x254>;
					};
				};

				port@6 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x24d>;
						phandle = <0x255>;
					};
				};

				port@7 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x24e>;
						phandle = <0x256>;
					};
				};

				port@8 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x24f>;
						phandle = <0x257>;
					};
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x10>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x451>;

			port {

				endpoint {
					remote-endpoint = <0x250>;
					phandle = <0x248>;
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x11>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x452>;

			port {

				endpoint {
					remote-endpoint = <0x251>;
					phandle = <0x249>;
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x12>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x453>;

			port {

				endpoint {
					remote-endpoint = <0x252>;
					phandle = <0x24a>;
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x454>;

			port {

				endpoint {
					remote-endpoint = <0x253>;
					phandle = <0x24b>;
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm4";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x455>;

			port {

				endpoint {
					remote-endpoint = <0x254>;
					phandle = <0x24c>;
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x15>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm5";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x456>;

			port {

				endpoint {
					remote-endpoint = <0x255>;
					phandle = <0x24d>;
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x16>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm6";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x457>;

			port {

				endpoint {
					remote-endpoint = <0x256>;
					phandle = <0x24e>;
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x17>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm7";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x458>;

			port {

				endpoint {
					remote-endpoint = <0x257>;
					phandle = <0x24f>;
				};
			};
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x459>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45a>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45b>;
		};

		cti@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6830000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-iris_dl_cti";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45c>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1ad>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45d>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x04>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x258>;
			phandle = <0x45e>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45f>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x460>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x461>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x462>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x463>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x464>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x465>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x466>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x467>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x468>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x469>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46a>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46b>;
		};

		cti@7020000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x10>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46c>;
		};

		cti@7120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x11>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46d>;
		};

		cti@7220000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x12>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46e>;
		};

		cti@7320000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x13>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46f>;
		};

		cti@7420000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x14>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x470>;
		};

		cti@7520000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x15>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x471>;
		};

		cti@7620000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x16>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x472>;
		};

		cti@7720000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x17>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x473>;
		};

		cti@6b00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b00000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x19e>;
		};

		cti@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b01000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x474>;
		};

		cti@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti2";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x475>;
		};

		cti@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti3";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x19f>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x476>;
		};

		cti@6c2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x477>;
		};

		cti@6c2c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti2";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x478>;
		};

		cti@6c09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x479>;
		};

		cti@6c0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47a>;
		};

		cti@6c3a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c3a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlcompute_cti0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47b>;
		};

		cti@6e02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47c>;
		};

		cti@6e03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47d>;
		};

		cti@6e04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e04000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47e>;
		};

		cti@6e10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e10000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47f>;
		};

		cti@6e11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x480>;
		};

		cti@6e12000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e12000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x481>;
		};

		cti@6962000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6962000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x482>;
		};

		cti@6961000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6961000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x483>;
		};

		cti@6845000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6845000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass_dl_cti";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x484>;
		};

		cti@6c42000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c42000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-npu_dl_cti_0";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x485>;
		};

		cti@6c43000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c43000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-npu_dl_cti_1";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x486>;
		};

		cti@6c4b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c4b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-npu_q6_cti";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x487>;
		};

		cti@6982000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6982000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_dl_cti";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x488>;
		};

		cti@698b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x698b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_q6_cti";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x489>;
		};

		tpdm@6b26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			phandle = <0x48a>;

			port {

				endpoint {
					remote-endpoint = <0x259>;
					phandle = <0x1a5>;
				};
			};
		};

		tpdm@069a4000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x48b>;

			port {

				endpoint {
					remote-endpoint = <0x25a>;
					phandle = <0x221>;
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;

			port {

				endpoint {
					remote-endpoint = <0x25b>;
					phandle = <0x1a4>;
				};
			};
		};

		tgu@6b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x6b0b000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48c>;
		};

		hwevent {
			compatible = "qcom,coresight-hwevent";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x1ae>;
			clocks = <0x50 0x00>;
			clock-names = "apb_pclk";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy0 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v1.2.2.2\0qcom,csiphy";
			reg = <0xace0000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe0000>;
			interrupts = <0x00 0x1dd 0x01>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr\0refgen";
			gdscr-supply = <0x25c>;
			refgen-supply = <0xa8>;
			csi-vdd-voltage = <0xd6d80>;
			mipi-csi-vdd-supply = <0x63>;
			clocks = <0x5b 0x0e 0x5b 0x17 0x5b 0x10 0x5b 0x0f>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x16e36000 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x48d>;
		};

		qcom,csiphy1 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v1.2.2.2\0qcom,csiphy";
			reg = <0xace2000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe2000>;
			interrupts = <0x00 0x1de 0x01>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr\0refgen";
			gdscr-supply = <0x25c>;
			refgen-supply = <0xa8>;
			csi-vdd-voltage = <0xd6d80>;
			mipi-csi-vdd-supply = <0x63>;
			clocks = <0x5b 0x0e 0x5b 0x18 0x5b 0x12 0x5b 0x11>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x16e36000 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x48e>;
		};

		qcom,csiphy2 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v1.2.2.2\0qcom,csiphy";
			reg = <0xace4000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe4000>;
			interrupts = <0x00 0x1df 0x01>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr\0refgen";
			gdscr-supply = <0x25c>;
			refgen-supply = <0xa8>;
			csi-vdd-voltage = <0xd6d80>;
			mipi-csi-vdd-supply = <0x63>;
			clocks = <0x5b 0x0e 0x5b 0x19 0x5b 0x14 0x5b 0x13>;
			clock-names = "cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x16e36000 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x48f>;
		};

		qcom,csiphy3 {
			cell-index = <0x03>;
			compatible = "qcom,csiphy-v1.2.2.2\0qcom,csiphy";
			reg = <0xace6000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe6000>;
			interrupts = <0x00 0x1c0 0x01>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr\0refgen";
			gdscr-supply = <0x25c>;
			refgen-supply = <0xa8>;
			csi-vdd-voltage = <0xd6d80>;
			mipi-csi-vdd-supply = <0x63>;
			clocks = <0x5b 0x0e 0x5b 0x1a 0x5b 0x16 0x5b 0x15>;
			clock-names = "cphy_rx_clk_src\0csiphy3_clk\0csi3phytimer_clk_src\0csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x16e36000 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x490>;
		};

		qcom,cci0 {
			cell-index = <0x00>;
			compatible = "qcom,cci";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xac4a000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1cc 0x01>;
			status = "ok";
			gdscr-supply = <0x25c>;
			regulator-names = "gdscr";
			clocks = <0x5b 0x55 0x5b 0x56>;
			clock-names = "cci_0_clk\0cci_0_clk_src";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x00 0x23c3460>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x25d 0x25e>;
			pinctrl-1 = <0x25f 0x260>;
			gpios = <0x19 0x11 0x00 0x19 0x12 0x00 0x19 0x13 0x00 0x19 0x14 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			phandle = <0x491>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x492>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x493>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x494>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x495>;
			};
		};

		qcom,cci1 {
			cell-index = <0x01>;
			compatible = "qcom,cci";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xac4b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4b000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x10f 0x01>;
			status = "ok";
			gdscr-supply = <0x25c>;
			regulator-names = "gdscr";
			clocks = <0x5b 0x57 0x5b 0x58>;
			clock-names = "cci_clk\0cci_1_clk_src";
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x00 0x23c3460>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x261>;
			pinctrl-1 = <0x262>;
			gpios = <0x19 0x1b 0x00 0x19 0x1c 0x00>;
			gpio-req-tbl-num = <0x00 0x01>;
			gpio-req-tbl-flags = <0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA2\0CCI_I2C_CLK2";
			phandle = <0x496>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x497>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x498>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x499>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x49a>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x18 0x900 0x5e0 0x18 0x880 0x5e0 0x18 0x820 0x5e0 0x18 0x920 0x5e0 0x18 0x8a0 0x5e0 0x18 0x940 0x5e0 0x18 0x8c0 0x5e0 0x18 0xd00 0x5e0 0x18 0xc80 0x5e0 0x18 0xc20 0x5e0 0x18 0xd20 0x5e0 0x18 0xca0 0x5e0 0x18 0xd40 0x5e0 0x18 0xcc0 0x5e0>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				label = "ife";

				iova-mem-map {
					phandle = <0x49b>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x18 0x1280 0x20 0x18 0x12a0 0x20>;
				label = "jpeg";
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x49c>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x263>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x18 0x1042 0x00 0x18 0x11a0 0x00 0x18 0x1220 0x00 0x18 0x1300 0x20 0x18 0x1320 0x20 0x18 0x1180 0x00 0x18 0x1200 0x00 0x18 0x11e0 0x00 0x18 0x1260 0x00>;
				label = "icp";
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				iova-region-discard = <0xdff00000 0x300000>;

				iova-mem-map {
					phandle = <0x49d>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x00>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x00>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = "\a@\0";
						iova-region-len = "\t`\0";
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x04>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xee300000>;
						iova-region-id = <0x03>;
						iova-region-discard = <0xdff00000 0x300000>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x05>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x18 0x1000 0x00>;
				label = "cpas-cdm0";
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x49e>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};

			msm_cam_smmu_fd {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x18 0x12c0 0x20 0x18 0x12e0 0x20>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				label = "fd";

				iova-mem-map {
					phandle = <0x49f>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x18 0x11c0 0x00 0x18 0x1240 0x00>;
				label = "lrme";
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x4a0>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = "\a@\0";
						iova-region-len = <0x6400000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x01>;
			cdm-client-names = "vfe\0jpegdma\0jpegenc\0fd\0lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0 {
			cell-index = <0x00>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x00 0x1cd 0x01>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x25c>;
			clock-names = "cam_cc_cpas_slow_ahb_clk\0cam_cc_cpas_ahb_clk";
			clocks = <0x5b 0x5b 0x5b 0x0d>;
			clock-rates = <0x00 0x00>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0 {
			cell-index = <0x00>;
			compatible = "qcom,csid175_200";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = "\0\v0";
			interrupt-names = "csid";
			interrupts = <0x00 0x1d0 0x01>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x25c>;
			ife0-supply = <0x264>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x5b 0x28 0x5b 0x27 0x5b 0x0e 0x5b 0x26 0x5b 0x25 0x5b 0x24 0x5b 0x23>;
			clock-rates = <0x11e1a300 0x00 0x00 0x00 0x16a65700 0x00 0x00 0x16e36000 0x00 0x00 0x00 0x1e65fb80 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x25f7d940 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x2d4cae00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x4a1>;
		};

		qcom,vfe0 {
			cell-index = <0x00>;
			compatible = "qcom,vfe175_130";
			reg-names = "ife";
			reg = <0xacaf000 0x5200>;
			reg-cam-base = <0xaf000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d1 0x01>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x25c>;
			ife0-supply = <0x264>;
			clock-names = "ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x5b 0x25 0x5b 0x24 0x5b 0x23>;
			clock-rates = <0x16a65700 0x00 0x00 0x1e65fb80 0x00 0x00 0x25f7d940 0x00 0x00 0x2d4cae00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x5b 0x29>;
			clock-rates-option = <0x2d4cae00>;
			status = "ok";
			phandle = <0x4a2>;
		};

		qcom,csid1 {
			cell-index = <0x01>;
			compatible = "qcom,csid175_200";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x1d2 0x01>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x25c>;
			ife1-supply = <0x265>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x5b 0x2f 0x5b 0x2e 0x5b 0x0e 0x5b 0x2d 0x5b 0x2c 0x5b 0x2b 0x5b 0x2a>;
			clock-rates = <0x11e1a300 0x00 0x00 0x00 0x16a65700 0x00 0x00 0x16e36000 0x00 0x00 0x00 0x1e65fb80 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x25f7d940 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x2d4cae00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x4a3>;
		};

		qcom,vfe1 {
			cell-index = <0x01>;
			compatible = "qcom,vfe175_130";
			reg-names = "ife";
			reg = <0xacb6000 0x5200>;
			reg-cam-base = "\0\v`";
			interrupt-names = "ife";
			interrupts = <0x00 0x1d3 0x01>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x25c>;
			ife1-supply = <0x265>;
			clock-names = "ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x5b 0x2c 0x5b 0x2b 0x5b 0x2a>;
			clock-rates = <0x16a65700 0x00 0x00 0x1e65fb80 0x00 0x00 0x25f7d940 0x00 0x00 0x2d4cae00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x5b 0x30>;
			clock-rates-option = <0x2d4cae00>;
			status = "ok";
			phandle = <0x4a4>;
		};

		qcom,csid-lite0 {
			cell-index = <0x02>;
			compatible = "qcom,csid-lite175";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x1d4 0x01>;
			regulator-names = "camss";
			camss-supply = <0x25c>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk";
			clocks = <0x5b 0x35 0x5b 0x34 0x5b 0x0e 0x5b 0x33 0x5b 0x32 0x5b 0x31>;
			clock-rates = <0x11e1a300 0x00 0x00 0x00 0x1312d000 0x00 0x16e36000 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x17d78400 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x4a5>;
		};

		qcom,vfe-lite0 {
			cell-index = <0x02>;
			compatible = "qcom,vfe-lite175";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = "\0\f@";
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x1d5 0x01>;
			regulator-names = "camss";
			camss-supply = <0x25c>;
			clock-names = "ife_clk_src\0ife_clk";
			clocks = <0x5b 0x32 0x5b 0x31>;
			clock-rates = <0x1312d000 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x4a6>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5\0qcom,ipe0\0qcom,ipe1\0qcom,bps";
			num-a5 = <0x01>;
			num-ipe = <0x02>;
			num-bps = <0x01>;
			icp_pc_en;
			status = "ok";
		};

		qcom,a5 {
			cell-index = <0x00>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic\0a5_sierra\0a5_csr";
			reg-cam-base = <0x00 0x10000 0x18000>;
			interrupts = <0x00 0x1cf 0x01>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x25c>;
			clock-names = "soc_fast_ahb\0icp_ahb_clk\0icp_clk_src\0icp_clk";
			src-clock-name = "icp_clk_src";
			clocks = <0x5b 0x1b 0x5b 0x20 0x5b 0x22 0x5b 0x21>;
			clock-rates = <0x5f5e100 0x00 0x17d78400 0x00 0xbebc200 0x00 0x1c9c3800 0x00 0x11e1a300 0x00 0x23c34600 0x00 0x17d78400 0x00 0x23c34600 0x00 0x17d78400 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x1073 0x101cf>;
			qos-val = <0xa0a>;
			status = "ok";
			phandle = <0x4a7>;
		};

		qcom,ipe0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0x3000>;
			reg-names = "ipe0_top";
			reg-cam-base = "\0\bp";
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x266>;
			clock-names = "ipe_0_ahb_clk\0ipe_0_areg_clk\0ipe_0_axi_clk\0ipe_0_clk_src\0ipe_0_clk";
			src-clock-name = "ipe_0_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x5b 0x36 0x5b 0x37 0x5b 0x38 0x5b 0x3a 0x5b 0x39>;
			clock-rates = <0x00 0x00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x19a14780 0x00 0x00 0x00 0x00 0x1efe9200 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x4a8>;
		};

		qcom,ipe1 {
			cell-index = <0x01>;
			compatible = "qcom,cam-ipe";
			reg = <0xac91000 0x3000>;
			reg-names = "ipe1_top";
			reg-cam-base = <0x91000>;
			regulator-names = "ipe1-vdd";
			ipe1-vdd-supply = <0x267>;
			clock-names = "ipe_1_ahb_clk\0ipe_1_areg_clk\0ipe_1_axi_clk\0ipe_1_clk_src\0ipe_1_clk";
			src-clock-name = "ipe_1_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x5b 0x3b 0x5b 0x3c 0x5b 0x3d 0x5b 0x3a 0x5b 0x3e>;
			clock-rates = <0x00 0x00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x19a14780 0x00 0x00 0x00 0x00 0x1efe9200 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x4a9>;
		};

		qcom,bps {
			cell-index = <0x00>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x3000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x268>;
			clock-names = "bps_ahb_clk\0bps_areg_clk\0bps_axi_clk\0bps_clk_src\0bps_clk";
			src-clock-name = "bps_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x5b 0x4d 0x5b 0x4e 0x5b 0x4f 0x5b 0x51 0x5b 0x50>;
			clock-rates = <0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x4aa>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc\0qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			status = "ok";
		};

		qcom,jpegenc {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x00 0x1da 0x01>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x25c>;
			clock-names = "jpegenc_clk_src\0jpegenc_clk";
			clocks = <0x5b 0x40 0x5b 0x3f>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x4ab>;
		};

		qcom,jpegdma {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x00 0x1db 0x01>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x25c>;
			clock-names = "jpegdma_clk_src\0jpegdma_clk";
			clocks = <0x5b 0x40 0x5b 0x3f>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x4ac>;
		};

		qcom,cam-fd {
			compatible = "qcom,cam-fd";
			compat-hw-name = "qcom,fd";
			num-fd = <0x01>;
			status = "ok";
		};

		qcom,fd {
			cell-index = <0x00>;
			compatible = "qcom,fd501";
			reg-names = "fd_core\0fd_wrapper";
			reg = <0xac5a000 0x1000 0xac5b000 0x400>;
			reg-cam-base = <0x5a000 0x5b000>;
			interrupt-names = "fd";
			interrupts = <0x00 0x1ce 0x01>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x25c>;
			clock-names = "fd_core_clk_src\0fd_core_clk\0fd_core_uar_clk";
			clocks = <0x5b 0x1d 0x5b 0x1c 0x5b 0x1e>;
			src-clock-name = "fd_core_clk_src";
			clock-control-debugfs = "true";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal";
			clock-rates = <0x16a65700 0x00 0x00 0x16e36000 0x00 0x00 0x1c9c3800 0x00 0x00 0x23c34600 0x00 0x00>;
			status = "ok";
			phandle = <0x4ad>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme {
			cell-index = <0x00>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0xa00>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x00 0x1dc 0x01>;
			regulator-names = "camss";
			camss-supply = <0x25c>;
			clock-names = "lrme_clk_src\0lrme_clk";
			clocks = <0x5b 0x42 0x5b 0x41>;
			clock-rates = <0xe4e1c00 0xe4e1c00 0x11e1a300 0x11e1a300 0x1312d000 0x1312d000 0x17d78400 0x17d78400 0x17d78400 0x17d78400>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x4ae>;
		};

		qcom,cam-cpas {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top\0cam_camnoc";
			reg = <0xac40000 0x1000 0xac42000 0x6000>;
			reg-cam-base = <0x40000 0x42000>;
			cam_hw_fuse = <0x00 0x780210 0x1d 0x01 0x780210 0x12>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x1cb 0x01>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x25c>;
			clock-names = "gcc_ahb_clk\0gcc_axi_hf_clk\0gcc_axi_sf_clk\0slow_ahb_clk_src\0cpas_ahb_clk\0camnoc_axi_clk_src\0camnoc_axi_clk";
			clocks = <0x4f 0x84 0x4f 0x04 0x4f 0x05 0x5b 0x5b 0x5b 0x0d 0x5b 0x53 0x5b 0x52>;
			src-clock-name = "camnoc_axi_clk_src";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x8f0d180 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0xe4e1c00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x1312d000 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x1c9c3800 0x00>;
			clock-cntl-level = "suspend\0lowsvs\0svs\0svs_l1\0nominal\0nominal_l1\0turbo";
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0xfde8 0x01 0x24d 0x00 0x1e848 0x01 0x24d 0x00 0x1e848 0x01 0x24d 0x00 0x3d090 0x01 0x24d 0x00 0x3d090 0x01 0x24d 0x00 0x3d090 0x01 0x24d 0x00 0x3d090>;
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			vdd-corner-ahb-mapping = "suspend\0minsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			client-id-based;
			client-names = "csiphy0\0csiphy1\0csiphy2\0csiphy3\0cci0\0cci1\0csid0\0csid1\0csid2\0ife0\0ife1\0ife2\0ipe0\0ipe1\0cam-cdm-intf0\0cpas-cdm0\0bps0\0icp0\0jpeg-dma0\0jpeg-enc0\0fd0\0lrmecpas0";

			camera-bus-nodes {

				level3-nodes {
					level-index = <0x03>;

					level3-rt0-wr-sum {
						cell-index = <0x00>;
						node-name = "level3-rt0-wr-sum";
						traffic-merge-type = <0x00>;
						qcom,axi-port-name = "cam_hf_3";
						ib-bw-voting-needed;
						phandle = <0x269>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_hf_3_mnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x02>;
							qcom,msm-bus,num-paths = <0x01>;
							qcom,msm-bus,vectors-KBps = <0x91 0x200 0x00 0x00 0x91 0x200 0x00 0x00>;
						};
					};

					level3-rt1-rd-wr-sum {
						cell-index = <0x01>;
						node-name = "level3-rt1-rd-wr-sum";
						traffic-merge-type = <0x00>;
						qcom,axi-port-name = "cam_hf_1";
						ib-bw-voting-needed;
						phandle = <0x26a>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_hf_1_mnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x02>;
							qcom,msm-bus,num-paths = <0x01>;
							qcom,msm-bus,vectors-KBps = <0x88 0x200 0x00 0x00 0x88 0x200 0x00 0x00>;
						};
					};

					level3-nrt0-rd-wr-sum {
						cell-index = <0x02>;
						node-name = "level3-nrt0-rd-wr-sum";
						traffic-merge-type = <0x00>;
						qcom,axi-port-name = "cam_sf_0";
						phandle = <0x26b>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_sf_0_mnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x02>;
							qcom,msm-bus,num-paths = <0x01>;
							qcom,msm-bus,vectors-KBps = <0x89 0x200 0x00 0x00 0x89 0x200 0x00 0x00>;
						};
					};

					level3-nrt1-rd-sum {
						cell-index = <0x03>;
						node-name = "level3-nrt1-rd-sum";
						traffic-merge-type = <0x00>;
						qcom,axi-port-name = "cam_sf_icp";
						phandle = <0x26c>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_hf_4_mnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x02>;
							qcom,msm-bus,num-paths = <0x01>;
							qcom,msm-bus,vectors-KBps = <0xab 0x200 0x00 0x00 0xab 0x200 0x00 0x00>;
						};
					};
				};

				level2-nodes {
					level-index = <0x02>;
					camnoc-max-needed;

					level2-rt0-write0 {
						cell-index = <0x04>;
						node-name = "level2-rt0-write0";
						parent-node = <0x269>;
						traffic-merge-type = <0x00>;
						phandle = <0x26d>;
					};

					level2-rt1-read0 {
						cell-index = <0x05>;
						node-name = "level2-rt1-read0";
						parent-node = <0x26a>;
						traffic-merge-type = <0x01>;
						phandle = <0x26f>;
					};

					level2-rt1-write0 {
						cell-index = <0x06>;
						node-name = "level2-rt1-write0";
						parent-node = <0x26a>;
						traffic-merge-type = <0x01>;
						phandle = <0x26e>;
					};

					level2-nrt0-write0 {
						cell-index = <0x07>;
						node-name = "level2-nrt0-write0";
						parent-node = <0x26b>;
						traffic-merge-type = <0x00>;
						phandle = <0x270>;
					};

					level2-nrt0-read0 {
						cell-index = <0x08>;
						node-name = "level2-nrt0-read0";
						parent-node = <0x26b>;
						traffic-merge-type = <0x00>;
						phandle = <0x271>;
					};

					level2-nrt1-read0 {
						cell-index = <0x09>;
						node-name = "level2-nrt1-read0";
						parent-node = <0x26c>;
						traffic-merge-type = <0x00>;
						bus-width-factor = <0x04>;
						phandle = <0x279>;
					};
				};

				level1-nodes {
					level-index = <0x01>;
					camnoc-max-needed;

					level1-rt0-write0 {
						cell-index = <0x0a>;
						node-name = "level1-rt0-write0";
						parent-node = <0x26d>;
						traffic-merge-type = <0x00>;
						phandle = <0x273>;
					};

					level1-rt1-write0 {
						cell-index = <0x0b>;
						node-name = "level1-rt1-write0";
						parent-node = <0x26e>;
						traffic-merge-type = <0x00>;
						phandle = <0x272>;
					};

					level1-rt1-read0 {
						cell-index = <0x0c>;
						node-name = "level1-rt1-read0";
						parent-node = <0x26f>;
						traffic-merge-type = <0x00>;
						phandle = <0x274>;
					};

					level1-rt1-write1 {
						cell-index = <0x0d>;
						node-name = "level1-rt1-write1";
						parent-node = <0x26e>;
						traffic-merge-type = <0x00>;
						phandle = <0x275>;
					};

					level1-nrt0-write0 {
						cell-index = <0x0e>;
						node-name = "level1-nrt0-write0";
						parent-node = <0x270>;
						traffic-merge-type = <0x00>;
						phandle = <0x277>;
					};

					level1-nrt0-write1 {
						cell-index = <0x0f>;
						node-name = "level1-nrt0-write1";
						parent-node = <0x270>;
						traffic-merge-type = <0x00>;
						phandle = <0x278>;
					};

					level1-nrt0-read0 {
						cell-index = <0x10>;
						node-name = "level1-nrt0-read0";
						parent-node = <0x271>;
						traffic-merge-type = <0x00>;
						phandle = <0x276>;
					};
				};

				level0-nodes {
					level-index = <0x00>;

					cpas-cdm0-all-rd {
						cell-index = <0x11>;
						node-name = "cpas-cdm0-all-rd";
						client-name = "cpas-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x271>;
						phandle = <0x4af>;
					};

					fd0-all-wr {
						cell-index = <0x12>;
						node-name = "fd0-all-wr";
						client-name = "fd0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x270>;
						phandle = <0x4b0>;
					};

					fd0-all-rd {
						cell-index = <0x13>;
						node-name = "fd0-all-rd";
						client-name = "fd0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x271>;
						phandle = <0x4b1>;
					};

					ife0-pixelall-wr {
						cell-index = <0x14>;
						node-name = "ife0-pixelall-wr";
						client-name = "ife0";
						traffic-data = <0x103>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08 0x01 0x02 0x03 0x09>;
						parent-node = <0x272>;
						phandle = <0x4b2>;
					};

					ife1-rdi-wr {
						cell-index = <0x15>;
						node-name = "ife1-rdi-wr";
						client-name = "ife1";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x273>;
						phandle = <0x4b3>;
					};

					ife0-rdi-wr {
						cell-index = <0x16>;
						node-name = "ife0-rdi-wr";
						client-name = "ife0";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x273>;
						phandle = <0x4b4>;
					};

					ife2-rdi-wr {
						cell-index = <0x17>;
						node-name = "ife2-rdi-wr";
						client-name = "ife2";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x273>;
						phandle = <0x4b5>;
					};

					ife1-rdi-rd {
						cell-index = <0x18>;
						node-name = "ife1-rdi-rd";
						client-name = "ife1";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x274>;
						phandle = <0x4b6>;
					};

					ife0-rdi-rd {
						cell-index = <0x19>;
						node-name = "ife0-rdi-rd";
						client-name = "ife0";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x274>;
						phandle = <0x4b7>;
					};

					ife1-pixelall-wr {
						cell-index = <0x1a>;
						node-name = "ife1-pixelall-wr";
						client-name = "ife1";
						traffic-data = <0x103>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08 0x01 0x02 0x03 0x09>;
						parent-node = <0x275>;
						phandle = <0x4b8>;
					};

					bps0-all-rd {
						cell-index = <0x1b>;
						node-name = "bps0-all-rd";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x276>;
						phandle = <0x4b9>;
					};

					ipe0-all-rd {
						cell-index = <0x1c>;
						node-name = "ipe0-all-rd";
						client-name = "ipe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x20 0x21>;
						parent-node = <0x276>;
						phandle = <0x4ba>;
					};

					ipe1-all-rd {
						cell-index = <0x1d>;
						node-name = "ipe1-all-rd";
						client-name = "ipe1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x20 0x21>;
						parent-node = <0x276>;
						phandle = <0x4bb>;
					};

					lrme0-all-rd {
						cell-index = <0x1e>;
						node-name = "lrme0-all-rd";
						client-name = "lrmecpas0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x276>;
						phandle = <0x4bc>;
					};

					bps0-all-wr {
						cell-index = <0x1f>;
						node-name = "bps0-all-wr";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x277>;
						phandle = <0x4bd>;
					};

					ipe0-ref-wr {
						cell-index = <0x20>;
						node-name = "ipe0-ref-wr";
						client-name = "ipe0";
						traffic-data = <0x24>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x277>;
						phandle = <0x4be>;
					};

					ipe1-ref-wr {
						cell-index = <0x21>;
						node-name = "ipe1-ref-wr";
						client-name = "ipe1";
						traffic-data = <0x24>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x277>;
						phandle = <0x4bf>;
					};

					lrme0-all-wr {
						cell-index = <0x22>;
						node-name = "lrme0-all-wr";
						client-name = "lrmecpas0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x277>;
						phandle = <0x4c0>;
					};

					ipe1-viddisp-wr {
						cell-index = <0x23>;
						node-name = "ipe1-viddisp-wr";
						client-name = "ipe1";
						traffic-data = <0x101>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x22 0x23>;
						parent-node = <0x278>;
						phandle = <0x4c1>;
					};

					ipe0-viddisp-wr {
						cell-index = <0x24>;
						node-name = "ipe0-viddisp-wr";
						client-name = "ipe0";
						traffic-data = <0x101>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x22 0x23>;
						parent-node = <0x278>;
						phandle = <0x4c2>;
					};

					jpeg0-all-wr {
						cell-index = <0x25>;
						node-name = "jpeg0-all-wr";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x270>;
						phandle = <0x4c3>;
					};

					jpeg0-all-rd {
						cell-index = <0x26>;
						node-name = "jpeg0-all-rd";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x271>;
						phandle = <0x4c4>;
					};

					icp0-all-rd {
						cell-index = <0x27>;
						node-name = "icp0-all-rd";
						client-name = "icp0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x279>;
						phandle = <0x4c5>;
					};
				};
			};
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			phandle = <0x27c>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x286>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x287>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x27d>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x27e>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x288>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x4c6>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x282>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x27f>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x280>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x4c7>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x284>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x4c8>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x00>;
			phandle = <0x289>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x01>;
			phandle = <0x28a>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x281>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x4c9>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x4ca>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x4cb>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x28b>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x28c>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x28d>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x28e>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x28f>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x290>;
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x4cc>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x2b2>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x2b3>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x2b4>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x2b5>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x2b6>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x2b7>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x2b8>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x2b9>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x2ba>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x2bc>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x2be>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x2c0>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x2c2>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x2c4>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x2c6>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x2c7>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x2bb>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x2bd>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x2bf>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x2c1>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x2c3>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x2c5>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x285>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x2a3>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x2a4>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x2a5>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x4cd>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x4ce>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x4cf>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x4d0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x297>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x298>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x299>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x29a>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x29b>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x29c>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x29d>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x29e>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x29f>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x2a0>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x2a1>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x2a2>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x283>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x4d1>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x02>;
				qcom,smmu-enabled;
				iommus = <0x18 0x1401 0x00>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				phandle = <0x4d2>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x4d3>;

				vote_lpass_core_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x09>;
					#clock-cells = <0x01>;
					phandle = <0x27a>;
				};

				vote_lpass_audio_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x0b>;
					#clock-cells = <0x01>;
					phandle = <0x27b>;
				};

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
					clocks = <0x27a 0x00 0x27b 0x00>;
					phandle = <0x4d4>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					tx-macro@3220000 {
						phandle = <0x4d5>;

						tx_swr_master {
							phandle = <0x4d6>;
						};
					};

					rx-macro@3200000 {
						phandle = <0x4d7>;

						rx_swr_master {
							phandle = <0x4d8>;
						};
					};

					wsa-macro@3240000 {
						phandle = <0x4d9>;

						wsa_swr_master {
							phandle = <0x4da>;
						};
					};
				};

				sound {
					compatible = "qcom,kona-asoc-snd";
					qcom,mi2s-audio-intf = <0x00>;
					qcom,auxpcm-audio-intf = <0x00>;
					qcom,tdm-audio-intf = <0x00>;
					qcom,wcn-btfm = <0x01>;
					qcom,ext-disp-audio-rx = <0x00>;
					qcom,afe-rxtx-lb = <0x00>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x27b 0x00>;
					asoc-platform = <0x27c 0x27d 0x27e 0x27f 0x280 0x281 0x282 0x283 0x284 0x285 0x286 0x287 0x288>;
					asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq";
					asoc-cpu = <0x289 0x28a 0x28b 0x28c 0x28d 0x28e 0x28f 0x290 0x291 0x292 0x293 0x294 0x295 0x296 0x297 0x298 0x299 0x29a 0x29b 0x29c 0x29d 0x29e 0x29f 0x2a0 0x2a1 0x2a2 0x2a3 0x2a4 0x2a5 0x2a6 0x2a7 0x2a8 0x2a9 0x2aa 0x2ab 0x2ac 0x2ad 0x2ae 0x2af 0x2b0 0x2b1 0x2b2 0x2b3 0x2b4 0x2b5 0x2b6 0x2b7 0x2b8 0x2b9 0x2ba 0x2bb 0x2bc 0x2bd 0x2be 0x2bf 0x2c0 0x2c1 0x2c2 0x2c3 0x2c4 0x2c5 0x2c6 0x2c7 0x2c8>;
					asoc-cpu-names = "msm-dai-q6-dp.0\0msm-dai-q6-dp.1\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.4\0msm-dai-q6-mi2s.5\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-auxpcm.5\0msm-dai-q6-auxpcm.6\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-tdm.36928\0msm-dai-q6-tdm.36929\0msm-dai-q6-tdm.36944\0msm-dai-q6-tdm.36945\0msm-dai-cdc-dma-dev.45056\0msm-dai-cdc-dma-dev.45057\0msm-dai-cdc-dma-dev.45058\0msm-dai-cdc-dma-dev.45059\0msm-dai-cdc-dma-dev.45061\0msm-dai-cdc-dma-dev.45089\0msm-dai-cdc-dma-dev.45091\0msm-dai-cdc-dma-dev.45093\0msm-dai-cdc-dma-dev.45104\0msm-dai-cdc-dma-dev.45105\0msm-dai-cdc-dma-dev.45106\0msm-dai-cdc-dma-dev.45107\0msm-dai-cdc-dma-dev.45108\0msm-dai-cdc-dma-dev.45109\0msm-dai-cdc-dma-dev.45110\0msm-dai-cdc-dma-dev.45111\0msm-dai-cdc-dma-dev.45112\0msm-dai-cdc-dma-dev.45113\0msm-dai-cdc-dma-dev.45114\0msm-dai-cdc-dma-dev.45115\0msm-dai-cdc-dma-dev.45116\0msm-dai-cdc-dma-dev.45118\0msm-dai-q6-dev.24577";
					fsa4480-i2c-handle = <0x2c9>;
					qcom,lito-is-v2-enabled = <0x01>;
					phandle = <0x4db>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x291>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x292>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x293>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x294>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x295>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x296>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x4dc>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
			phandle = <0x4dd>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4de>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2a6>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4df>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2a7>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4e0>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2a8>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4e1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2a9>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4e2>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2aa>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4e3>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2ab>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4e4>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2ac>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4e5>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2ad>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4e6>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2ae>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4e7>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2af>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4e8>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b0>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4e9>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b1>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x4ea>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x4eb>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x4ec>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x4ed>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x2c8>;
		};

		qcom,avtimer@39f0000 {
			compatible = "qcom,avtimer";
			reg = <0x39f000c 0x04 0x39f0010 0x04>;
			reg-names = "avtimer_lsb_addr\0avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0x0a>;
		};

		qcom,mdss_mdp {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214 0xae8f000 0x2c 0xaf50000 0x38>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys\0sid_phys\0swfuse_phys";
			clocks = <0x4f 0x0e 0x4f 0x10 0x4f 0x11 0x5a 0x25 0x5a 0x17 0x5a 0x23 0x5a 0x19 0x5a 0x1f>;
			clock-names = "gcc_iface\0gcc_bus\0gcc_nrt_bus\0iface_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			clock-rate = <0x00 0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0xbebc200>;
			clock-max-rate = <0x00 0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			interrupts = <0x00 0x53 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			#power-domain-cells = <0x00>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-ctl-display-pref = "primary\0none\0none\0none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary\0primary\0none\0none";
			qcom,sde-mixer-cwb-pref = "none\0none\0cwb\0cwb";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000 0x57000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp\0dsi\0dsi\0dp";
			qcom,sde-pp-off = <0x71000 0x71800 0x72000 0x72800>;
			qcom,sde-pp-slave = <0x00 0x00 0x00 0x01>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01>;
			qcom,sde-merge-3d-off = "\0\b@\0\0\bA";
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-te2-off = <0x2000 0x2000 0x00 0x00>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000 0x81400>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dsc-pair-mask = <0x02 0x01>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig\0vig\0dma\0dma\0dma";
			qcom,sde-sspp-off = <0x5000 0x7000 0x25000 0x27000 0x29000>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-xin-id = <0x00 0x04 0x01 0x05 0x09>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x04 0x05 0x01 0x02 0x03>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x02 0x01 0x04 0x03>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0>;
			qcom,sde-max-per-pipe-bw-kbps = <0x47b760 0x47b760 0x47b760 0x47b760 0x47b760>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x47b760 0x47b760 0x47b760 0x47b760 0x47b760>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2b4 0x00 0x2ac 0x08 0x2b4 0x08 0x2c4 0x08>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3lite";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0xb40>;
			qcom,sde-vig-sspp-linewidth = <0x1000>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-mixer-blendstages = <0x09>;
			qcom,sde-highest-bank-bit = <0x01>;
			qcom,sde-ubwc-version = <0x300>;
			qcom,sde-ubwc-swizzle = <0x06>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-ubwc-static = <0x01>;
			qcom,sde-macrotile-mode = <0x01>;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-idle-pc;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-bw-low-kbps = <0x588040>;
			qcom,sde-max-bw-high-kbps = <0x8339c0>;
			qcom,sde-min-core-ib-kbps = "\0I>";
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-min-dram-ib-kbps = "\0\f5";
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-dspp-ltm-version = <0x10000>;
			qcom,sde-dspp-ltm-off = <0x2a000 0x28100>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-cwb-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-lutdma-remap = <0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x04>;
			qcom,sde-danger-lut = <0xff 0xffff 0x00 0x00 0xffff>;
			qcom,sde-safe-lut-linear = <0x00 0xfffc>;
			qcom,sde-safe-lut-macrotile = <0x00 0xff00>;
			qcom,sde-safe-lut-macrotile-qseed = <0x00 0xff00>;
			qcom,sde-safe-lut-nrt = <0x00 0xffff>;
			qcom,sde-safe-lut-cwb = <0x00 0x3ff>;
			qcom,sde-qos-lut-linear = <0x00 0x112222 0x22223357>;
			qcom,sde-qos-lut-macrotile = <0x00 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x00 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x00 0x00 0x00>;
			qcom,sde-qos-lut-cwb = <0x00 0x66666541 0x00>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x00>;
			qcom,sde-reg-dma-version = <0x10002>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-secure-sid-mask = <0xb41 0xf41>;
			phandle = <0x2ca>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x60000>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x00 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40002>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,smmu_sde_unsec_cb {
				compatible = "qcom,smmu_sde_unsec";
				iommus = <0x18 0xb40 0x402>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-earlymap;
				phandle = <0x4ee>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x18 0xb41 0x00 0x18 0xf41 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0a>;
				phandle = <0x4ef>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x02>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x17 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x249f0 0x01 0x24e 0x00 0x493e0>;
			};

			qcom,sde-limits {

				qcom,sde-linewidth-limits {
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-cases = "vig\0dma\0scale\0inline_rot";
					qcom,sde-limit-ids = <0x01 0x02 0x04 0x08>;
					qcom,sde-limit-values = <0x01 0x1000 0x05 0xa00 0x02 0xb40 0x09 0x440>;
				};

				qcom,sde-bw-limits {
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-cases = "per_vig_pipe\0per_dma_pipe\0total_max_bw\0camera_concurrency\0cwb_concurrency";
					qcom,sde-limit-ids = <0x01 0x02 0x04 0x08 0x10>;
					qcom,sde-limit-values = <0x01 0x47b760 0x11 0x47b760 0x09 0x47b760 0x19 0x47b760 0x02 0x47b760 0x12 0x47b760 0x0a 0x47b760 0x1a 0x47b760 0x04 0x8339c0 0x14 0x8339c0 0x0c 0x588040 0x1c 0x588040>;
				};
			};
		};

		qcom,sde_rscc {
			cell-index = <0x00>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x3c50 0xaf30000 0x3fd4>;
			reg-names = "drv\0wrapper";
			qcom,sde-rsc-version = <0x03>;
			qcom,sde-dram-channels = <0x02>;
			vdd-supply = <0x9e>;
			clocks = <0x5a 0x22 0x5a 0x1a 0x5a 0x21>;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			phandle = <0x4f0>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x02>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5021 0x00 0x00 0x4e24 0x5021 0x00 0x00 0x4e23 0x5021 0x00 0x61a800 0x4e24 0x5021 0x00 0x61a800 0x4e23 0x5021 0x00 0x61a800 0x4e24 0x5021 0x00 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x00 0x00 0x4e20 0x5020 0x00 0x61a800 0x4e20 0x5020 0x00 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "disp_rsc_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x249f0 0x01 0x24e 0x00 0x493e0>;
			};
		};

		qcom,mdss_rotator {
			status = "disabled";
			compatible = "qcom,sde_rotator";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys\0rot_vbif_phys";
			#list-cells = <0x01>;
			qcom,mdss-rot-mode = <0x01>;
			qcom,mdss-highest-bank-bit = <0x03>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x00 0x00 0x19 0x200 0x00 0x61a800 0x19 0x200 0x00 0x61a800>;
			rot-vdd-supply = <0x9e>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x4f 0x0e 0x4f 0x11 0x5a 0x25 0x5a 0x1f>;
			clock-names = "gcc_iface\0gcc_bus\0iface_clk\0rot_clk";
			interrupt-parent = <0x2ca>;
			interrupts = <0x02 0x00>;
			power-domains = <0x2ca>;
			qcom,mdss-rot-vbif-qos-setting = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,mdss-rot-vbif-memtype = <0x03 0x03>;
			qcom,mdss-rot-cdp-setting = <0x01 0x01>;
			qcom,mdss-rot-qos-lut = <0x00 0x00 0x00 0x00>;
			qcom,mdss-rot-danger-lut = <0x00 0x00>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			phandle = <0x4f1>;

			qcom,rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00>;
				phandle = <0x4f2>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x18 0x135c 0x00>;
				phandle = <0x4f3>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x18 0x135d 0x00>;
				phandle = <0x4f4>;
			};
		};

		qcom,mdss_dsi0_ctrl {
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			frame-threshold-time-us = <0x3e8>;
			reg = <0xae94000 0x400 0xaf08000 0x04>;
			reg-names = "dsi_ctrl\0disp_cc_base";
			interrupt-parent = <0x2ca>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x64>;
			refgen-supply = <0xa8>;
			clocks = <0x5a 0x02 0x5a 0x03 0x5a 0x04 0x5a 0x1b 0x5a 0x1c 0x5a 0x13>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			phandle = <0x4f5>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x119400>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi1_ctrl {
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			label = "dsi-ctrl-1";
			frame-threshold-time-us = <0x3e8>;
			cell-index = <0x01>;
			reg = <0xae96000 0x400 0xaf08000 0x04>;
			reg-names = "dsi_ctrl\0disp_cc_base";
			interrupt-parent = <0x2ca>;
			interrupts = <0x05 0x00>;
			vdda-1p2-supply = <0x64>;
			refgen-supply = <0xa8>;
			clocks = <0x5a 0x05 0x5a 0x06 0x5a 0x07 0x5a 0x1d 0x5a 0x1e 0x5a 0x15>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			phandle = <0x4f6>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x119400>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,dp_display@ae90000 {
			cell-index = <0x00>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0x64>;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae91000 0x94 0x88eaa00 0x198 0x88ea200 0x150 0x88ea600 0x150 0xaf02000 0x2c4 0x88ea040 0x10 0x88e8000 0x20 0xaee1000 0x2a 0xae91400 0x95>;
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_mmss_cc\0dp_pll\0usb3_dp_com\0hdcp_physical\0dp_p1";
			interrupt-parent = <0x2ca>;
			interrupts = <0x0c 0x00>;
			clocks = <0x5a 0x08 0x4f 0x7b 0x57 0x00 0x5a 0x0c 0x5a 0x0e 0x5a 0x12 0x2cb 0x05 0x5a 0x10 0x2cb 0x05 0x5a 0x11 0x5a 0x0f>;
			clock-names = "core_aux_clk\0core_usb_pipe_clk\0core_usb_ref_clk_src\0link_clk\0link_iface_clk\0pixel_clk_rcg\0pixel_parent\0pixel1_clk_rcg\0pixel1_parent\0strm0_pixel_clk\0strm1_pixel_clk";
			qcom,phy-version = <0x420>;
			qcom,aux-cfg0-settings = " ";
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,mst-enable;
			phandle = <0x4f7>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x119400>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0 {
			compatible = "qcom,dsi-phy-v4.1";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			reg = <0xae94400 0x800 0xae94200 0x100>;
			reg-names = "dsi_phy\0dyn_refresh_base";
			vdda-0p9-supply = <0x63>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			phandle = <0x4f8>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy1 {
			compatible = "qcom,dsi-phy-v4.1";
			label = "dsi-phy-1";
			cell-index = <0x01>;
			reg = <0xae96400 0x800 0xae96200 0x100>;
			reg-names = "dsi_phy\0dyn_refresh_base";
			vdda-0p9-supply = <0x63>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			phandle = <0x4f9>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi0_pll {
			compatible = "qcom,mdss_dsi_pll_7nm_v4_1";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xae94900 0x280 0xae94400 0x800 0xaf03000 0x08 0xae94200 0x100>;
			reg-names = "pll_base\0phy_base\0gdsc_base\0dynamic_pll_base";
			clocks = <0x5a 0x25>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			memory-region = <0x2cc>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x4fa>;
		};

		qcom,mdss_dsi1_pll {
			compatible = "qcom,mdss_dsi_pll_7nm_v4_1";
			label = "MDSS DSI 1 PLL";
			cell-index = <0x01>;
			#clock-cells = <0x01>;
			reg = <0xae96900 0x280 0xae96400 0x800 0xaf03000 0x08 0xae96200 0x100>;
			reg-names = "pll_base\0phy_base\0gdsc_base\0dynamic_pll_base";
			clocks = <0x5a 0x25>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x4fb>;
		};

		qcom,mdss_dp_pll@c011000 {
			compatible = "qcom,mdss_dp_pll_7nm_v2";
			label = "MDSS DP PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea2c0 0x08 0x88ea2c8 0x04 0x88ea600 0x200 0x88ea6c0 0x08 0x88ea6c8 0x04 0xaf03000 0x08>;
			reg-names = "pll_base\0phy_base\0ln_tx0_base\0ln_tx0_tran_base\0ln_tx0_vmode_base\0ln_tx1_base\0ln_tx1_tran_base\0ln_tx1_vmode_base\0gdsc_base";
			clocks = <0x5a 0x25 0x57 0x00 0x4f 0x0e 0x4f 0x7b>;
			clock-names = "iface_clk\0ref_clk_src\0gcc_iface\0pipe_clk";
			clock-rate = <0x00>;
			phandle = <0x2cb>;
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		CPU1 = "/cpus/cpu@100";
		L2_100 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		CPU2 = "/cpus/cpu@200";
		L2_200 = "/cpus/cpu@200/l2-cache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		CPU3 = "/cpus/cpu@300";
		L2_300 = "/cpus/cpu@300/l2-cache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		CPU4 = "/cpus/cpu@400";
		L2_400 = "/cpus/cpu@400/l2-cache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		CPU5 = "/cpus/cpu@500";
		L2_500 = "/cpus/cpu@500/l2-cache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		CPU6 = "/cpus/cpu@600";
		L2_600 = "/cpus/cpu@600/l2-cache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		CPU7 = "/cpus/cpu@700";
		L2_700 = "/cpus/cpu@700/l2-cache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		firmware = "/firmware";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_region@80700000";
		cmd_db = "/reserved-memory/reserved-memory@80860000";
		reserved_xbl_uefi_log = "/reserved-memory/res_xbl_uefi_log_region@80880000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@808ff000";
		smem_mem = "/reserved-memory/smem_region@80900000";
		removed_mem = "/reserved-memory/removed_region@80b00000";
		qtee_apps_mem = "/reserved-memory/qtee_apps_region@81e00000";
		pil_camera_mem = "/reserved-memory/pil_camera_region@86000000";
		pil_npu_mem = "/reserved-memory/pil_npu_region@86500000";
		pil_video_mem = "/reserved-memory/pil_video_region@86a00000";
		pil_cdsp_mem = "/reserved-memory/pil_cdsp_region@87400000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@89200000";
		pil_wlan_fw_mem = "/reserved-memory/pil_wlan_fw_region@8ba00000";
		pil_ipa_fw_mem = "/reserved-memory/pil_ipa_fw_region@8bc00000";
		pil_ipa_gsi_mem = "/reserved-memory/pil_ipa_gsi_region@8bc10000";
		pil_gpu_mem = "/reserved-memory/pil_gpu_region@8bc15400";
		reserved_pil = "/reserved-memory/reserved_pil_mem_region@8bc17400";
		modem_wlan_mem = "/reserved-memory/modem_wlan_region@8c000000";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@9f400000";
		adsp_mem = "/reserved-memory/adsp_region";
		sdsp_mem = "/reserved-memory/sdsp_region";
		cdsp_mem = "/reserved-memory/cdsp_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cont_splash_memory = "/reserved-memory/cont_splash_region";
		dfps_data_memory = "/reserved-memory/dfps_data_region@a2300000";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@0xa0000000";
		dump_mem = "/reserved-memory/mem_dump_region";
		soc = "/soc";
		slim_aud = "/soc/slim@3ac0000";
		btfmslim_codec = "/soc/slim@3ac0000/wcn3990";
		bluetooth = "/soc/bt_wcn3990";
		thermal_zones = "/soc/thermal-zones";
		min_temp_0_lowf = "/soc/thermal-zones/min-temp-0-lowf/trips/active-config0";
		min_temp_0_lowc = "/soc/thermal-zones/min-temp-0-lowc/trips/active-config0";
		gpu_trip0 = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip0";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu04_config = "/soc/thermal-zones/cpu-0-4-step/trips/cpu04-config";
		cpu05_config = "/soc/thermal-zones/cpu-0-5-step/trips/cpu05-config";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		q6_hvx_trip1 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip1";
		min_temp_1_lowf = "/soc/thermal-zones/min-temp-1-lowf/trips/active-config0";
		min_temp_1_lowc = "/soc/thermal-zones/min-temp-1-lowc/trips/active-config0";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		modem_vec_trip0 = "/soc/thermal-zones/mdm-vec-step/trips/modem-vec-trip0";
		modem_vec_trip1 = "/soc/thermal-zones/mdm-vec-step/trips/modem-vec-trip1";
		modem_vec_trip2 = "/soc/thermal-zones/mdm-vec-step/trips/modem-vec-trip2";
		modem_scl_trip0 = "/soc/thermal-zones/mdm-scl-step/trips/modem-scl-trip0";
		modem_scl_trip1 = "/soc/thermal-zones/mdm-scl-step/trips/modem-scl-trip1";
		modem_scl_trip2 = "/soc/thermal-zones/mdm-scl-step/trips/modem-scl-trip2";
		modem_core_0_trip0 = "/soc/thermal-zones/mdm-core-0-step/trips/modem-core-0-trip0";
		modem_core_0_trip1 = "/soc/thermal-zones/mdm-core-0-step/trips/modem-core-0-trip1";
		modem_core_0_trip2 = "/soc/thermal-zones/mdm-core-0-step/trips/modem-core-0-trip2";
		modem_core_1_trip0 = "/soc/thermal-zones/mdm-core-1-step/trips/modem-core-1-trip0";
		modem_core_1_trip1 = "/soc/thermal-zones/mdm-core-1-step/trips/modem-core-1-trip1";
		modem_core_1_trip2 = "/soc/thermal-zones/mdm-core-1-step/trips/modem-core-1-trip2";
		intc = "/soc/interrupt-controller@17a00000";
		pdc = "/soc/interrupt-controller@b220000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		dcc = "/soc/dcc_v2@1022000";
		qcom_seecom = "/soc/qseecom@82200000";
		qcom_smcinvoke = "/soc/smcinvoke@82200000";
		qcom_rng = "/soc/qrng@793000";
		qcom_tzlog = "/soc/tz-log@146ab720";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		wdog = "/soc/qcom,wdt@17c10000";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		xo_board = "/soc/clocks/xo-board";
		sleep_clk = "/soc/clocks/sleep-clk";
		aopcc = "/soc/qcom,aopclk";
		gcc = "/soc/qcom,gcc@100000";
		camcc = "/soc/qcom,camcc@ad00000";
		videocc = "/soc/qcom,videocc@ab00000";
		dispcc = "/soc/qcom,dispcc@af00000";
		gpucc = "/soc/qcom,gpucc@3d90000";
		npucc = "/soc/qcom,npucc@9980000";
		cpucc = "/soc/syscon@182a0018";
		mccc = "/soc/syscon@90b0000";
		debugcc = "/soc/qcom,cc-debug";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		lmh_dcvs0 = "/soc/qcom,cpufreq-hw/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpufreq-hw/qcom,limits-dcvs@18350800";
		lmh_dcvs2 = "/soc/qcom,cpufreq-hw/qcom,limits-dcvs@18327800";
		cpu0_l3 = "/soc/qcom,devfreq-l3/qcom,cpu0-cpu-l3-lat";
		cpu6_l3 = "/soc/qcom,devfreq-l3/qcom,cpu6-cpu-l3-lat";
		cpu7_l3 = "/soc/qcom,devfreq-l3/qcom,cpu7-cpu-l3-lat";
		cdsp_l3 = "/soc/qcom,devfreq-l3/qcom,cdsp-cdsp-l3-lat";
		spmi_bus = "/soc/qcom,spmi@c440000";
		pmk8350_revid = "/soc/qcom,spmi@c440000/qcom,pmk8350@6/qcom,revid@100";
		pmk8350_vadc = "/soc/qcom,spmi@c440000/qcom,pmk8350@6/vadc@3100";
		pmk8350_adc_tm = "/soc/qcom,spmi@c440000/qcom,pmk8350@6/adc_tm@3400";
		pmk8350_rtc = "/soc/qcom,spmi@c440000/qcom,pmk8350@6/rtc@6100";
		pmk8350_gpios = "/soc/qcom,spmi@c440000/qcom,pmk8350@6/pinctrl@b000";
		ufshc_mem = "/soc/ufshc@1d84000";
		sdhc_1 = "/soc/sdhci@7c4000";
		sdhc_2 = "/soc/sdhci@8804000";
		apps_rsc = "/soc/rsc@18200000";
		rpmhcc = "/soc/rsc@18200000/qcom,rpmhclk";
		ufsphy_mem = "/soc/rsc@18200000/ufsphy_mem@1d87000";
		VDD_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s1-level";
		S1A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s1-level";
		pm8150_s1_level = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s1-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s1-level-ao";
		S1A_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s1-level-ao";
		pm8150_s1_level_ao = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s1-level-ao";
		S4A = "/soc/rsc@18200000/rpmh-regulator-smpa4/regulator-pm8150-s4";
		pm8150_s4 = "/soc/rsc@18200000/rpmh-regulator-smpa4/regulator-pm8150-s4";
		S5A = "/soc/rsc@18200000/rpmh-regulator-smpa5/regulator-pm8150-s5";
		pm8150_s5 = "/soc/rsc@18200000/rpmh-regulator-smpa5/regulator-pm8150-s5";
		S6A = "/soc/rsc@18200000/rpmh-regulator-smpa6/regulator-pm8150-s6";
		pm8150_s6 = "/soc/rsc@18200000/rpmh-regulator-smpa6/regulator-pm8150-s6";
		VDD_MSS_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8150-s8";
		S8A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8150-s8";
		pm8150_s8_level = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8150-s8";
		L1A = "/soc/rsc@18200000/rpmh-regulator-ldoa1/regulator-pm8150-l1";
		pm8150_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoa1/regulator-pm8150-l1";
		L2A = "/soc/rsc@18200000/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		pm8150_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		L3A = "/soc/rsc@18200000/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		pm8150_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		L4A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		pm8150_l4_level = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		L5A = "/soc/rsc@18200000/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		pm8150_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		L5A_AO = "/soc/rsc@18200000/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		pm8150_l5_ao = "/soc/rsc@18200000/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		L6A = "/soc/rsc@18200000/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		pm8150_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		L8A = "/soc/rsc@18200000/rpmh-regulator-ldoa8/regulator-pm8150-l8";
		pm8150_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoa8/regulator-pm8150-l8";
		L9A = "/soc/rsc@18200000/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		pm8150_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		L10A = "/soc/rsc@18200000/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		pm8150_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		L11A = "/soc/rsc@18200000/rpmh-regulator-ldoa11/regulator-pm8150-l11";
		pm8150_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoa11/regulator-pm8150-l11";
		L12A = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		pm8150_l12 = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		L12A_AO = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		pm8150_l12_ao = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		L12A_SO = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm8150-l12-so";
		pm8150_l12_so = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm8150-l12-so";
		L13A = "/soc/rsc@18200000/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		pm8150_l13 = "/soc/rsc@18200000/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		L14A = "/soc/rsc@18200000/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		pm8150_l14 = "/soc/rsc@18200000/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		L15A = "/soc/rsc@18200000/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		pm8150_l15 = "/soc/rsc@18200000/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		L16A = "/soc/rsc@18200000/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		pm8150_l16 = "/soc/rsc@18200000/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		L17A = "/soc/rsc@18200000/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		pm8150_l17 = "/soc/rsc@18200000/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		L18A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8150-l18-level";
		pm8150_l18_level = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8150-l18-level";
		lpi_cx_cdev = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-cdev";
		S2C = "/soc/rsc@18200000/rpmh-regulator-smpc2/regulator-pm8150a-s2";
		pm8150a_s2 = "/soc/rsc@18200000/rpmh-regulator-smpc2/regulator-pm8150a-s2";
		S3C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8150a-s3";
		pm8150a_s3_level = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8150a-s3";
		VDD_MX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s4-level";
		S4C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s4-level";
		pm8150a_s4_level = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s4-level";
		VDD_MX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s4-level-ao";
		S4C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s4-level-ao";
		pm8150a_s4_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s4-level-ao";
		VDD_GFX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8150a-s6-level";
		S6C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8150a-s6-level";
		pm8150a_s6_level = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8150a-s6-level";
		S7C = "/soc/rsc@18200000/rpmh-regulator-smpc7/regulator-pm8150a-s7";
		pm8150a_s7 = "/soc/rsc@18200000/rpmh-regulator-smpc7/regulator-pm8150a-s7";
		S8C = "/soc/rsc@18200000/rpmh-regulator-smpc8/regulator-pm8150a-s8";
		pm8150a_s8 = "/soc/rsc@18200000/rpmh-regulator-smpc8/regulator-pm8150a-s8";
		L1C = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8150a-l1";
		pm8150a_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8150a-l1";
		L2C = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8150a-l2";
		pm8150a_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8150a-l2";
		L3C = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8150a-l3";
		pm8150a_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8150a-l3";
		L4C = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8150a-l4";
		pm8150a_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8150a-l4";
		L5C = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8150a-l5";
		pm8150a_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8150a-l5";
		L6C = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8150a-l6";
		pm8150a_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8150a-l6";
		L7C = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8150a-l7";
		pm8150a_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8150a-l7";
		L8C = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8150a-l8";
		pm8150a_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8150a-l8";
		L9C = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8150a-l9";
		pm8150a_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8150a-l9";
		L10C = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8150a-l10";
		pm8150a_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8150a-l10";
		L11C = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8150a-l11";
		pm8150a_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8150a-l11";
		BOB = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8150a-bob";
		pm8150a_bob = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8150a-bob";
		BOB_AO = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8150a-bob-ao";
		pm8150a_bob_ao = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8150a-bob-ao";
		disp_rsc = "/soc/rsc@af20000";
		ipcc_mproc = "/soc/qcom,ipcc@408000";
		llcc = "/soc/cache-controller@9200000";
		LLCC_1 = "/soc/cache-controller@9200000/llcc_1_dcache";
		LLCC_2 = "/soc/cache-controller@9200000/llcc_2_dcache";
		cpu_pmu = "/soc/cpu-pmu";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_hvx_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_hvx_rm";
		glink_npu = "/soc/qcom,glink/npu";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		pil_modem = "/soc/qcom,mss@4080000";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		gpi_dma0 = "/soc/qcom,gpi-dma@800000";
		gpi_dma1 = "/soc/qcom,gpi-dma@900000";
		eud = "/soc/qcom,msm-eud@88e0000";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		suspendable_llcc_bw_opp_table = "/soc/suspendable-llcc-bw-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		npu_npu_llcc_bw = "/soc/qcom,npu-npu-llcc-bw";
		npu_npu_llcc_bwmon = "/soc/qcom,npu-npu-llcc-bwmon@9960300";
		npu_llcc_ddr_bw = "/soc/qcom,npu-llcc-ddr-bw";
		npu_llcc_ddr_bwmon = "/soc/qcom,npu-llcc-ddr-bwmon@90CE000";
		npudsp_npu_ddr_bw = "/soc/qcom,npudsp-npu-ddr-bw";
		npudsp_npu_ddr_bwmon = "/soc/qcom,npudsp-npu-ddr-bwmon@70200";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_memlat_cpugrp = "/soc/qcom,cpu0-cpugrp";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-l3-latmon";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-llcc-latmon";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-llcc-ddr-latmon";
		cpu0_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-computemon";
		cpu6_cpu_llcc_lat = "/soc/qcom,cpu6-cpu-llcc-lat";
		cpu6_llcc_ddr_lat = "/soc/qcom,cpu6-llcc-ddr-lat";
		cpu6_cpu_ddr_latfloor = "/soc/qcom,cpu6-cpu-ddr-latfloor";
		cpu7_cpu_ddr_latfloor = "/soc/qcom,cpu7-cpu-ddr-latfloor";
		cpu4_memlat_cpugrp = "/soc/qcom,cpu4-cpugrp";
		cpu6_cpu_l3_latmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu6-cpu-l3-latmon";
		cpu7_cpu_l3_latmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu7-cpu-l3-latmon";
		cpu6_cpu_llcc_latmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu6-cpu-llcc-latmon";
		cpu6_llcc_ddr_latmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu6-llcc-ddr-latmon";
		cpu6_computemon = "/soc/qcom,cpu4-cpugrp/qcom,cpu6-computemon";
		cpu7_computemon = "/soc/qcom,cpu4-cpugrp/qcom,cpu7-computemon";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		icnss = "/soc/qcom,icnss@18800000";
		qfprom = "/soc/qfprom@780000";
		gpu_speed_bin = "/soc/qfprom@780000/gpu_speed_bin@1ea";
		gpu_gaming_bin = "/soc/qfprom@780000/gpu_gaming_bin@212";
		gpu_lm_efuse = "/soc/qfprom@780000/gpu_lm_efuse@45c8";
		adsp_variant = "/soc/qfprom@780000/adsp_variant@210";
		iris_efuse = "/soc/qfprom@780000/iris@6008";
		npu_efuse = "/soc/qfprom@780000/npu@6010";
		feat_conf10 = "/soc/qfprom@780000/feat_conf10@602c";
		stm_debug_fuse = "/soc/qfprom@780000/stm@20f0";
		tlmm = "/soc/pinctrl@f000000";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		qupv3_se2_2uart_pins = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins";
		qupv3_se2_2uart_active = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_active";
		qupv3_se2_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_sleep";
		qupv3_se5_4uart_pins = "/soc/pinctrl@f000000/qupv3_se5_4uart_pins";
		qupv3_se5_ctsrx = "/soc/pinctrl@f000000/qupv3_se5_4uart_pins/qupv3_se5_ctsrx";
		qupv3_se5_rts = "/soc/pinctrl@f000000/qupv3_se5_4uart_pins/qupv3_se5_rts";
		qupv3_se5_tx = "/soc/pinctrl@f000000/qupv3_se5_4uart_pins/qupv3_se5_tx";
		qupv3_se8_2uart_pins = "/soc/pinctrl@f000000/qupv3_se8_2uart_pins";
		qupv3_se8_2uart_active = "/soc/pinctrl@f000000/qupv3_se8_2uart_pins/qupv3_se8_2uart_active";
		qupv3_se8_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se8_2uart_pins/qupv3_se8_2uart_sleep";
		qupv3_se0_i3c_pins = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins";
		qupv3_se0_i3c_active = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins/qupv3_se0_i3c_active";
		qupv3_se0_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins/qupv3_se0_i3c_sleep";
		qupv3_se6_i3c_pins = "/soc/pinctrl@f000000/qupv3_se6_i3c_pins";
		qupv3_se6_i3c_active = "/soc/pinctrl@f000000/qupv3_se6_i3c_pins/qupv3_se6_i3c_active";
		qupv3_se6_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i3c_pins/qupv3_se6_i3c_sleep";
		ufs_dev_reset_assert = "/soc/pinctrl@f000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@f000000/ufs_dev_reset_deassert";
		sdc1_clk_on = "/soc/pinctrl@f000000/sdc1_clk_on";
		sdc1_clk_off = "/soc/pinctrl@f000000/sdc1_clk_off";
		sdc1_cmd_on = "/soc/pinctrl@f000000/sdc1_cmd_on";
		sdc1_cmd_off = "/soc/pinctrl@f000000/sdc1_cmd_off";
		sdc1_data_on = "/soc/pinctrl@f000000/sdc1_data_on";
		sdc1_data_off = "/soc/pinctrl@f000000/sdc1_data_off";
		sdc1_rclk_on = "/soc/pinctrl@f000000/sdc1_rclk_on";
		sdc1_rclk_off = "/soc/pinctrl@f000000/sdc1_rclk_off";
		sdc2_clk_on = "/soc/pinctrl@f000000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@f000000/sdc2_clk_off";
		sdc2_cmd_on = "/soc/pinctrl@f000000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@f000000/sdc2_cmd_off";
		sdc2_data_on = "/soc/pinctrl@f000000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@f000000/sdc2_data_off";
		sdc2_cd_on = "/soc/pinctrl@f000000/cd_on";
		sdc2_cd_off = "/soc/pinctrl@f000000/cd_off";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		cci0_active = "/soc/pinctrl@f000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@f000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@f000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@f000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@f000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@f000000/cci2_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_active_rear = "/soc/pinctrl@f000000/cam_sensor_active_rear";
		cam_sensor_suspend_rear = "/soc/pinctrl@f000000/cam_sensor_suspend_rear";
		cam_sensor_active_rear_aux = "/soc/pinctrl@f000000/cam_sensor_active_rear_aux";
		cam_sensor_suspend_rear_aux = "/soc/pinctrl@f000000/cam_sensor_suspend_rear_aux";
		cam_sensor_active_triple_rear_aux = "/soc/pinctrl@f000000/cam_sensor_active_triple_rear_aux";
		cam_sensor_suspend_triple_rear_aux = "/soc/pinctrl@f000000/cam_sensor_suspend_triple_rear_aux";
		cam_sensor_active_rear_aux2 = "/soc/pinctrl@f000000/cam_sensor_active_rear_aux2";
		cam_sensor_suspend_rear_aux2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rear_aux2";
		cam_sensor_active_3 = "/soc/pinctrl@f000000/cam_sensor_active_3";
		cam_sensor_suspend_3 = "/soc/pinctrl@f000000/cam_sensor_suspend_3";
		cam_sensor_active_front = "/soc/pinctrl@f000000/cam_sensor_active_front";
		cam_sensor_suspend_front = "/soc/pinctrl@f000000/cam_sensor_suspend_front";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@f000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@f000000/nfc/nfc_clk_req_suspend";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_spi_pins = "/soc/pinctrl@f000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_sleep = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		pmx_ts_release = "/soc/pinctrl@f000000/pmx_ts_release/pmx_ts_release";
		sde_te_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_suspend";
		sde_te1_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_suspend";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@f000000/sde_dp_usbplug_cc_susppend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@f000000/sde_dp_usbplug_cc_active";
		pm8008_interrupt = "/soc/pinctrl@f000000/pm8008_interrupt";
		pm8008_active = "/soc/pinctrl@f000000/pm8008_active";
		ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d050";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d058";
		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@17d054";
		bps_gdsc = "/soc/qcom,gdsc@ad07004";
		ipe_0_gdsc = "/soc/qcom,gdsc@ad08004";
		ipe_1_gdsc = "/soc/qcom,gdsc@ad09004";
		ife_0_gdsc = "/soc/qcom,gdsc@ad0a004";
		ife_1_gdsc = "/soc/qcom,gdsc@ad0b004";
		titan_top_gdsc = "/soc/qcom,gdsc@ad0c1c4";
		mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		gpu_cx_hw_ctrl = "/soc/syscon@3d91540";
		gpu_cx_gdsc = "/soc/qcom,gdsc@3d9106c";
		gpu_gx_domain_addr = "/soc/syscon@3d91508";
		gpu_gx_sw_reset = "/soc/syscon@3d91008";
		gpu_gx_gdsc = "/soc/qcom,gdsc@3d9100c";
		npu_core_gdsc = "/soc/qcom,gdsc@9981004";
		mvsc_gdsc = "/soc/qcom,gdsc@ab00814";
		mvs0_gdsc = "/soc/qcom,gdsc@ab00874";
		mvs1_gdsc = "/soc/qcom,gdsc@ab008b4";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3dc9000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@15185000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@15189000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@1518d000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@15191000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@15000000/mnoc_sf_0_tbu@15195000";
		adsp_tbu = "/soc/apps-smmu@15000000/adsp_tbu@15199000";
		compute_dsp_0_tbu = "/soc/apps-smmu@15000000/compute_dsp_0_tbu@1519d000";
		compute_dsp_1_tbu = "/soc/apps-smmu@15000000/compute_dsp_1_tbu@151a1000";
		refgen = "/soc/refgen-regulator@ff1000";
		mpss_smp2p_out = "/soc/qcom,smp2p-mpss/master-kernel";
		mpss_smp2p_in = "/soc/qcom,smp2p-mpss/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-mpss/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-mpss/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-mpss/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		npu_smp2p_out = "/soc/qcom,smp2p-npu/master-kernel";
		npu_smp2p_in = "/soc/qcom,smp2p-npu/slave-kernel";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb_nop_phy = "/soc/usb_nop_phy";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		msm_vidc0 = "/soc/qcom,vidc0";
		msm_vidc1 = "/soc/qcom,vidc1";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_co0 = "/soc/ad-hoc-bus/bcm-co0";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_cn1 = "/soc/ad-hoc-bus/bcm-cn1";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_co2 = "/soc/ad-hoc-bus/bcm-co2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_co3 = "/soc/ad-hoc-bus/bcm-co3";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn5 = "/soc/ad-hoc-bus/bcm-sn5";
		bcm_sn6 = "/soc/ad-hoc-bus/bcm-sn6";
		bcm_sn10 = "/soc/ad-hoc-bus/bcm-sn10";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_npu_noc = "/soc/ad-hoc-bus/fab-npu_noc";
		fab_qup_virt = "/soc/ad-hoc-bus/fab-qup_virt";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_qup_1 = "/soc/ad-hoc-bus/mas-qhm-qup-1";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_sdc4 = "/soc/ad-hoc-bus/mas-xm-sdc4";
		mas_xm_emmc = "/soc/ad-hoc-bus/mas-xm-emmc";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qup_0 = "/soc/ad-hoc-bus/mas-qhm-qup-0";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qxm_npu_dsp = "/soc/ad-hoc-bus/mas-qxm-npu-dsp";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_acm_apps0 = "/soc/ad-hoc-bus/mas-acm-apps0";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_alm_gpu_tcu = "/soc/ad-hoc-bus/mas-alm-gpu-tcu";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qxm_camnoc_icp = "/soc/ad-hoc-bus/mas-qxm-camnoc-icp";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_mdp1 = "/soc/ad-hoc-bus/mas-qxm-mdp1";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus1 = "/soc/ad-hoc-bus/mas-qxm-venus1";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_amm_npu_sys = "/soc/ad-hoc-bus/mas-amm-npu-sys";
		mas_qhm_cfg = "/soc/ad-hoc-bus/mas-qhm-cfg";
		mas_qup_core_master_1 = "/soc/ad-hoc-bus/mas-qup-core-master-1";
		mas_qup_core_master_2 = "/soc/ad-hoc-bus/mas-qup-core-master-2";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_mdp1_display = "/soc/ad-hoc-bus/mas-qxm-mdp1_display";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_qns_cdsp_gem_noc = "/soc/ad-hoc-bus/slv-qns-cdsp-gem-noc";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy0 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy0";
		slv_qhs_ahb2phy2 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy2";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_compute_dsp = "/soc/ad-hoc-bus/slv-qhs-compute-dsp";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_cx_rdpm = "/soc/ad-hoc-bus/slv-qhs-cx-rdpm";
		slv_qhs_dcc_cfg = "/soc/ad-hoc-bus/slv-qhs-dcc-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_ipc_router = "/soc/ad-hoc-bus/slv-qhs-ipc-router";
		slv_qhs_lpass_cfg = "/soc/ad-hoc-bus/slv-qhs-lpass-cfg";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_npu_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-cfg";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_qup1 = "/soc/ad-hoc-bus/slv-qhs-qup1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_sdc4 = "/soc/ad-hoc-bus/slv-qhs-sdc4";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_0 = "/soc/ad-hoc-bus/slv-qhs-tlmm-0";
		slv_qhs_tlmm_1 = "/soc/ad-hoc-bus/slv-qhs-tlmm-1";
		slv_qhs_tlmm_2 = "/soc/ad-hoc-bus/slv-qhs-tlmm-2";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_emmc_cfg = "/soc/ad-hoc-bus/slv-qhs-emmc-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qhs_gemnoc = "/soc/ad-hoc-bus/slv-qhs-gemnoc";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_mcdma_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mcdma-ms-mpu-cfg";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_qns_mem_noc_sf = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_qhs_cal_dp0 = "/soc/ad-hoc-bus/slv-qhs-cal-dp0";
		slv_qhs_cp = "/soc/ad-hoc-bus/slv-qhs-cp";
		slv_qhs_dma_bwmon = "/soc/ad-hoc-bus/slv-qhs-dma-bwmon";
		slv_qhs_dpm = "/soc/ad-hoc-bus/slv-qhs-dpm";
		slv_qhs_isense = "/soc/ad-hoc-bus/slv-qhs-isense";
		slv_qhs_llm = "/soc/ad-hoc-bus/slv-qhs-llm";
		slv_qhs_tcm = "/soc/ad-hoc-bus/slv-qhs-tcm";
		slv_qns_npu_sys = "/soc/ad-hoc-bus/slv-qns-npu-sys";
		slv_srvc_noc = "/soc/ad-hoc-bus/slv-srvc-noc";
		slv_qup_core_slave_1 = "/soc/ad-hoc-bus/slv-qup-core-slave-1";
		slv_qup_core_slave_2 = "/soc/ad-hoc-bus/slv-qup-core-slave-2";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		slv_qns_mem_noc_sf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf_display";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpubw = "/soc/qcom,gpubw";
		gpu_opp_table = "/soc/gpu-opp-table";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@3d6a000";
		gmu_user = "/soc/qcom,gmu@3d6a000/gmu_user";
		gmu_kernel = "/soc/qcom,gmu@3d6a000/gmu_kernel";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_pa_fr1 = "/soc/qmi-tmd-devices/modem/modem_pa_fr1";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_mmw_skin0 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0";
		modem_mmw_skin1 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1";
		modem_mmw_skin2 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2";
		modem_mmw_skin3 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3";
		modem_mmw0 = "/soc/qmi-tmd-devices/modem/modem_mmw0";
		modem_mmw1 = "/soc/qmi-tmd-devices/modem/modem_mmw1";
		modem_mmw2 = "/soc/qmi-tmd-devices/modem/modem_mmw2";
		modem_mmw3 = "/soc/qmi-tmd-devices/modem/modem_mmw3";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_charge_state = "/soc/qmi-tmd-devices/modem/modem_charge_state";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		qmi_sensor = "/soc/qmi-ts-sensors";
		lmh_cpu_vdd0 = "/soc/qcom,lmh-cpu-vdd@18358800";
		lmh_cpu_vdd1 = "/soc/qcom,lmh-cpu-vdd@18350800";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_npu = "/soc/ipcc-self-ping-npu";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		qupv3_se2_2uart = "/soc/qcom,qup_uart@888000";
		qupv3_se5_4uart = "/soc/qcom,qup_uart@894000";
		i3c0 = "/soc/i3c-master@880000";
		qupv3_se0_i2c = "/soc/i2c@880000";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se2_i2c = "/soc/i2c@888000";
		qupv3_se4_i2c = "/soc/i2c@890000";
		qupv3_se5_i2c = "/soc/i2c@894000";
		qupv3_se0_spi = "/soc/spi@880000";
		qupv3_se1_spi = "/soc/spi@884000";
		qupv3_se2_spi = "/soc/spi@888000";
		qupv3_se4_spi = "/soc/spi@890000";
		qupv3_se5_spi = "/soc/spi@894000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@9c0000";
		qupv3_se8_2uart = "/soc/qcom,qup_uart@988000";
		i3c1 = "/soc/i3c-master@980000";
		qupv3_se6_i2c = "/soc/i2c@980000";
		qupv3_se7_i2c = "/soc/i2c@984000";
		qupv3_se8_i2c = "/soc/i2c@988000";
		qupv3_se9_i2c = "/soc/i2c@98c000";
		fsa4480 = "/soc/i2c@98c000/fsa4480@43";
		pm8008_8 = "/soc/i2c@98c000/qcom,pm8008@8";
		pm8008_chip = "/soc/i2c@98c000/qcom,pm8008@8/qcom,pm8008-chip@900";
		PM8008_EN = "/soc/i2c@98c000/qcom,pm8008@8/qcom,pm8008-chip@900/qcom,pm8008-chip-en";
		pm8008_gpios = "/soc/i2c@98c000/qcom,pm8008@8/pinctrl@c000";
		pm8008_gpio1_active = "/soc/i2c@98c000/qcom,pm8008@8/pinctrl@c000/pm8008_gpio1_active";
		pm8008_9 = "/soc/i2c@98c000/qcom,pm8008@9";
		pm8008_regulators = "/soc/i2c@98c000/qcom,pm8008@9/qcom,pm8008-regulator";
		L1P = "/soc/i2c@98c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l1@4000";
		L2P = "/soc/i2c@98c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l2@4100";
		L3P = "/soc/i2c@98c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l3@4200";
		L4P = "/soc/i2c@98c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l4@4300";
		L5P = "/soc/i2c@98c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l5@4400";
		L6P = "/soc/i2c@98c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l6@4400";
		L7P = "/soc/i2c@98c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l7@4400";
		qupv3_se10_i2c = "/soc/i2c@990000";
		qupv3_se11_i2c = "/soc/i2c@994000";
		qupv3_se6_spi = "/soc/spi@980000";
		qupv3_se7_spi = "/soc/spi@984000";
		qupv3_se8_spi = "/soc/spi@988000";
		qupv3_se9_spi = "/soc/spi@98c000";
		qupv3_se10_spi = "/soc/spi@990000";
		qupv3_se11_spi = "/soc/spi@994000";
		replicator_qdss = "/soc/replicator@6046000";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator_cx_in_swao_out = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator_swao = "/soc/replicator@6b06000";
		replicator_swao_out_eud = "/soc/replicator@6b06000/ports/port@0/endpoint";
		replicator_swao_out_cx_in = "/soc/replicator@6b06000/ports/port@1/endpoint";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b06000/ports/port@2/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		tmc_etf_swao = "/soc/tmc@6b05000";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b05000/ports/port@0/endpoint";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b05000/ports/port@1/endpoint";
		funnel_swao = "/soc/funnel@6b04000";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b04000/ports/port@0/endpoint";
		funnel_swao_in_audio_etm0 = "/soc/funnel@6b04000/ports/port@1/endpoint";
		funnel_swao_in_lpass_lpi = "/soc/funnel@6b04000/ports/port@2/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/ports/port@3/endpoint";
		funnel_swao_in_funnel_merg = "/soc/funnel@6b04000/ports/port@4/endpoint";
		tpda_swao = "/soc/tpda@6b08000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao0 = "/soc/tpda@6b08000/ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b08000/ports/port@2/endpoint";
		tpdm_swao0 = "/soc/tpdm@6b09000";
		tpdm_swao0_out_tpda_swao = "/soc/tpdm@6b09000/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b0a000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b0a000/port/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/port/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_funnel_swao = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		csr = "/soc/csr@6001000";
		swao_csr = "/soc/csr@6b0c000";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/ports/port@0/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/ports/port@2/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		qatb3_in_funnel_dl_center = "/soc/funnel@6005000/ports/port@2/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_in_funnel_gpu = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda2_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda4_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda6_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda9_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda10_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda11_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda12_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda13_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda14_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpda15_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@11/endpoint";
		tpda16_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@12/endpoint";
		tpda19_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@13/endpoint";
		tpda20_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@14/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@15/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/ports/port@16/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@17/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/ports/port@18/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@19/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda = "/soc/tpdm@6870000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda = "/soc/tpdm@684c000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/port/endpoint";
		funnel_dl_center = "/soc/funnel@6c2d000";
		funnel_dl_center_out_tpda2 = "/soc/funnel@6c2d000/ports/port@0/endpoint";
		funnel_dl_center_out_tpda4 = "/soc/funnel@6c2d000/ports/port@1/endpoint";
		funnel_dl_center_out_tpda6 = "/soc/funnel@6c2d000/ports/port@2/endpoint";
		funnel_dl_center_out_tpda9 = "/soc/funnel@6c2d000/ports/port@3/endpoint";
		funnel_dl_center_out_tpda10 = "/soc/funnel@6c2d000/ports/port@4/endpoint";
		funnel_dl_center_out_tpda11 = "/soc/funnel@6c2d000/ports/port@5/endpoint";
		funnel_dl_center_out_tpda12 = "/soc/funnel@6c2d000/ports/port@6/endpoint";
		funnel_dl_center_out_tpda13 = "/soc/funnel@6c2d000/ports/port@7/endpoint";
		funnel_dl_center_out_tpda14 = "/soc/funnel@6c2d000/ports/port@8/endpoint";
		funnel_dl_center_out_tpda15 = "/soc/funnel@6c2d000/ports/port@9/endpoint";
		funnel_dl_center_out_tpda16 = "/soc/funnel@6c2d000/ports/port@10/endpoint";
		funnel_dl_center_out_tpda19 = "/soc/funnel@6c2d000/ports/port@11/endpoint";
		funnel_dl_center_out_tpda20 = "/soc/funnel@6c2d000/ports/port@12/endpoint";
		funnel_dl_center_out_qatb3 = "/soc/funnel@6c2d000/ports/port@13/endpoint";
		funnel_dl_center_in_funnel_dl_mm = "/soc/funnel@6c2d000/ports/port@14/endpoint";
		funnel_dl_center_in_tpdm_mdss = "/soc/funnel@6c2d000/ports/port@15/endpoint";
		funnel_dl_center_in_funnel_ddr_0 = "/soc/funnel@6c2d000/ports/port@16/endpoint";
		funnel_center_in_funnel_compute = "/soc/funnel@6c2d000/ports/port@17/endpoint";
		funnel_dl_center_in_funnel_turing = "/soc/funnel@6c2d000/ports/port@18/endpoint";
		funnel_dl_center_in_tpdm_dlct = "/soc/funnel@6c2d000/ports/port@19/endpoint";
		funnel_dl_center_in_tpdm_ipcc = "/soc/funnel@6c2d000/ports/port@20/endpoint";
		tpdm_dlct = "/soc/tpdm@6c28000";
		tpdm_dlct_out_funnel_dl_center = "/soc/tpdm@6c28000/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@6c29000";
		tpdm_ipcc_out_funnel_dl_center = "/soc/tpdm@6c29000/port/endpoint";
		tpda_nav = "/soc/tpda@6843000";
		tpda_nav_out_funnel_dl_compute = "/soc/tpda@6843000/ports/port@0/endpoint";
		tpda_nav0_in_tpdm_nav = "/soc/tpda@6843000/ports/port@1/endpoint";
		tpdm_nav = "/soc/tpdm@6842000";
		tpdm_nav_out_tpda_nav0 = "/soc/tpdm@6842000/port/endpoint";
		funnel_turing = "/soc/funnel@6983000";
		funnel_turing_out_funnel_dl_center = "/soc/funnel@6983000/ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6983000/ports/port@1/endpoint";
		funnel_turing_in_tpdm_llm_turing = "/soc/funnel@6983000/ports/port@2/endpoint";
		funnel_turing_in_turing_etm0 = "/soc/funnel@6983000/ports/port@3/endpoint";
		tpdm_turing = "/soc/tpdm@6980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/port/endpoint";
		tpdm_llm_turing = "/soc/tpdm@69810000";
		tpdm_llm_turing_out_funnel_turing = "/soc/tpdm@69810000/port/endpoint";
		etm_turing = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing = "/soc/turing_etm0/port/endpoint";
		funnel_dl_compute = "/soc/funnel@6c3b000";
		funnel_compute_out_funnel_center = "/soc/funnel@6c3b000/ports/port@0/endpoint";
		funnel_dl_compute_in_funnel_lpass = "/soc/funnel@6c3b000/ports/port@1/endpoint";
		funnel_dl_compute_in_funnel_npu = "/soc/funnel@6c3b000/ports/port@2/endpoint";
		funnel_dl_compute_in_tpdm_compute0 = "/soc/funnel@6c3b000/ports/port@3/endpoint";
		funnel_dl_compute_in_tpdm_compute1 = "/soc/funnel@6c3b000/ports/port@4/endpoint";
		funnel_dl_compute_in_tpda_nav = "/soc/funnel@6c3b000/ports/port@5/endpoint";
		tpdm_compute0 = "/soc/tpdm@6c38000";
		tpdm_compute0_out_funnel_dl_compute = "/soc/tpdm@6c38000/port/endpoint";
		tpdm_compute1 = "/soc/tpdm@6c39000";
		tpdm_compute1_out_funnel_dl_compute = "/soc/tpdm@6c39000/port/endpoint";
		tpdm_npu = "/soc/tpdm@6c47000";
		tpdm_npu_out_funnel_npu = "/soc/tpdm@6c47000/port/endpoint";
		tpdm_npu_llm = "/soc/tpdm@6c40000";
		tpdm_npu_llm_out_funnel_npu = "/soc/tpdm@6c40000/port/endpoint";
		tpdm_npu_dpm = "/soc/tpdm@6c41000";
		tpdm_npu_dpm_out_funnel_npu = "/soc/tpdm@6c41000/port/endpoint";
		funnel_npu = "/soc/funnel@6c44000";
		funnel_npu_out_funnel_dl_compute = "/soc/funnel@6c44000/ports/port@0/endpoint";
		funnel_npu_in_tpdm_npu = "/soc/funnel@6c44000/ports/port@1/endpoint";
		funnel_npu_in_tpdm_npu_llm = "/soc/funnel@6c44000/ports/port@2/endpoint";
		funnel_npu_in_tpdm_npu_dpm = "/soc/funnel@6c44000/ports/port@3/endpoint";
		funnel_npu_in_npu_etm0 = "/soc/funnel@6c44000/ports/port@4/endpoint";
		etm_npu = "/soc/npu_etm0";
		npu_etm0_out_funnel_npu = "/soc/npu_etm0/port/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_out_funnel_dl_compute = "/soc/funnel@6846000/ports/port@0/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/ports/port@1/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/port/endpoint";
		funnel_ddr_0 = "/soc/funnel@6e05000";
		funnel_ddr_0_out_funnel_dl_center = "/soc/funnel@6e05000/ports/port@0/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6e05000/ports/port@1/endpoint";
		tpdm_ddr = "/soc/tpdm@6e00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6e00000/port/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tpdm_mdss_out_funnel_dl_center = "/soc/tpdm@6c60000/port/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm_out_funnel_dl_center = "/soc/funnel@6c0b000/ports/port@0/endpoint";
		funnel_dl_mm_in_tpdm_dl_mm = "/soc/funnel@6c0b000/ports/port@1/endpoint";
		tpdm_dl_mm = "/soc/tpdm@6c08000";
		tpdm_dl_mm_out_funnel_dl_mm = "/soc/tpdm@6c08000/port/endpoint";
		funnel_gpu = "/soc/funnel@6902000";
		funnel_gpu_out_tpda = "/soc/funnel@6902000/ports/port@0/endpoint";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@6902000/ports/port@1/endpoint";
		tpdm_gpu = "/soc/tpdm@6900000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@6900000/port/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/ports/port@0/endpoint";
		funnel_in1_in_tpdm_wcss = "/soc/funnel@6042000/ports/port@1/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@6042000/ports/port@2/endpoint";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/ports/port@3/endpoint";
		funnel_modem = "/soc/funnel@6804000";
		funnel_modem_out_funnel_in1 = "/soc/funnel@6804000/ports/port@0/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@6804000/ports/port@1/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@6804000/ports/port@2/endpoint";
		funnel_modem_in_funnel_mq6_dup = "/soc/funnel@6804000/ports/port@3/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@680c000";
		funnel_modem_q6_out_funnel_mq6_dup = "/soc/funnel@680c000/ports/port@0/endpoint";
		funnel_modem_q6_in_modem_etm0 = "/soc/funnel@680c000/ports/port@1/endpoint";
		funnel_mq6_dup = "/soc/funnel_1@680c000";
		funnel_mq6_dup_out_funnel_modem = "/soc/funnel_1@680c000/ports/port@0/endpoint";
		funnel_mq6_dup_in_funnel_modem_q6 = "/soc/funnel_1@680c000/ports/port@1/endpoint";
		funnel_mq6_dup_in_modem_diag = "/soc/funnel_1@680c000/ports/port@2/endpoint";
		modem_diag = "/soc/dummy_source";
		modem_diag_out_funnel_mq6_dup = "/soc/dummy_source/port/endpoint";
		modem_etm0_out_funnel_modem_q6 = "/soc/modem_etm0/port/endpoint";
		tpda_modem = "/soc/tpda@6803000";
		tpda_modem_out_funnel_modem = "/soc/tpda@6803000/ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem_0 = "/soc/tpda@6803000/ports/port@1/endpoint";
		tpda_modem_in_tpdm_modem_1 = "/soc/tpda@6803000/ports/port@2/endpoint";
		tpdm_modem_0 = "/soc/tpdm@6800000";
		tpdm_modem_0_out_tpda_modem = "/soc/tpdm@6800000/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@6801000";
		tpdm_modem_1_out_tpda_modem = "/soc/tpdm@6801000/port/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merg_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merg_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7830000/port/endpoint";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7860000/port/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver_out_funnel_apss_merg = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@78a0000/port/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_out_funnel_apss_merg = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_gold_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold = "/soc/tpdm@78b0000/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		cti0_apss = "/soc/cti@78e0000";
		cti1_apss = "/soc/cti@78f0000";
		cti2_apss = "/soc/cti@7900000";
		cti_iris = "/soc/cti@6830000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cti0_swao = "/soc/cti@6b00000";
		cti1_swao = "/soc/cti@6b01000";
		cti2_swao = "/soc/cti@6b02000";
		cti3_swao = "/soc/cti@6b03000";
		cti0_dlct = "/soc/cti@6c2a000";
		cti1_dlct = "/soc/cti@6c2b000";
		cti2_dlct = "/soc/cti@6c2c000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti0_dlcompute = "/soc/cti@6c3a000";
		cti0_ddr0 = "/soc/cti@6e02000";
		cti1_ddr0 = "/soc/cti@6e03000";
		cti2_ddr0 = "/soc/cti@6e04000";
		cti0_ddr1 = "/soc/cti@6e10000";
		cti1_ddr1 = "/soc/cti@6e11000";
		cti2_ddr1 = "/soc/cti@6e12000";
		cti_gpu_m3 = "/soc/cti@6962000";
		cti_gpu_isdb = "/soc/cti@6961000";
		cti_lpass = "/soc/cti@6845000";
		cti_npu_dl0 = "/soc/cti@6c42000";
		cti_npu_dl1 = "/soc/cti@6c43000";
		cti_npu = "/soc/cti@6c4b000";
		cti_turing = "/soc/cti@6982000";
		cti_turing_q6 = "/soc/cti@698b000";
		tpdm_lpass_lpi = "/soc/tpdm@6b26000";
		lpass_lpi_out_funnel_swao = "/soc/tpdm@6b26000/port/endpoint";
		tpdm_wcss = "/soc/tpdm@069a4000";
		tpdm_wcss_out_funnel_in1 = "/soc/tpdm@069a4000/port/endpoint";
		audio_etm0_out_funnel_swao = "/soc/audio_etm0/port/endpoint";
		ipcb_tgu = "/soc/tgu@6b0b000";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_csiphy2 = "/soc/qcom,csiphy2";
		cam_csiphy3 = "/soc/qcom,csiphy3";
		cam_cci0 = "/soc/qcom,cci0";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci1";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		fd_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_fd/iova-mem-map";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		cam_csid0 = "/soc/qcom,csid0";
		cam_vfe0 = "/soc/qcom,vfe0";
		cam_csid1 = "/soc/qcom,csid1";
		cam_vfe1 = "/soc/qcom,vfe1";
		cam_csid_lite0 = "/soc/qcom,csid-lite0";
		cam_vfe_lite0 = "/soc/qcom,vfe-lite0";
		cam_a5 = "/soc/qcom,a5";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_ipe1 = "/soc/qcom,ipe1";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_enc = "/soc/qcom,jpegenc";
		cam_jpeg_dma = "/soc/qcom,jpegdma";
		cam_fd = "/soc/qcom,fd";
		cam_lrme = "/soc/qcom,lrme";
		level3_rt0_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-rt0-wr-sum";
		level3_rt1_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-rt1-rd-wr-sum";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt1-rd-sum";
		level2_rt0_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-write0";
		level2_rt1_read0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt1-read0";
		level2_rt1_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt1-write0";
		level2_nrt0_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-write0";
		level2_nrt0_read0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-read0";
		level2_nrt1_read0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt1-read0";
		level1_rt0_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-write0";
		level1_rt1_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt1-write0";
		level1_rt1_read0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt1-read0";
		level1_rt1_write1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt1-write1";
		level1_nrt0_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-write0";
		level1_nrt0_write1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-write1";
		level1_nrt0_read0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-read0";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		fd0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/fd0-all-wr";
		fd0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/fd0-all-rd";
		ife0_pixelall_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-pixelall-wr";
		ife1_rdi_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-wr";
		ife0_rdi_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-wr";
		ife2_rdi_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-wr";
		ife1_rdi_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-rd";
		ife0_rdi_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-rd";
		ife1_pixelall_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-pixelall-wr";
		bps0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-rd";
		ipe0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-all-rd";
		ipe1_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe1-all-rd";
		lrme0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/lrme0-all-rd";
		bps0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-wr";
		ipe0_ref_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-ref-wr";
		ipe1_ref_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe1-ref-wr";
		lrme0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/lrme0-all-wr";
		ipe1_viddisp_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe1-viddisp-wr";
		ipe0_viddisp_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-viddisp-wr";
		jpeg0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg0-all-wr";
		jpeg0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg0-all-rd";
		icp0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/icp0-all-rd";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		lito_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		mdss_mdp = "/soc/qcom,mdss_mdp";
		smmu_sde_unsec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_unsec_cb";
		smmu_sde_sec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_sec_cb";
		sde_rscc = "/soc/qcom,sde_rscc";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		rot_reg = "/soc/qcom,mdss_rotator/qcom,rot-reg-bus";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_sec_cb";
		mdss_dsi0 = "/soc/qcom,mdss_dsi0_ctrl";
		mdss_dsi1 = "/soc/qcom,mdss_dsi1_ctrl";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi0_pll";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi1_pll";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@c011000";
	};
};
