#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Mar 24 15:34:20 2017
# Process ID: 5276
# Log file: D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/twodigit_counter_7segment.vds
# Journal file: D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source twodigit_counter_7segment.tcl -notrace
Command: synth_design -top twodigit_counter_7segment -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 265.055 ; gain = 86.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'twodigit_counter_7segment' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd:17]
INFO: [Synth 8-3491] module 'c_counter_binary_0' declared at 'D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/.Xil/Vivado-5276-dsp7/realtime/c_counter_binary_0_stub.vhdl:5' bound to instance 'component1' of component 'c_counter_binary_0' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd:108]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_0' [D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/.Xil/Vivado-5276-dsp7/realtime/c_counter_binary_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'c_counter_binary_0' declared at 'D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/.Xil/Vivado-5276-dsp7/realtime/c_counter_binary_0_stub.vhdl:5' bound to instance 'component2' of component 'c_counter_binary_0' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd:116]
INFO: [Synth 8-3491] module 'clk_5MHz' declared at 'D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/.Xil/Vivado-5276-dsp7/realtime/clk_5MHz_stub.vhdl:5' bound to instance 'component3' of component 'clk_5MHz' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clk_5MHz' [D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/.Xil/Vivado-5276-dsp7/realtime/clk_5MHz_stub.vhdl:15]
INFO: [Synth 8-3491] module 'clk_divider_1hz_behavior' declared at 'D:/dsdlab/friday/250_202/lab 8/lab8-20170323/clk_divider_1hz_behavior.vhd:13' bound to instance 'component4' of component 'clk_divider_1hz_behavior' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd:134]
INFO: [Synth 8-638] synthesizing module 'clk_divider_1hz_behavior' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/clk_divider_1hz_behavior.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'clk_divider_1hz_behavior' (1#1) [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/clk_divider_1hz_behavior.vhd:22]
INFO: [Synth 8-3491] module 'bcd27seg' declared at 'D:/dsdlab/friday/250_202/lab 8/lab8-20170323/bcd27seg.vhd:34' bound to instance 'componentled1' of component 'bcd27seg' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd:135]
INFO: [Synth 8-638] synthesizing module 'bcd27seg' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/bcd27seg.vhd:39]
INFO: [Synth 8-226] default block is never used [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/bcd27seg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'bcd27seg' (2#1) [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/bcd27seg.vhd:39]
INFO: [Synth 8-3491] module 'bcd27seg' declared at 'D:/dsdlab/friday/250_202/lab 8/lab8-20170323/bcd27seg.vhd:34' bound to instance 'componentled2' of component 'bcd27seg' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd:136]
INFO: [Synth 8-3491] module 'clk_divider_refresh_rate_2display' declared at 'D:/dsdlab/friday/250_202/lab 8/lab8-20170323/clk_divider_refresh_rate_2display.vhd:9' bound to instance 'componentreferesh' of component 'clk_divider_refresh_rate_2display' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd:137]
INFO: [Synth 8-638] synthesizing module 'clk_divider_refresh_rate_2display' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/clk_divider_refresh_rate_2display.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'clk_divider_refresh_rate_2display' (3#1) [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/clk_divider_refresh_rate_2display.vhd:17]
INFO: [Synth 8-3491] module 'ila_dig0' declared at 'D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/.Xil/Vivado-5276-dsp7/realtime/ila_dig0_stub.vhdl:5' bound to instance 'componentprobe' of component 'ila_dig0' [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd:138]
INFO: [Synth 8-638] synthesizing module 'ila_dig0' [D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/.Xil/Vivado-5276-dsp7/realtime/ila_dig0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'twodigit_counter_7segment' (4#1) [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 300.227 ; gain = 121.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 300.227 ; gain = 121.293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/.Xil/Vivado-5276-dsp7/dcp_2/clk_5MHz_in_context.xdc] for cell 'component3'
Finished Parsing XDC File [D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/.Xil/Vivado-5276-dsp7/dcp_2/clk_5MHz_in_context.xdc] for cell 'component3'
Parsing XDC File [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/two_digit_counter_7segment.xdc]
WARNING: [Constraints 18-619] A clock with name 'clkin' already exists, overwriting the previous clock with the same name. [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/two_digit_counter_7segment.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'dout_OBUF[6]'. [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/two_digit_counter_7segment.xdc:73]
WARNING: [Vivado 12-507] No nets matched 'dout_OBUF[4]'. [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/two_digit_counter_7segment.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'dout_OBUF[5]'. [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/two_digit_counter_7segment.xdc:75]
WARNING: [Vivado 12-507] No nets matched 'dout_OBUF[7]'. [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/two_digit_counter_7segment.xdc:76]
Finished Parsing XDC File [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/two_digit_counter_7segment.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/two_digit_counter_7segment.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/twodigit_counter_7segment_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/dsdlab/friday/250_202/lab 8/lab8-20170323/two_digit_counter_7segment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/twodigit_counter_7segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/twodigit_counter_7segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/constrs_1/new/two_digit_temp.xdc]
Finished Parsing XDC File [D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/constrs_1/new/two_digit_temp.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 604.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clkin. (constraint file  {D:/dsdlab/friday/250_202/lab 8/project_1/project_1.runs/synth_1/.Xil/Vivado-5276-dsp7/dcp_2/clk_5MHz_in_context.xdc}, line 3).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module twodigit_counter_7segment 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module clk_divider_1hz_behavior 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bcd27seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module clk_divider_refresh_rate_2display 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design twodigit_counter_7segment has port an_en[7] driven by constant 1
WARNING: [Synth 8-3917] design twodigit_counter_7segment has port an_en[6] driven by constant 1
WARNING: [Synth 8-3917] design twodigit_counter_7segment has port an_en[5] driven by constant 1
WARNING: [Synth 8-3917] design twodigit_counter_7segment has port an_en[4] driven by constant 1
WARNING: [Synth 8-3917] design twodigit_counter_7segment has port an_en[3] driven by constant 1
WARNING: [Synth 8-3917] design twodigit_counter_7segment has port an_en[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 604.203 ; gain = 425.270

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 604.203 ; gain = 425.270

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clkin'
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |c_counter_binary_0 |         2|
|2     |clk_5MHz           |         1|
|3     |ila_dig0           |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |c_counter_binary_0_bbox   |     1|
|2     |c_counter_binary_0_bbox_0 |     1|
|3     |clk_5MHz_bbox             |     1|
|4     |ila_dig0_bbox             |     1|
|5     |CARRY4                    |    10|
|6     |LUT1                      |    24|
|7     |LUT2                      |    15|
|8     |LUT4                      |     7|
|9     |LUT5                      |     3|
|10    |LUT6                      |    10|
|11    |FDRE                      |    39|
|12    |IBUF                      |     3|
|13    |OBUF                      |    25|
+------+--------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------------+------+
|      |Instance            |Module                            |Cells |
+------+--------------------+----------------------------------+------+
|1     |top                 |                                  |   148|
|2     |  componentled1     |bcd27seg                          |     7|
|3     |  component4        |clk_divider_1hz_behavior          |    59|
|4     |  componentreferesh |clk_divider_refresh_rate_2display |    42|
+------+--------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 604.203 ; gain = 425.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 604.203 ; gain = 77.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 604.203 ; gain = 425.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 604.203 ; gain = 386.160
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 604.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 24 15:34:47 2017...
