==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [COSIM-47] Using XSIM for RTL simulation.
@I [COSIM-14] Instrumenting C test bench ...
@I [COSIM-302] Starting C TB testing ... 
@I [COSIM-333] Generating C post check test bench ...
@I [COSIM-12] Generating RTL test bench ...
@W [COSIM-376] This design mixes AXI slave interface and pipeline mode, which could potentially result in simulation dead-lock and/or get mismatching results.
@W [COSIM-376] This design mixes AXI slave interface and pipeline mode, which could potentially result in simulation dead-lock and/or get mismatching results.
@I [COSIM-323] Starting verilog simulation. 
@I [COSIM-15] Starting XSIM ...
@I [COSIM-316] Starting C post checking ...
@I [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
