./plot2


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
dfbc983de8099eff13aee7f378843cb8  /media/sf_code/csc-506-program1/plot2/plot2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=plot2.cu
self exe links to: /media/sf_code/csc-506-program1/plot2/plot2
Running md5sum using "md5sum /media/sf_code/csc-506-program1/plot2/plot2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /media/sf_code/csc-506-program1/plot2/plot2 > _cuobjdump_complete_output_VDTt1J"
Parsing file _cuobjdump_complete_output_VDTt1J
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: plot2.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: plot2.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z5plot2PKfS0_PfS1_S1_i : hostFun 0x0x40180e, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z5plot2PKfS0_PfS1_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z5plot2PKfS0_PfS1_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:71) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:119) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5plot2PKfS0_PfS1_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5plot2PKfS0_PfS1_S1_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_4pYzlJ"
Running: cat _ptx_4pYzlJ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fKkxII
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fKkxII --output-file  /dev/null 2> _ptx_4pYzlJinfo"
GPGPU-Sim PTX: Kernel '_Z5plot2PKfS0_PfS1_S1_i' : regs=17, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_4pYzlJ _ptx2_fKkxII _ptx_4pYzlJinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[Plot 2 Vector Addition calculation for 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

GPGPU-Sim PTX: cudaLaunch for 0x0x40180e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z5plot2PKfS0_PfS1_S1_i' to stream 0, gridDim= (196,1,1) blockDim = (256,1,1) 
kernel '_Z5plot2PKfS0_PfS1_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 112352 (ipc=224.7) sim_rate=112352 (inst/sec) elapsed = 0:0:00:01 / Tue Jan 23 15:05:49 2024
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(89,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 345536 (ipc=345.5) sim_rate=172768 (inst/sec) elapsed = 0:0:00:02 / Tue Jan 23 15:05:50 2024
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(54,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 360608 (ipc=240.4) sim_rate=120202 (inst/sec) elapsed = 0:0:00:03 / Tue Jan 23 15:05:51 2024
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(31,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 461312 (ipc=230.7) sim_rate=115328 (inst/sec) elapsed = 0:0:00:04 / Tue Jan 23 15:05:52 2024
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(43,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(28,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 831552 (ipc=277.2) sim_rate=166310 (inst/sec) elapsed = 0:0:00:05 / Tue Jan 23 15:05:53 2024
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(68,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(89,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(59,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1086848 (ipc=310.5) sim_rate=181141 (inst/sec) elapsed = 0:0:00:06 / Tue Jan 23 15:05:54 2024
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3590,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3591,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3635,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3636,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3638,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3639,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3674,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3675,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3711,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3712,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3712,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3713,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3870,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3871,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3958,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3959,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3968,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3969,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1132224 (ipc=283.1) sim_rate=161746 (inst/sec) elapsed = 0:0:00:07 / Tue Jan 23 15:05:55 2024
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4007,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4008,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4023,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4024,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4030,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4031,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4035,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4036,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4040,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4041,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4052,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4053,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4092,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4093,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4095,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4096,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4106,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4107,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4109,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4110,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(108,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4151,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4152,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4163,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4164,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4263,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4264,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4266,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4267,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4304,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4305,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4313,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4314,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4357,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4358,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4358,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4359,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4364,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4365,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4365,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4366,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4384,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4385,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4422,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4423,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(119,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4470,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4471,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1273952 (ipc=283.1) sim_rate=159244 (inst/sec) elapsed = 0:0:00:08 / Tue Jan 23 15:05:56 2024
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4501,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4502,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4555,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4556,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4582,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4583,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4631,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4632,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4659,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4660,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4718,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4719,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(126,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4783,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4784,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4820,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4821,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4822,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4823,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4839,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4840,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4891,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4892,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4895,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4896,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4897,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4898,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4900,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4901,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4936,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4937,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4945,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4946,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4947,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4948,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4954,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4955,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4955,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4956,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4976,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4977,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(126,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4993,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4994,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4996,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4997,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1450592 (ipc=290.1) sim_rate=161176 (inst/sec) elapsed = 0:0:00:09 / Tue Jan 23 15:05:57 2024
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5002,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5003,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5009,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5010,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5051,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5052,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5061,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5062,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5083,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5084,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5106,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5107,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5111,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5112,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5118,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5119,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5127,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5128,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5129,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5130,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5137,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5138,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5143,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5144,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5147,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5148,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5150,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5151,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5157,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5158,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5190,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5191,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5191,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5192,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5199,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5200,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5220,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5221,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5226,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5227,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(101,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5283,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5284,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5291,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5292,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5303,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5304,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5306,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5307,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5308,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5309,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5318,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5319,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5334,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5335,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5420,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5421,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5479,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5480,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1633344 (ipc=297.0) sim_rate=163334 (inst/sec) elapsed = 0:0:00:10 / Tue Jan 23 15:05:58 2024
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(157,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5579,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5580,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5612,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5613,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5622,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5623,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5675,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5675,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5676,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5676,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(143,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5717,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5718,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5736,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5737,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(124,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5980,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5981,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1862240 (ipc=310.4) sim_rate=169294 (inst/sec) elapsed = 0:0:00:11 / Tue Jan 23 15:05:59 2024
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6030,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6031,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6099,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6100,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(130,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6278,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6279,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6284,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6285,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6314,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6315,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6328,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6329,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6411,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6412,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6452,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6453,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6483,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6484,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2017088 (ipc=310.3) sim_rate=155160 (inst/sec) elapsed = 0:0:00:13 / Tue Jan 23 15:06:01 2024
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6522,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6523,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(125,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6570,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6571,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6598,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6599,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6734,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6735,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6739,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6740,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6810,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6811,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(126,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6869,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6930,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6935,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6952,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6973,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2183152 (ipc=311.9) sim_rate=155939 (inst/sec) elapsed = 0:0:00:14 / Tue Jan 23 15:06:02 2024
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7029,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7125,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7136,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7155,0), 5 CTAs running
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(181,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7236,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7260,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7295,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7377,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7452,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2326176 (ipc=310.2) sim_rate=155078 (inst/sec) elapsed = 0:0:00:15 / Tue Jan 23 15:06:03 2024
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(190,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7531,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7581,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7652,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7666,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7681,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7752,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7878,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7937,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7940,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7958,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2435088 (ipc=304.4) sim_rate=152193 (inst/sec) elapsed = 0:0:00:16 / Tue Jan 23 15:06:04 2024
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8013,0), 4 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(143,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8054,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8063,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8106,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8143,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8158,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8160,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8203,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8208,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8282,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8358,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8363,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8473,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8489,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8513,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8541,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8581,0), 2 CTAs running
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(182,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8606,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (8621,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (8661,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8684,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8710,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8741,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8759,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8764,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8781,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8789,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8791,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8813,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8823,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8850,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8881,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8883,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8913,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8969,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8984,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2591824 (ipc=288.0) sim_rate=152460 (inst/sec) elapsed = 0:0:00:17 / Tue Jan 23 15:06:05 2024
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9017,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9048,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9081,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9084,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9119,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9125,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9128,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9147,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9154,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9161,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9203,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9219,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9225,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9247,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9263,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9427,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9608,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9724,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9746,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z5plot2PKfS0_PfS1_S1_i' finished on shader 1.
kernel_name = _Z5plot2PKfS0_PfS1_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 9747
gpu_sim_insn = 2601584
gpu_ipc =     266.9113
gpu_tot_sim_cycle = 9747
gpu_tot_sim_insn = 2601584
gpu_tot_ipc =     266.9113
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17190
gpu_stall_icnt2sh    = 23788
gpu_total_sim_rate=153034

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43728
	L1I_total_cache_misses = 1497
	L1I_total_cache_miss_rate = 0.0342
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5497
L1D_cache:
	L1D_cache_core[0]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4147
	L1D_cache_core[1]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4774
	L1D_cache_core[2]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4562
	L1D_cache_core[3]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4301
	L1D_cache_core[4]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4247
	L1D_cache_core[5]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4240
	L1D_cache_core[6]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4695
	L1D_cache_core[7]: Access = 495, Miss = 495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3878
	L1D_cache_core[8]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4155
	L1D_cache_core[9]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4393
	L1D_cache_core[10]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4194
	L1D_cache_core[11]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4280
	L1D_cache_core[12]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3901
	L1D_cache_core[13]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4325
	L1D_cache_core[14]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4740
	L1D_total_cache_accesses = 7815
	L1D_total_cache_misses = 7815
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 64832
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 9383
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0512
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3241
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 63540
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8903
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1292
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42231
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1497
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5497
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
159, 159, 159, 159, 159, 159, 159, 159, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 106, 
gpgpu_n_tot_thrd_icount = 2652288
gpgpu_n_tot_w_icount = 82884
gpgpu_n_stall_shd_mem = 68073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6252
gpgpu_n_mem_write_global = 1563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 200000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 300176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3241
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3241
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 64832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93627	W0_Idle:36351	W0_Scoreboard:65928	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:44	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:82840
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50016 {8:6252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 212504 {72:1,136:1562,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 850272 {136:6252,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12504 {8:1563,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1673 
maxdqlatency = 0 
maxmflatency = 2016 
averagemflatency = 496 
max_icnt2mem_latency = 677 
max_icnt2sh_latency = 9746 
mrq_lat_table:2500 	192 	429 	674 	1318 	1540 	1354 	969 	320 	84 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19 	5108 	2496 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4401 	904 	970 	940 	500 	163 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1434 	3566 	1229 	38 	0 	0 	0 	0 	398 	857 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         6         5         8        12        12        38        26        16        16        32        30        20        14         7        12 
dram[1]:         7         9         6         6        12        12        64        42        20        20        26        36        12        22         8        11 
dram[2]:         5         6         7         5        12        12        23        58        18        16        10        28        12        20        11        11 
dram[3]:         5         7         7         7        12        12        38        58        15        22        20        38         9        20         9         8 
dram[4]:         7         6         4         6        12        12        28        60        22        18        22        32        26        28         9        12 
dram[5]:         7        11         6         7        12        12        26        40        20        24        22        30         8        28         9        11 
maximum service time to same row:
dram[0]:      1056      1218      4522      4457      2388      2309      1563      1569      1812      1944      4622      4866      4211      4186      5330      1226 
dram[1]:      1213      1222      4638      4588      2493      2327      1676      1741      1504      1347      4757      4857      4108      4526      5365      1232 
dram[2]:      1207      1201      4566      4582      2284      2338      1716      1551      1926      1901      4760      4681      4616      3970      5694      1236 
dram[3]:      1210      1204      4582      4560      2345      2521      1685      1554      1938      1921      4744      4710      4595      3953      5535      1241 
dram[4]:      1228      1213      4584      4432      2514      2408      1672      1607      1824      1932      4765      4694      4164      4210      5092      1247 
dram[5]:      1206      1212      4467      4466      2593      2433      1679      1515      1862      1590      4727      4676      4040      3972      5362      1251 
average row accesses per activate:
dram[0]:  2.481482  2.782609  2.206897  2.666667  2.500000  3.333333  8.533334 14.222222  5.120000  6.400000  4.571429  6.095238  4.500000  3.351351  2.640000  3.555556 
dram[1]:  2.538461  3.047619  1.939394  2.909091  2.500000  3.076923 10.666667 14.222222  6.736842  7.529412  4.923077  6.400000  3.542857  3.875000  4.400000  4.571429 
dram[2]:  2.909091  2.666667  2.782609  2.909091  3.076923  2.411765 16.000000 11.636364  8.000000  6.736842  3.657143  6.400000  3.647059  3.875000  4.714286  3.200000 
dram[3]:  2.285714  2.666667  2.560000  2.285714  2.468750  2.562500  9.846154  9.846154  5.120000  8.000000  3.555556  6.736842  3.647059  3.617647  3.666667  2.461539 
dram[4]:  3.555556  2.666667  1.939394  2.461539  2.222222  2.827586 18.285715  8.533334  7.111111  6.095238  5.120000  4.571429  4.133333  3.757576  3.666667  5.333333 
dram[5]:  3.047619  3.555556  2.000000  2.782609  2.500000  3.000000 18.285715 11.636364  4.923077  7.111111  3.878788  5.333333  3.757576  4.000000  3.611111  3.555556 
average row locality = 9383/2252 = 4.166519
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        66        64 
dram[1]:        66        64        64        64        74        74        96        96        96        96        96        96        95        96        66        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        66        64 
dram[3]:        64        64        64        64        73        76        96        96        96        96        96        96        96        95        66        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        66        64 
dram[5]:        64        64        64        64        74        75        96        96        96        96        96        96        96        96        65        64 
total reads: 7820
bank skew: 96/64 = 1.50
chip skew: 1305/1302 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         6         6        32        32        32        32        32        32        30        28         0         0 
dram[1]:         0         0         0         0         6         6        32        32        32        32        32        32        29        28         0         0 
dram[2]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[3]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[4]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[5]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
total reads: 1563
min_bank_accesses = 0!
chip skew: 262/260 = 1.01
average mf latency per bank:
dram[0]:        422       389       400       452       472       422       341       327       380       413       389       449       396       359       345       417
dram[1]:        432       520       443       528       427       528       410       427       426       530       369       537       366       455       422       508
dram[2]:        490       413       482       427       416       439       406       363       494       430       384       444       356       402       468       383
dram[3]:        458       404       401       393       379       400       389       356       414       390       346       396       319       382       442       361
dram[4]:        484       405       463       393       446       460       424       381       505       362       439       418       392       437       438       449
dram[5]:        427       413       383       447       404       471       365       351       405       393       367       480       360       433       417       345
maximum mf latency per bank:
dram[0]:        807       659       691       603       784       660      1396       997      1035      1145      1341      1427       947       746       522       648
dram[1]:        877       856       681       682       809       793      2016      1133      1044      1246      1108      1577       802      1148       560       669
dram[2]:        796       777       638       553       835       730      1495      1538      1324      1130       841      1357       825      1100       648       539
dram[3]:        864       753       562       580       816       658      1514      1547      1115      1114       971      1460       668      1034       626       543
dram[4]:        868       683       665       627       870       808      1298      1607      1416       950      1146      1400      1020      1008       611       656
dram[5]:        780       974       706       650       721       872      1058      1395      1170      1113      1091      1453       691       980       618       507
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12865 n_nop=8977 n_act=385 n_pre=369 n_req=1567 n_rd=2610 n_write=524 bw_util=0.4872
n_activity=10782 dram_eff=0.5813
bk0: 134a 11528i bk1: 128a 11625i bk2: 128a 11485i bk3: 128a 11413i bk4: 148a 11075i bk5: 148a 11077i bk6: 192a 9879i bk7: 192a 10007i bk8: 192a 9780i bk9: 192a 9412i bk10: 192a 9162i bk11: 192a 9140i bk12: 192a 9871i bk13: 192a 9697i bk14: 132a 11582i bk15: 128a 11740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.06607
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12865 n_nop=9036 n_act=359 n_pre=343 n_req=1564 n_rd=2606 n_write=521 bw_util=0.4861
n_activity=10531 dram_eff=0.5939
bk0: 132a 11632i bk1: 128a 11353i bk2: 128a 11272i bk3: 128a 11526i bk4: 148a 10824i bk5: 148a 11047i bk6: 192a 9758i bk7: 192a 9819i bk8: 192a 9638i bk9: 192a 9277i bk10: 192a 9152i bk11: 192a 8965i bk12: 190a 9682i bk13: 192a 9713i bk14: 132a 11837i bk15: 128a 11611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12865 n_nop=9033 n_act=360 n_pre=344 n_req=1564 n_rd=2608 n_write=520 bw_util=0.4863
n_activity=10427 dram_eff=0.6
bk0: 128a 11657i bk1: 128a 11452i bk2: 128a 11573i bk3: 128a 11425i bk4: 148a 11070i bk5: 152a 10708i bk6: 192a 9735i bk7: 192a 9639i bk8: 192a 9352i bk9: 192a 9270i bk10: 192a 9242i bk11: 192a 9085i bk12: 192a 9567i bk13: 192a 9506i bk14: 132a 11684i bk15: 128a 11472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.83226
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80091f80, atomic=0 1 entries : 0x2b17f3f7b420 :  mf: uid=136059, sid01:w07, part=3, addr=0x80091f80, load , size=128, unknown  status = IN_PARTITION_DRAM (9744), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12865 n_nop=8951 n_act=403 n_pre=387 n_req=1562 n_rd=2604 n_write=520 bw_util=0.4857
n_activity=10836 dram_eff=0.5766
bk0: 128a 11472i bk1: 128a 11367i bk2: 128a 11521i bk3: 128a 11250i bk4: 146a 10895i bk5: 152a 10743i bk6: 192a 9764i bk7: 192a 9466i bk8: 192a 9425i bk9: 192a 9639i bk10: 192a 9251i bk11: 192a 9397i bk12: 192a 9996i bk13: 190a 9732i bk14: 132a 11769i bk15: 128a 11328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.58819
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12865 n_nop=9007 n_act=373 n_pre=357 n_req=1564 n_rd=2608 n_write=520 bw_util=0.4863
n_activity=10432 dram_eff=0.5997
bk0: 128a 11683i bk1: 128a 11392i bk2: 128a 11379i bk3: 128a 11374i bk4: 148a 10620i bk5: 152a 10835i bk6: 192a 9816i bk7: 192a 9478i bk8: 192a 9220i bk9: 192a 9050i bk10: 192a 9267i bk11: 192a 9004i bk12: 192a 9702i bk13: 192a 9794i bk14: 132a 11668i bk15: 128a 11786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7297
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12865 n_nop=9013 n_act=372 n_pre=356 n_req=1562 n_rd=2604 n_write=520 bw_util=0.4857
n_activity=10623 dram_eff=0.5882
bk0: 128a 11681i bk1: 128a 11605i bk2: 128a 11358i bk3: 128a 11371i bk4: 148a 10913i bk5: 150a 10977i bk6: 192a 9904i bk7: 192a 9730i bk8: 192a 9543i bk9: 192a 9653i bk10: 192a 8961i bk11: 192a 8987i bk12: 192a 9737i bk13: 192a 9934i bk14: 130a 11785i bk15: 128a 11621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.50159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 697, Miss = 655, Miss_rate = 0.940, Pending_hits = 9, Reservation_fails = 487
L2_cache_bank[1]: Access = 650, Miss = 650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1015
L2_cache_bank[2]: Access = 681, Miss = 653, Miss_rate = 0.959, Pending_hits = 6, Reservation_fails = 940
L2_cache_bank[3]: Access = 650, Miss = 650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1150
L2_cache_bank[4]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 781
L2_cache_bank[5]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1301
L2_cache_bank[6]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 465
L2_cache_bank[7]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 891
L2_cache_bank[8]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1157
L2_cache_bank[9]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126
L2_cache_bank[10]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 174
L2_cache_bank[11]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 597
L2_total_cache_accesses = 7890
L2_total_cache_misses = 7820
L2_total_cache_miss_rate = 0.9911
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 9084
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7591
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1066
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 318
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.267

icnt_total_pkts_mem_to_simt=33168
icnt_total_pkts_simt_to_mem=14140
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.6777
	minimum = 6
	maximum = 507
Network latency average = 16.7861
	minimum = 6
	maximum = 500
Slowest packet = 6044
Flit latency average = 14.0743
	minimum = 6
	maximum = 460
Slowest flit = 19043
Fragmentation average = 0.14455
	minimum = 0
	maximum = 302
Injected packet rate average = 0.0599615
	minimum = 0.0497589 (at node 4)
	maximum = 0.0715092 (at node 15)
Accepted packet rate average = 0.0599615
	minimum = 0.0497589 (at node 4)
	maximum = 0.0715092 (at node 15)
Injected flit rate average = 0.179763
	minimum = 0.0891556 (at node 4)
	maximum = 0.300298 (at node 15)
Accepted flit rate average= 0.179763
	minimum = 0.120037 (at node 16)
	maximum = 0.243665 (at node 1)
Copy output data from the CUDA device to the host memory
Injected packet length average = 2.99797
Accepted packet length average = 2.99797
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6777 (1 samples)
	minimum = 6 (1 samples)
	maximum = 507 (1 samples)
Network latency average = 16.7861 (1 samples)
	minimum = 6 (1 samples)
	maximum = 500 (1 samples)
Flit latency average = 14.0743 (1 samples)
	minimum = 6 (1 samples)
	maximum = 460 (1 samples)
Fragmentation average = 0.14455 (1 samples)
	minimum = 0 (1 samples)
	maximum = 302 (1 samples)
Injected packet rate average = 0.0599615 (1 samples)
	minimum = 0.0497589 (1 samples)
	maximum = 0.0715092 (1 samples)
Accepted packet rate average = 0.0599615 (1 samples)
	minimum = 0.0497589 (1 samples)
	maximum = 0.0715092 (1 samples)
Injected flit rate average = 0.179763 (1 samples)
	minimum = 0.0891556 (1 samples)
	maximum = 0.300298 (1 samples)
Accepted flit rate average = 0.179763 (1 samples)
	minimum = 0.120037 (1 samples)
	maximum = 0.243665 (1 samples)
Injected packet size average = 2.99797 (1 samples)
Accepted packet size average = 2.99797 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 153034 (inst/sec)
gpgpu_simulation_rate = 573 (cycle/sec)
Test PASSED
Done
