$date
	Fri Mar 01 22:31:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module INST_R_DEC_tb $end
$var wire 5 ! rs2 [4:0] $end
$var wire 5 " rs1 [4:0] $end
$var wire 5 # rd [4:0] $end
$var reg 32 $ instruction_word [31:0] $end
$scope module R_Decoder $end
$var wire 32 % instruction_word [31:0] $end
$var reg 5 & rd [4:0] $end
$var reg 5 ' rs1 [4:0] $end
$var reg 5 ( rs2 [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 (
b10101 '
b101 &
b10010101000001010110011 %
b10010101000001010110011 $
b101 #
b10101 "
b100 !
$end
#20
b110 #
b110 &
b101 !
b101 (
b1000000010110101000001100110011 $
b1000000010110101000001100110011 %
#40
b101 #
b101 &
b10100 "
b10100 '
b100 !
b100 (
b10010100001001010110011 $
b10010100001001010110011 %
#60
