// Seed: 4105057290
module module_0;
  assign id_1[1 : 1]   = id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wand id_5,
    input supply1 id_6
);
  tri id_8, id_9;
  module_0 modCall_1 ();
  assign id_9 = id_3;
endmodule
module module_2;
  assign #1 id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1 - 1;
  module_0 modCall_1 ();
  assign id_1 = id_3[1];
  xnor primCall (id_1, id_2, id_3);
  wire id_4;
endmodule
