#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Dec 14 15:49:38 2021
# Process ID: 640
# Log file: E:/Xilinx Project/FPGA_SENSOR/planAhead_run_5/planAhead.log
# Journal file: E:/Xilinx Project/FPGA_SENSOR/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {E:/Xilinx Project/FPGA_SENSOR/pa.fromHdl.tcl}
# create_project -name fpga_test -dir "E:/Xilinx Project/FPGA_SENSOR/planAhead_run_5" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "pin.ucf" [current_fileset -constrset]
Adding file 'E:/Xilinx Project/FPGA_SENSOR/pin.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Counter0to9.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter0to3.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bcd2sge.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Clock_Divider.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fpga_test.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {HexTo7Seg.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter1to6.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top fpga_test $srcset
# add_files [list {pin.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/Xilinx Project/FPGA_SENSOR/bcd2sge.vf" into library work
Analyzing Verilog file "E:/Xilinx Project/FPGA_SENSOR/fpga_test.vf" into library work
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/Xilinx Project/FPGA_SENSOR/pin.ucf]
Finished Parsing UCF File [E:/Xilinx Project/FPGA_SENSOR/pin.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f301ff72
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 556.961 ; gain = 101.535
update_compile_order -fileset sim_1
startgroup
set_property package_pin P127 [get_ports K3_Pin13_P127]
endgroup
startgroup
set_property package_pin P124 [get_ports K3_Pin15_P124]
endgroup
startgroup
set_property package_pin P131 [get_ports K4_Pin13_P131]
endgroup
startgroup
set_property package_pin P126 [get_ports K4_Pin15_P126]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See E:/Xilinx Project/FPGA_SENSOR\planAhead_pid640.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Dec 14 15:50:43 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
