<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>SysCtl Register PCLKSEL0</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SysCtl Register PCLKSEL0<div class="ingroups"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register.html">System Control Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Defines for the bit fields in the PCLKSEL0 register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga73772f581eb46d2cd4decce416eb9def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga73772f581eb46d2cd4decce416eb9def">PCLKSEL_PPP_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="separator:ga73772f581eb46d2cd4decce416eb9def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0937a63ab692f0ba5554f60fa42b1589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga0937a63ab692f0ba5554f60fa42b1589">PCLKSEL0_WDT_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="memdesc:ga0937a63ab692f0ba5554f60fa42b1589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for WDT.  <a href="#ga0937a63ab692f0ba5554f60fa42b1589">More...</a><br/></td></tr>
<tr class="separator:ga0937a63ab692f0ba5554f60fa42b1589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f9ddd684b146122adeda1cce667c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga92f9ddd684b146122adeda1cce667c3a">PCLKSEL0_WDT_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga92f9ddd684b146122adeda1cce667c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed09faf2d7787c899c31bbb4a05ec318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gaed09faf2d7787c899c31bbb4a05ec318">PCLKSEL0_TIMER0_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 2)</td></tr>
<tr class="memdesc:gaed09faf2d7787c899c31bbb4a05ec318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for TIMER0.  <a href="#gaed09faf2d7787c899c31bbb4a05ec318">More...</a><br/></td></tr>
<tr class="separator:gaed09faf2d7787c899c31bbb4a05ec318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd89ab87ecc18b98c0e24b2857cd36e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gabd89ab87ecc18b98c0e24b2857cd36e2">PCLKSEL0_TIMER0_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabd89ab87ecc18b98c0e24b2857cd36e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fdd9fae2c9086d646ee97122216e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga93fdd9fae2c9086d646ee97122216e4c">PCLKSEL0_TIMER1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5, 4)</td></tr>
<tr class="memdesc:ga93fdd9fae2c9086d646ee97122216e4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for TIMER1.  <a href="#ga93fdd9fae2c9086d646ee97122216e4c">More...</a><br/></td></tr>
<tr class="separator:ga93fdd9fae2c9086d646ee97122216e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506daff329488f44e9599f0b35866b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga506daff329488f44e9599f0b35866b83">PCLKSEL0_TIMER1_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga506daff329488f44e9599f0b35866b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e114184c7e9a1ab3c7f62c5b52bb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga82e114184c7e9a1ab3c7f62c5b52bb34">PCLKSEL0_UART0_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 6)</td></tr>
<tr class="memdesc:ga82e114184c7e9a1ab3c7f62c5b52bb34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for UART0.  <a href="#ga82e114184c7e9a1ab3c7f62c5b52bb34">More...</a><br/></td></tr>
<tr class="separator:ga82e114184c7e9a1ab3c7f62c5b52bb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831ead92a506629e339480b257e115a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga831ead92a506629e339480b257e115a1">PCLKSEL0_UART0_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga831ead92a506629e339480b257e115a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799e3b1e47bd3505137ee90b8cc3aafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga799e3b1e47bd3505137ee90b8cc3aafa">PCLKSEL0_UART1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 9, 8)</td></tr>
<tr class="memdesc:ga799e3b1e47bd3505137ee90b8cc3aafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for UART1.  <a href="#ga799e3b1e47bd3505137ee90b8cc3aafa">More...</a><br/></td></tr>
<tr class="separator:ga799e3b1e47bd3505137ee90b8cc3aafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6dcd8a9bae402115f3b8f466198c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gab6dcd8a9bae402115f3b8f466198c3ed">PCLKSEL0_UART1_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab6dcd8a9bae402115f3b8f466198c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac60570129dab8583efb183ac456f777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gaac60570129dab8583efb183ac456f777">PCLKSEL0_PWM1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 13, 12)</td></tr>
<tr class="memdesc:gaac60570129dab8583efb183ac456f777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for PWM1.  <a href="#gaac60570129dab8583efb183ac456f777">More...</a><br/></td></tr>
<tr class="separator:gaac60570129dab8583efb183ac456f777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4257c88dbbddce9f85cfc5bddc0dfcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gad4257c88dbbddce9f85cfc5bddc0dfcd">PCLKSEL0_PWM1_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gad4257c88dbbddce9f85cfc5bddc0dfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac89f22e943e138391072c369aea4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gafac89f22e943e138391072c369aea4e1">PCLKSEL0_I2C0_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 15, 14)</td></tr>
<tr class="memdesc:gafac89f22e943e138391072c369aea4e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for I2C0.  <a href="#gafac89f22e943e138391072c369aea4e1">More...</a><br/></td></tr>
<tr class="separator:gafac89f22e943e138391072c369aea4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19cd576b9b57cbf3a1c074fa7153992b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga19cd576b9b57cbf3a1c074fa7153992b">PCLKSEL0_I2C0_S</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga19cd576b9b57cbf3a1c074fa7153992b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f40fbfdf396bb1925c12e3527376e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gae95f40fbfdf396bb1925c12e3527376e">PCLKSEL0_SPI_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 17, 16)</td></tr>
<tr class="memdesc:gae95f40fbfdf396bb1925c12e3527376e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for SPI.  <a href="#gae95f40fbfdf396bb1925c12e3527376e">More...</a><br/></td></tr>
<tr class="separator:gae95f40fbfdf396bb1925c12e3527376e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bfd341c44472a2694643b493a632b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga4bfd341c44472a2694643b493a632b62">PCLKSEL0_SPI_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4bfd341c44472a2694643b493a632b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784e9ac7bd775b0e0b4979ed3d94f74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga784e9ac7bd775b0e0b4979ed3d94f74a">PCLKSEL0_SSP1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 21, 20)</td></tr>
<tr class="memdesc:ga784e9ac7bd775b0e0b4979ed3d94f74a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for SSP1.  <a href="#ga784e9ac7bd775b0e0b4979ed3d94f74a">More...</a><br/></td></tr>
<tr class="separator:ga784e9ac7bd775b0e0b4979ed3d94f74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f645441f89a5b4503e9e5de7faa4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gac9f645441f89a5b4503e9e5de7faa4a8">PCLKSEL0_SSP1_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gac9f645441f89a5b4503e9e5de7faa4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62efe9aa30fda4f1a4d2851e87378477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga62efe9aa30fda4f1a4d2851e87378477">PCLKSEL0_DAC_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 23, 22)</td></tr>
<tr class="memdesc:ga62efe9aa30fda4f1a4d2851e87378477"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for DAC.  <a href="#ga62efe9aa30fda4f1a4d2851e87378477">More...</a><br/></td></tr>
<tr class="separator:ga62efe9aa30fda4f1a4d2851e87378477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7307d5417d4557bb055c88fd0e19e3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga7307d5417d4557bb055c88fd0e19e3b8">PCLKSEL0_DAC_S</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga7307d5417d4557bb055c88fd0e19e3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c77a4ab6c40c5408d92804ca8eccc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga70c77a4ab6c40c5408d92804ca8eccc3">PCLKSEL0_ADC_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 25, 24)</td></tr>
<tr class="memdesc:ga70c77a4ab6c40c5408d92804ca8eccc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for ADC.  <a href="#ga70c77a4ab6c40c5408d92804ca8eccc3">More...</a><br/></td></tr>
<tr class="separator:ga70c77a4ab6c40c5408d92804ca8eccc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d1e3abe54c56567d7ad5693ff8ec7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga94d1e3abe54c56567d7ad5693ff8ec7b">PCLKSEL0_ADC_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga94d1e3abe54c56567d7ad5693ff8ec7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b01d69fc99c0939fa42be82aac7ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga18b01d69fc99c0939fa42be82aac7ba6">PCLKSEL0_CAN1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 27, 26)</td></tr>
<tr class="memdesc:ga18b01d69fc99c0939fa42be82aac7ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for CAN1.  <a href="#ga18b01d69fc99c0939fa42be82aac7ba6">More...</a><br/></td></tr>
<tr class="separator:ga18b01d69fc99c0939fa42be82aac7ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935ded5ad712178ebef85f40d4691219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga935ded5ad712178ebef85f40d4691219">PCLKSEL0_CAN1_S</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga935ded5ad712178ebef85f40d4691219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc769d3397d10a23ae28c933f3c76fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga6cc769d3397d10a23ae28c933f3c76fb">PCLKSEL0_CAN2_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 29, 28)</td></tr>
<tr class="memdesc:ga6cc769d3397d10a23ae28c933f3c76fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for CAN2.  <a href="#ga6cc769d3397d10a23ae28c933f3c76fb">More...</a><br/></td></tr>
<tr class="separator:ga6cc769d3397d10a23ae28c933f3c76fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c95ec091adf4f9e66c788e4c296699d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga4c95ec091adf4f9e66c788e4c296699d">PCLKSEL0_CAN2_S</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga4c95ec091adf4f9e66c788e4c296699d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b99e05ba371f274437a7c18e5135bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga2b99e05ba371f274437a7c18e5135bf7">PCLKSEL0_ACF_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 31, 30)</td></tr>
<tr class="memdesc:ga2b99e05ba371f274437a7c18e5135bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for CAN acceptance filtering.  <a href="#ga2b99e05ba371f274437a7c18e5135bf7">More...</a><br/></td></tr>
<tr class="separator:ga2b99e05ba371f274437a7c18e5135bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9697ae73bf33b7157cbea73e22101314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga9697ae73bf33b7157cbea73e22101314">PCLKSEL0_ACF_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga9697ae73bf33b7157cbea73e22101314"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Defines for the bit fields in the PCLKSEL0 register. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga2b99e05ba371f274437a7c18e5135bf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_ACF_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 31, 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for CAN acceptance filtering. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01027">1027</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9697ae73bf33b7157cbea73e22101314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_ACF_S&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01028">1028</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70c77a4ab6c40c5408d92804ca8eccc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_ADC_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 25, 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for ADC. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01015">1015</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94d1e3abe54c56567d7ad5693ff8ec7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_ADC_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01016">1016</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18b01d69fc99c0939fa42be82aac7ba6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_CAN1_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 27, 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for CAN1. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01019">1019</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga935ded5ad712178ebef85f40d4691219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_CAN1_S&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01020">1020</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cc769d3397d10a23ae28c933f3c76fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_CAN2_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 29, 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for CAN2. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01023">1023</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c95ec091adf4f9e66c788e4c296699d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_CAN2_S&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01024">1024</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62efe9aa30fda4f1a4d2851e87378477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_DAC_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 23, 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for DAC. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01011">1011</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7307d5417d4557bb055c88fd0e19e3b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_DAC_S&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01012">1012</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafac89f22e943e138391072c369aea4e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_I2C0_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 15, 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for I2C0. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00999">999</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19cd576b9b57cbf3a1c074fa7153992b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_I2C0_S&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01000">1000</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac60570129dab8583efb183ac456f777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_PWM1_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 13, 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for PWM1. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00995">995</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4257c88dbbddce9f85cfc5bddc0dfcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_PWM1_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00996">996</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae95f40fbfdf396bb1925c12e3527376e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_SPI_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 17, 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for SPI. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01003">1003</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4bfd341c44472a2694643b493a632b62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_SPI_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01004">1004</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga784e9ac7bd775b0e0b4979ed3d94f74a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_SSP1_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 21, 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for SSP1. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01007">1007</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9f645441f89a5b4503e9e5de7faa4a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_SSP1_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01008">1008</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed09faf2d7787c899c31bbb4a05ec318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_TIMER0_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for TIMER0. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00979">979</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd89ab87ecc18b98c0e24b2857cd36e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_TIMER0_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00980">980</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93fdd9fae2c9086d646ee97122216e4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_TIMER1_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for TIMER1. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00983">983</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga506daff329488f44e9599f0b35866b83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_TIMER1_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00984">984</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82e114184c7e9a1ab3c7f62c5b52bb34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_UART0_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for UART0. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00987">987</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga831ead92a506629e339480b257e115a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_UART0_S&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00988">988</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga799e3b1e47bd3505137ee90b8cc3aafa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_UART1_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 9, 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for UART1. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00991">991</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6dcd8a9bae402115f3b8f466198c3ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_UART1_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00992">992</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0937a63ab692f0ba5554f60fa42b1589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_WDT_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for WDT. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00975">975</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92f9ddd684b146122adeda1cce667c3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0_WDT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00976">976</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73772f581eb46d2cd4decce416eb9def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_PPP_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00972">972</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
