
*** Running vivado
    with args -log AES_PowerMon_Power_Monitor_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_PowerMon_Power_Monitor_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source AES_PowerMon_Power_Monitor_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/iqbal.ha'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/iqbal.ha' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_Power_Monitor_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1617.758 ; gain = 0.000
Command: synth_design -top AES_PowerMon_Power_Monitor_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1

*** Running vivado
    with args -log AES_PowerMon_Power_Monitor_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_PowerMon_Power_Monitor_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source AES_PowerMon_Power_Monitor_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/iqbal.ha'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/iqbal.ha' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_Power_Monitor_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top AES_PowerMon_Power_Monitor_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29788
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES_PowerMon_Power_Monitor_0_0' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_Power_Monitor_0_0/synth/AES_PowerMon_Power_Monitor_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'Power_Monitor' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:3]
INFO: [Synth 8-6157] synthesizing module 'one_to_100' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'one_to_100' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:41]
INFO: [Synth 8-6157] synthesizing module 'freq_ro' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:57]
INFO: [Synth 8-6157] synthesizing module 'ring_osc' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:70]
INFO: [Synth 8-6157] synthesizing module 'and_1' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'and_1' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
INFO: [Synth 8-6157] synthesizing module 'inv_1' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:133]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'inv_1' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'ring_osc' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:70]
INFO: [Synth 8-6157] synthesizing module 'reset_enable' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:82]
INFO: [Synth 8-6157] synthesizing module 'counter' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'reset_enable' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'freq_ro' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:57]
INFO: [Synth 8-6157] synthesizing module 'calc_avg' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'calc_avg' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'Power_Monitor' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'AES_PowerMon_Power_Monitor_0_0' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_Power_Monitor_0_0/synth/AES_PowerMon_Power_Monitor_0_0.sv:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1652.410 ; gain = 15.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1652.410 ; gain = 15.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1652.410 ; gain = 15.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1652.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_Power_Monitor_0_0/Power_Monitor/Power_Monitor.srcs/constrs_1/new/Power_Monitor_Const.xdc] for cell 'inst'
CRITICAL WARNING: [Designutils 20-1307] Command 'DRC' is not supported in the xdc constraint file. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_Power_Monitor_0_0/Power_Monitor/Power_Monitor.srcs/constrs_1/new/Power_Monitor_Const.xdc:1]
Finished Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_Power_Monitor_0_0/Power_Monitor/Power_Monitor.srcs/constrs_1/new/Power_Monitor_Const.xdc] for cell 'inst'
Parsing XDC File [C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_Power_Monitor_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_Power_Monitor_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1722.387 ; gain = 1.395
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_Power_Monitor_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  11 Input   64 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
      : inst/bingbong/sum_inferred__0/out[52]
      : inst/bingbong/sum_inferred__0/in0[52]
      : inst/bingbong/sum_inferred/out[52]
      : inst/bingbong/sum_inferred/in0[52]
      : inst/bingbong/sum_inferred__0/out[48]
      : inst/bingbong/sum_inferred__0/in0[48]
      : inst/bingbong/sum_inferred/out[48]
      : inst/bingbong/sum_inferred/in0[48]
      : inst/bingbong/sum_inferred__0/out[44]
      : inst/bingbong/sum_inferred__0/in0[44]
      : inst/bingbong/sum_inferred/out[44]
      : inst/bingbong/sum_inferred/in0[44]
      : inst/bingbong/sum_inferred__0/out[40]
      : inst/bingbong/sum_inferred__0/in0[40]
      : inst/bingbong/sum_inferred/out[40]
      : inst/bingbong/sum_inferred/in0[40]
      : inst/bingbong/sum_inferred__0/out[36]
      : inst/bingbong/sum_inferred__0/in0[36]
      : inst/bingbong/sum_inferred/out[36]
      : inst/bingbong/sum_inferred/in0[36]
      : inst/bingbong/sum_inferred__0/out[0]
      : inst/bingbong/sum_inferred__0/in0[0]
      : inst/bingbong/sum_inferred/out[0]
      : inst/bingbong/sum_inferred/in0[0]
      : inst/bingbong/sum_inferred__0/out[1]
      : inst/bingbong/sum_inferred__0/in0[1]
      : inst/bingbong/sum_inferred/out[1]
      : inst/bingbong/sum_inferred/in0[1]
      : inst/bingbong/sum_inferred__0/out[2]
      : inst/bingbong/sum_inferred__0/in0[2]
      : inst/bingbong/sum_inferred/out[2]
      : inst/bingbong/sum_inferred/in0[2]
      : inst/bingbong/sum_inferred__0/out[3]
      : inst/bingbong/sum_inferred__0/in0[3]
      : inst/bingbong/sum_inferred/out[3]
      : inst/bingbong/sum_inferred/in0[3]
      : inst/bingbong/sum_inferred__0/out[4]
      : inst/bingbong/sum_inferred__0/in0[4]
      : inst/bingbong/sum_inferred/out[4]
      : inst/bingbong/sum_inferred/in0[4]
      : inst/bingbong/sum_inferred__0/out[5]
      : inst/bingbong/sum_inferred__0/in0[5]
      : inst/bingbong/sum_inferred/out[5]
      : inst/bingbong/sum_inferred/in0[5]
      : inst/bingbong/sum_inferred__0/out[6]
      : inst/bingbong/sum_inferred__0/in0[6]
      : inst/bingbong/sum_inferred/out[6]
      : inst/bingbong/sum_inferred/in0[6]
      : inst/bingbong/sum_inferred__0/out[7]
      : inst/bingbong/sum_inferred__0/in0[7]
      : inst/bingbong/sum_inferred/out[7]
      : inst/bingbong/sum_inferred/in0[7]
      : inst/bingbong/sum_inferred__0/out[8]
      : inst/bingbong/sum_inferred__0/in0[8]
      : inst/bingbong/sum_inferred/out[8]
      : inst/bingbong/sum_inferred/in0[8]
      : inst/bingbong/sum_inferred__0/out[9]
      : inst/bingbong/sum_inferred__0/in0[9]
      : inst/bingbong/sum_inferred/out[9]
      : inst/bingbong/sum_inferred/in0[9]
      : inst/bingbong/sum_inferred__0/out[10]
      : inst/bingbong/sum_inferred__0/in0[10]
      : inst/bingbong/sum_inferred/out[10]
      : inst/bingbong/sum_inferred/in0[10]
      : inst/bingbong/sum_inferred__0/out[11]
      : inst/bingbong/sum_inferred__0/in0[11]
      : inst/bingbong/sum_inferred/out[11]
      : inst/bingbong/sum_inferred/in0[11]
      : inst/bingbong/sum_inferred__0/out[12]
      : inst/bingbong/sum_inferred__0/in0[12]
      : inst/bingbong/sum_inferred/out[12]
      : inst/bingbong/sum_inferred/in0[12]
      : inst/bingbong/sum_inferred__0/out[13]
      : inst/bingbong/sum_inferred__0/in0[13]
      : inst/bingbong/sum_inferred/out[13]
      : inst/bingbong/sum_inferred/in0[13]
      : inst/bingbong/sum_inferred__0/out[14]
      : inst/bingbong/sum_inferred__0/in0[14]
      : inst/bingbong/sum_inferred/out[14]
      : inst/bingbong/sum_inferred/in0[14]
      : inst/bingbong/sum_inferred__0/out[15]
      : inst/bingbong/sum_inferred__0/in0[15]
      : inst/bingbong/sum_inferred/out[15]
      : inst/bingbong/sum_inferred/in0[15]
      : inst/bingbong/sum_inferred__0/out[16]
      : inst/bingbong/sum_inferred__0/in0[16]
      : inst/bingbong/sum_inferred/out[16]
      : inst/bingbong/sum_inferred/in0[16]
      : inst/bingbong/sum_inferred__0/out[17]
      : inst/bingbong/sum_inferred__0/in0[17]
      : inst/bingbong/sum_inferred/out[17]
      : inst/bingbong/sum_inferred/in0[17]
      : inst/bingbong/sum_inferred__0/out[18]
      : inst/bingbong/sum_inferred__0/in0[18]
      : inst/bingbong/sum_inferred/out[18]
      : inst/bingbong/sum_inferred/in0[18]
      : inst/bingbong/sum_inferred__0/out[19]
      : inst/bingbong/sum_inferred__0/in0[19]
      : inst/bingbong/sum_inferred/out[19]
      : inst/bingbong/sum_inferred/in0[19]
      : inst/bingbong/sum_inferred__0/out[20]
      : inst/bingbong/sum_inferred__0/in0[20]
      : inst/bingbong/sum_inferred/out[20]
      : inst/bingbong/sum_inferred/in0[20]
      : inst/bingbong/sum_inferred__0/out[21]
      : inst/bingbong/sum_inferred__0/in0[21]
      : inst/bingbong/sum_inferred/out[21]
      : inst/bingbong/sum_inferred/in0[21]
      : inst/bingbong/sum_inferred__0/out[22]
      : inst/bingbong/sum_inferred__0/in0[22]
      : inst/bingbong/sum_inferred/out[22]
      : inst/bingbong/sum_inferred/in0[22]
      : inst/bingbong/sum_inferred__0/out[23]
      : inst/bingbong/sum_inferred__0/in0[23]
      : inst/bingbong/sum_inferred/out[23]
      : inst/bingbong/sum_inferred/in0[23]
      : inst/bingbong/sum_inferred__0/out[24]
      : inst/bingbong/sum_inferred__0/in0[24]
      : inst/bingbong/sum_inferred/out[24]
      : inst/bingbong/sum_inferred/in0[24]
      : inst/bingbong/sum_inferred__0/out[25]
      : inst/bingbong/sum_inferred__0/in0[25]
      : inst/bingbong/sum_inferred/out[25]
      : inst/bingbong/sum_inferred/in0[25]
      : inst/bingbong/sum_inferred__0/out[26]
      : inst/bingbong/sum_inferred__0/in0[26]
      : inst/bingbong/sum_inferred/out[26]
      : inst/bingbong/sum_inferred/in0[26]
      : inst/bingbong/sum_inferred__0/out[27]
      : inst/bingbong/sum_inferred__0/in0[27]
      : inst/bingbong/sum_inferred/out[27]
      : inst/bingbong/sum_inferred/in0[27]
      : inst/bingbong/sum_inferred__0/out[28]
      : inst/bingbong/sum_inferred__0/in0[28]
      : inst/bingbong/sum_inferred/out[28]
      : inst/bingbong/sum_inferred/in0[28]
      : inst/bingbong/sum_inferred__0/out[29]
      : inst/bingbong/sum_inferred__0/in0[29]
      : inst/bingbong/sum_inferred/out[29]
      : inst/bingbong/sum_inferred/in0[29]
      : inst/bingbong/sum_inferred__0/out[30]
      : inst/bingbong/sum_inferred__0/in0[30]
      : inst/bingbong/sum_inferred/out[30]
      : inst/bingbong/sum_inferred/in0[30]
      : inst/bingbong/sum_inferred__0/out[31]
      : inst/bingbong/sum_inferred__0/in0[31]
      : inst/bingbong/sum_inferred/out[31]
      : inst/bingbong/sum_inferred/in0[31]
      : inst/bingbong/sum_inferred__0/out[32]
      : inst/bingbong/sum_inferred__0/in0[32]
      : inst/bingbong/sum_inferred/out[32]
      : inst/bingbong/sum_inferred/in0[32]
      : inst/bingbong/sum_inferred__0/out[33]
      : inst/bingbong/sum_inferred__0/in0[33]
      : inst/bingbong/sum_inferred/out[33]
      : inst/bingbong/sum_inferred/in0[33]
      : inst/bingbong/sum_inferred__0/out[34]
      : inst/bingbong/sum_inferred__0/in0[34]
      : inst/bingbong/sum_inferred/out[34]
      : inst/bingbong/sum_inferred/in0[34]
      : inst/bingbong/sum_inferred__0/out[35]
      : inst/bingbong/sum_inferred__0/in0[35]
      : inst/bingbong/sum_inferred/out[35]
      : inst/bingbong/sum_inferred/in0[35]
      : inst/bingbong/sum_inferred__0/out[37]
      : inst/bingbong/sum_inferred__0/in0[37]
      : inst/bingbong/sum_inferred/out[37]
      : inst/bingbong/sum_inferred/in0[37]
      : inst/bingbong/sum_inferred__0/out[38]
      : inst/bingbong/sum_inferred__0/in0[38]
      : inst/bingbong/sum_inferred/out[38]
      : inst/bingbong/sum_inferred/in0[38]
      : inst/bingbong/sum_inferred__0/out[39]
      : inst/bingbong/sum_inferred__0/in0[39]
      : inst/bingbong/sum_inferred/out[39]
      : inst/bingbong/sum_inferred/in0[39]
      : inst/bingbong/sum_inferred__0/out[41]
      : inst/bingbong/sum_inferred__0/in0[41]
      : inst/bingbong/sum_inferred/out[41]
      : inst/bingbong/sum_inferred/in0[41]
      : inst/bingbong/sum_inferred__0/out[42]
      : inst/bingbong/sum_inferred__0/in0[42]
      : inst/bingbong/sum_inferred/out[42]
      : inst/bingbong/sum_inferred/in0[42]
      : inst/bingbong/sum_inferred__0/out[43]
      : inst/bingbong/sum_inferred__0/in0[43]
      : inst/bingbong/sum_inferred/out[43]
      : inst/bingbong/sum_inferred/in0[43]
      : inst/bingbong/sum_inferred__0/out[45]
      : inst/bingbong/sum_inferred__0/in0[45]
      : inst/bingbong/sum_inferred/out[45]
      : inst/bingbong/sum_inferred/in0[45]
      : inst/bingbong/sum_inferred__0/out[46]
      : inst/bingbong/sum_inferred__0/in0[46]
      : inst/bingbong/sum_inferred/out[46]
      : inst/bingbong/sum_inferred/in0[46]
      : inst/bingbong/sum_inferred__0/out[47]
      : inst/bingbong/sum_inferred__0/in0[47]
      : inst/bingbong/sum_inferred/out[47]
      : inst/bingbong/sum_inferred/in0[47]
      : inst/bingbong/sum_inferred__0/out[49]
      : inst/bingbong/sum_inferred__0/in0[49]
      : inst/bingbong/sum_inferred/out[49]
      : inst/bingbong/sum_inferred/in0[49]
      : inst/bingbong/sum_inferred__0/out[50]
      : inst/bingbong/sum_inferred__0/in0[50]
      : inst/bingbong/sum_inferred/out[50]
      : inst/bingbong/sum_inferred/in0[50]
      : inst/bingbong/sum_inferred__0/out[51]
      : inst/bingbong/sum_inferred__0/in0[51]
      : inst/bingbong/sum_inferred/out[51]
      : inst/bingbong/sum_inferred/in0[51]
      : inst/bingbong/sum_inferred__0/out[53]
      : inst/bingbong/sum_inferred__0/in0[53]
      : inst/bingbong/sum_inferred/out[53]
      : inst/bingbong/sum_inferred/in0[53]
      : inst/bingbong/sum_inferred__0/out[56]
      : inst/bingbong/sum_inferred__0/in0[56]
      : inst/bingbong/sum_inferred/out[56]
      : inst/bingbong/sum_inferred/in0[56]
      : inst/bingbong/sum_inferred__0/out[54]
      : inst/bingbong/sum_inferred__0/in0[54]
      : inst/bingbong/sum_inferred/out[54]
      : inst/bingbong/sum_inferred/in0[54]
      : inst/bingbong/sum_inferred__0/out[55]
      : inst/bingbong/sum_inferred__0/in0[55]
      : inst/bingbong/sum_inferred/out[55]
      : inst/bingbong/sum_inferred/in0[55]
      : inst/bingbong/sum_inferred__0/out[57]
      : inst/bingbong/sum_inferred__0/in0[57]
      : inst/bingbong/sum_inferred/out[57]
      : inst/bingbong/sum_inferred/in0[57]
      : inst/bingbong/sum_inferred__0/out[58]
      : inst/bingbong/sum_inferred__0/in0[58]
      : inst/bingbong/sum_inferred/out[58]
      : inst/bingbong/sum_inferred/in0[58]
      : inst/bingbong/sum_inferred__0/out[59]
      : inst/bingbong/sum_inferred__0/in0[59]
      : inst/bingbong/sum_inferred/out[59]
      : inst/bingbong/sum_inferred/in0[59]
      : inst/bingbong/sum_inferred__0/out[60]
      : inst/bingbong/sum_inferred__0/in0[60]
      : inst/bingbong/sum_inferred/out[60]
      : inst/bingbong/sum_inferred/in0[60]
      : inst/bingbong/sum_inferred__0/out[61]
      : inst/bingbong/sum_inferred__0/in0[61]
      : inst/bingbong/sum_inferred/out[61]
      : inst/bingbong/sum_inferred/in0[61]
      : inst/bingbong/sum_inferred__0/out[62]
      : inst/bingbong/sum_inferred__0/in0[62]
      : inst/bingbong/sum_inferred/out[62]
      : inst/bingbong/sum_inferred/in0[62]
      : inst/bingbong/sum_inferred__0/out[63]
      : inst/bingbong/sum_inferred__0/in0[63]
      : inst/bingbong/sum_inferred/out[63]
      : inst/bingbong/sum_inferred/in0[63]
Found timing loop:
     0: inst/\RO[9] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
     1: inst/\RO[9] /nolabel_line64/nolabel_line78/LUT1_inst/I0 (LUT1)
      : inst/\RO[9] /nolabel_line64/nolabel_line78/in
      : inst/\RO[9] /nolabel_line64/nolabel_line77/out
     2: inst/\RO[9] /nolabel_line64/nolabel_line77/i_0/O (LUT2)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:127]
     3: inst/\RO[9] /nolabel_line64/nolabel_line77/i_0/I1 (LUT2)
      : inst/\RO[9] /nolabel_line64/nolabel_line77/b
      : inst/\RO[9] /nolabel_line64/nolabel_line78/out
     4: inst/\RO[9] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
Inferred a: "set_disable_timing -from I0 -to O inst/\RO[9] /nolabel_line64/nolabel_line78/LUT1_inst"
Found timing loop:
     0: inst/\RO[8] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
     1: inst/\RO[8] /nolabel_line64/nolabel_line78/LUT1_inst/I0 (LUT1)
      : inst/\RO[8] /nolabel_line64/nolabel_line78/in
      : inst/\RO[8] /nolabel_line64/nolabel_line77/out
     2: inst/\RO[8] /nolabel_line64/nolabel_line77/i_0/O (LUT2)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:127]
     3: inst/\RO[8] /nolabel_line64/nolabel_line77/i_0/I1 (LUT2)
      : inst/\RO[8] /nolabel_line64/nolabel_line77/b
      : inst/\RO[8] /nolabel_line64/nolabel_line78/out
     4: inst/\RO[8] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
Inferred a: "set_disable_timing -from I0 -to O inst/\RO[8] /nolabel_line64/nolabel_line78/LUT1_inst"
Found timing loop:
     0: inst/\RO[7] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
     1: inst/\RO[7] /nolabel_line64/nolabel_line78/LUT1_inst/I0 (LUT1)
      : inst/\RO[7] /nolabel_line64/nolabel_line78/in
      : inst/\RO[7] /nolabel_line64/nolabel_line77/out
     2: inst/\RO[7] /nolabel_line64/nolabel_line77/i_0/O (LUT2)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:127]
     3: inst/\RO[7] /nolabel_line64/nolabel_line77/i_0/I1 (LUT2)
      : inst/\RO[7] /nolabel_line64/nolabel_line77/b
      : inst/\RO[7] /nolabel_line64/nolabel_line78/out
     4: inst/\RO[7] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
Inferred a: "set_disable_timing -from I0 -to O inst/\RO[7] /nolabel_line64/nolabel_line78/LUT1_inst"
Found timing loop:
     0: inst/\RO[6] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
     1: inst/\RO[6] /nolabel_line64/nolabel_line78/LUT1_inst/I0 (LUT1)
      : inst/\RO[6] /nolabel_line64/nolabel_line78/in
      : inst/\RO[6] /nolabel_line64/nolabel_line77/out
     2: inst/\RO[6] /nolabel_line64/nolabel_line77/i_0/O (LUT2)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:127]
     3: inst/\RO[6] /nolabel_line64/nolabel_line77/i_0/I1 (LUT2)
      : inst/\RO[6] /nolabel_line64/nolabel_line77/b
      : inst/\RO[6] /nolabel_line64/nolabel_line78/out
     4: inst/\RO[6] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
Inferred a: "set_disable_timing -from I0 -to O inst/\RO[6] /nolabel_line64/nolabel_line78/LUT1_inst"
Found timing loop:
     0: inst/\RO[5] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
     1: inst/\RO[5] /nolabel_line64/nolabel_line78/LUT1_inst/I0 (LUT1)
      : inst/\RO[5] /nolabel_line64/nolabel_line78/in
      : inst/\RO[5] /nolabel_line64/nolabel_line77/out
     2: inst/\RO[5] /nolabel_line64/nolabel_line77/i_0/O (LUT2)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:127]
     3: inst/\RO[5] /nolabel_line64/nolabel_line77/i_0/I1 (LUT2)
      : inst/\RO[5] /nolabel_line64/nolabel_line77/b
      : inst/\RO[5] /nolabel_line64/nolabel_line78/out
     4: inst/\RO[5] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
Inferred a: "set_disable_timing -from I0 -to O inst/\RO[5] /nolabel_line64/nolabel_line78/LUT1_inst"
Found timing loop:
     0: inst/\RO[4] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
     1: inst/\RO[4] /nolabel_line64/nolabel_line78/LUT1_inst/I0 (LUT1)
      : inst/\RO[4] /nolabel_line64/nolabel_line78/in
      : inst/\RO[4] /nolabel_line64/nolabel_line77/out
     2: inst/\RO[4] /nolabel_line64/nolabel_line77/i_0/O (LUT2)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:127]
     3: inst/\RO[4] /nolabel_line64/nolabel_line77/i_0/I1 (LUT2)
      : inst/\RO[4] /nolabel_line64/nolabel_line77/b
      : inst/\RO[4] /nolabel_line64/nolabel_line78/out
     4: inst/\RO[4] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
Inferred a: "set_disable_timing -from I0 -to O inst/\RO[4] /nolabel_line64/nolabel_line78/LUT1_inst"
Found timing loop:
     0: inst/\RO[3] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
     1: inst/\RO[3] /nolabel_line64/nolabel_line78/LUT1_inst/I0 (LUT1)
      : inst/\RO[3] /nolabel_line64/nolabel_line78/in
      : inst/\RO[3] /nolabel_line64/nolabel_line77/out
     2: inst/\RO[3] /nolabel_line64/nolabel_line77/i_0/O (LUT2)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:127]
     3: inst/\RO[3] /nolabel_line64/nolabel_line77/i_0/I1 (LUT2)
      : inst/\RO[3] /nolabel_line64/nolabel_line77/b
      : inst/\RO[3] /nolabel_line64/nolabel_line78/out
     4: inst/\RO[3] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
Inferred a: "set_disable_timing -from I0 -to O inst/\RO[3] /nolabel_line64/nolabel_line78/LUT1_inst"
Found timing loop:
     0: inst/\RO[2] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
     1: inst/\RO[2] /nolabel_line64/nolabel_line78/LUT1_inst/I0 (LUT1)
      : inst/\RO[2] /nolabel_line64/nolabel_line78/in
      : inst/\RO[2] /nolabel_line64/nolabel_line77/out
     2: inst/\RO[2] /nolabel_line64/nolabel_line77/i_0/O (LUT2)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:127]
     3: inst/\RO[2] /nolabel_line64/nolabel_line77/i_0/I1 (LUT2)
      : inst/\RO[2] /nolabel_line64/nolabel_line77/b
      : inst/\RO[2] /nolabel_line64/nolabel_line78/out
     4: inst/\RO[2] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
Inferred a: "set_disable_timing -from I0 -to O inst/\RO[2] /nolabel_line64/nolabel_line78/LUT1_inst"
Found timing loop:
     0: inst/\RO[1] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
     1: inst/\RO[1] /nolabel_line64/nolabel_line78/LUT1_inst/I0 (LUT1)
      : inst/\RO[1] /nolabel_line64/nolabel_line78/in
      : inst/\RO[1] /nolabel_line64/nolabel_line77/out
     2: inst/\RO[1] /nolabel_line64/nolabel_line77/i_0/O (LUT2)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:127]
     3: inst/\RO[1] /nolabel_line64/nolabel_line77/i_0/I1 (LUT2)
      : inst/\RO[1] /nolabel_line64/nolabel_line77/b
      : inst/\RO[1] /nolabel_line64/nolabel_line78/out
     4: inst/\RO[1] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
Inferred a: "set_disable_timing -from I0 -to O inst/\RO[1] /nolabel_line64/nolabel_line78/LUT1_inst"
Found timing loop:
     0: inst/\RO[0] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
     1: inst/\RO[0] /nolabel_line64/nolabel_line78/LUT1_inst/I0 (LUT1)
      : inst/\RO[0] /nolabel_line64/nolabel_line78/in
      : inst/\RO[0] /nolabel_line64/nolabel_line77/out
     2: inst/\RO[0] /nolabel_line64/nolabel_line77/i_0/O (LUT2)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:127]
     3: inst/\RO[0] /nolabel_line64/nolabel_line77/i_0/I1 (LUT2)
      : inst/\RO[0] /nolabel_line64/nolabel_line77/b
      : inst/\RO[0] /nolabel_line64/nolabel_line78/out
     4: inst/\RO[0] /nolabel_line64/nolabel_line78/LUT1_inst/O (LUT1)
      [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:141]
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/f1d1/Power_Monitor/Power_Monitor.srcs/sources_1/new/Power_Monitor.sv:122]
Inferred a: "set_disable_timing -from I0 -to O inst/\RO[0] /nolabel_line64/nolabel_line78/LUT1_inst"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   567|
|2     |LUT1   |    46|
|3     |LUT2   |   274|
|4     |LUT3   |   691|
|5     |LUT4   |   698|
|6     |LUT5   |    62|
|7     |LUT6   |   621|
|8     |FDCE   |   640|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.387 ; gain = 85.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.387 ; gain = 15.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.387 ; gain = 85.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1722.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1722.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 35f40201
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1722.387 ; gain = 85.395
INFO: [Common 17-1381] The checkpoint 'C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_Power_Monitor_0_0_synth_1/AES_PowerMon_Power_Monitor_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 74 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_Power_Monitor_0_0_synth_1/AES_PowerMon_Power_Monitor_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_PowerMon_Power_Monitor_0_0_utilization_synth.rpt -pb AES_PowerMon_Power_Monitor_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 16:01:35 2024...
