
Circuit 1 cell ppolyf_u and Circuit 2 cell ppolyf_u are black boxes.
Warning: Equate pins:  cell ppolyf_u is a placeholder, treated as a black box.
Warning: Equate pins:  cell ppolyf_u is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: ppolyf_u                        |Circuit 2: ppolyf_u                        
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ppolyf_u and ppolyf_u are equivalent.
Flattening unmatched subcell res_dev in circuit resistor (1)(18 instances)
Flattening unmatched subcell polyf_res_inst_d09b0e8d in circuit resistor (1)(18 instances)

Class resistor (0):  Merged 1 parallel devices.
Class resistor (1):  Merged 1 parallel devices.
Class resistor (1):  Merged 14 series devices.
Subcircuit summary:
Circuit 1: resistor                        |Circuit 2: resistor                        
-------------------------------------------|-------------------------------------------
ppolyf_u (4->3)                            |ppolyf_u (18->3)                           
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: resistor                        |Circuit 2: resistor                        
-------------------------------------------|-------------------------------------------
B                                          |B                                          
OUT2                                       |OUT2                                       
VSS                                        |IN2 **Mismatch**                           
OUT1                                       |OUT1                                       
VDD                                        |IN1 **Mismatch**                           
---------------------------------------------------------------------------------------
Cell pin lists for resistor and resistor altered to match.
Device classes resistor and resistor are equivalent.

Final result: Top level cell failed pin matching.
