0.6
2018.3
Dec  6 2018
23:39:36
/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sim_1/new/NegEdge_DFF_Sim.v,1572577073,verilog,,,,NegEdge_DFF_Sim,,,,,,,,
/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sim_1/new/PosEdge_DFF_Sim.v,1572576536,verilog,,,,PosEdge_DFF_Sim,,,,,,,,
/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sim_1/new/divide_by_two_sim.v,1572581070,verilog,,,,divide_by_two_sim,,,,,,,,
/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sources_1/new/NegEdge_D_FF.v,1572567679,verilog,,/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sim_1/new/NegEdge_DFF_Sim.v,,NegEdge_D_FF,,,,,,,,
/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sources_1/new/PosEdge_D_FF.v,1572567635,verilog,,/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sim_1/new/PosEdge_DFF_Sim.v,,PosEdge_D_FF,,,,,,,,
/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sources_1/new/T_FF.v,1572578474,verilog,,/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sim_1/new/TFF_Sim.v,,T_FF,,,,,,,,
/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sources_1/new/divide_by_two.v,1572581052,verilog,,/home/alpha/Documents/FPGA/FlipFlops/Flip_Flops.srcs/sim_1/new/divide_by_two_sim.v,,divide_by_two,,,,,,,,
