<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/MK64F12/fsl_sim_hal_K64F12.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_c387212559729e2a08246b01e94aead9.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">fsl_sim_hal_K64F12.h File Reference<div class="ingroups"><a class="el" href="group__sim__hal.html">Sim_hal</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="fsl__sim__hal__K64F12_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga8e71ec33f7769f4392126e7acc92b6d2"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__sim__hal.html#gad298a91a63548d70748d40d8a485f3e1">_sim_sdhc_clock_source</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga8e71ec33f7769f4392126e7acc92b6d2">sim_sdhc_clock_source_t</a></td></tr>
<tr class="memdesc:ga8e71ec33f7769f4392126e7acc92b6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM SDHC clock source. <br /></td></tr>
<tr class="separator:ga8e71ec33f7769f4392126e7acc92b6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679c7384fcf18e6dca91748a9609728c"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__sim__hal.html#ga9ba1c9896979d291bef95527f789bce5">_sim_time_clock_source</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga679c7384fcf18e6dca91748a9609728c">sim_time_clock_source_t</a></td></tr>
<tr class="memdesc:ga679c7384fcf18e6dca91748a9609728c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM TIME clock source. <br /></td></tr>
<tr class="separator:ga679c7384fcf18e6dca91748a9609728c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ca607d386af281cf580e52705423fb"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__sim__hal.html#ga37be85d1a46e05464021dc63dabbcce9">_sim_rmii_clock_source</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga26ca607d386af281cf580e52705423fb">sim_rmii_clock_source_t</a></td></tr>
<tr class="memdesc:ga26ca607d386af281cf580e52705423fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM RMII clock source. <br /></td></tr>
<tr class="separator:ga26ca607d386af281cf580e52705423fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b4cb9340155e307b41f967235d3cc6"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__sim__hal.html#ga08e8c635a2a5739f0ce629cd15410a7b">_sim_usb_clock_source</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga28b4cb9340155e307b41f967235d3cc6">sim_usb_clock_source_t</a></td></tr>
<tr class="memdesc:ga28b4cb9340155e307b41f967235d3cc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM USB clock source. <br /></td></tr>
<tr class="separator:ga28b4cb9340155e307b41f967235d3cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f034a36dcf79fb7fd4fec1f6d84f1a"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__sim__hal.html#gac50cdfb7351b61de041d031eb0c3bcfc">_sim_pllfll_clock_sel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gac8f034a36dcf79fb7fd4fec1f6d84f1a">sim_pllfll_clock_sel_t</a></td></tr>
<tr class="memdesc:gac8f034a36dcf79fb7fd4fec1f6d84f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM PLLFLLSEL clock source select. <br /></td></tr>
<tr class="separator:gac8f034a36dcf79fb7fd4fec1f6d84f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade426197a221be9ffa447f892f129cdd"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__sim__hal.html#ga53eab0504e5f90d3f35a8cdd41aff069">_sim_osc32k_clock_sel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gade426197a221be9ffa447f892f129cdd">sim_osc32k_clock_sel_t</a></td></tr>
<tr class="memdesc:gade426197a221be9ffa447f892f129cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM OSC32KSEL clock source select. <br /></td></tr>
<tr class="separator:gade426197a221be9ffa447f892f129cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed73418d808c98e30c9ac0f2f015861"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__sim__hal.html#gaadc91652066cea42d44889e57aa74bca">_sim_trace_clock_sel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga8ed73418d808c98e30c9ac0f2f015861">sim_trace_clock_sel_t</a></td></tr>
<tr class="memdesc:ga8ed73418d808c98e30c9ac0f2f015861"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM TRACESEL clock source select. <br /></td></tr>
<tr class="separator:ga8ed73418d808c98e30c9ac0f2f015861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa74ad5f139114f3bcf16a2c22095e39"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__sim__hal.html#ga10bf1258a147a8d691ef8e8afcc1b28a">_sim_clkout_clock_sel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaaa74ad5f139114f3bcf16a2c22095e39">sim_clkout_clock_sel_t</a></td></tr>
<tr class="memdesc:gaaa74ad5f139114f3bcf16a2c22095e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLKOUT_SEL clock source select. <br /></td></tr>
<tr class="separator:gaaa74ad5f139114f3bcf16a2c22095e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4f9eafe792f5223659bb93247d2a04"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__sim__hal.html#gaa27f7d28ea6be6d650701233789da408">_sim_rtcclkout_clock_sel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga0a4f9eafe792f5223659bb93247d2a04">sim_rtcclkout_clock_sel_t</a></td></tr>
<tr class="memdesc:ga0a4f9eafe792f5223659bb93247d2a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM RTCCLKOUTSEL clock source select. <br /></td></tr>
<tr class="separator:ga0a4f9eafe792f5223659bb93247d2a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gad298a91a63548d70748d40d8a485f3e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad298a91a63548d70748d40d8a485f3e1"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gad298a91a63548d70748d40d8a485f3e1">_sim_sdhc_clock_source</a> { <b>kSimSdhcSrcCoreSysClk</b>, 
<b>kSimSdhcSrcPllFllSel</b>, 
<b>kSimSdhcSrcOscerclk</b>, 
<b>kSimSdhcSrcExt</b>
 }<tr class="memdesc:gad298a91a63548d70748d40d8a485f3e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM SDHC clock source. <br /></td></tr>
</td></tr>
<tr class="separator:gad298a91a63548d70748d40d8a485f3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba1c9896979d291bef95527f789bce5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ba1c9896979d291bef95527f789bce5"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga9ba1c9896979d291bef95527f789bce5">_sim_time_clock_source</a> { <b>kSimTimeSrcCoreSysClk</b>, 
<b>kSimTimeSrcPllFllSel</b>, 
<b>kSimTimeSrcOscerclk</b>, 
<b>kSimTimeSrcExt</b>
 }<tr class="memdesc:ga9ba1c9896979d291bef95527f789bce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM TIME clock source. <br /></td></tr>
</td></tr>
<tr class="separator:ga9ba1c9896979d291bef95527f789bce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37be85d1a46e05464021dc63dabbcce9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37be85d1a46e05464021dc63dabbcce9"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga37be85d1a46e05464021dc63dabbcce9">_sim_rmii_clock_source</a> { <b>kSimRmiiSrcExtalClk</b>, 
<b>kSimRmiiSrcExt</b>
 }<tr class="memdesc:ga37be85d1a46e05464021dc63dabbcce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM RMII clock source. <br /></td></tr>
</td></tr>
<tr class="separator:ga37be85d1a46e05464021dc63dabbcce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e8c635a2a5739f0ce629cd15410a7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08e8c635a2a5739f0ce629cd15410a7b"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga08e8c635a2a5739f0ce629cd15410a7b">_sim_usb_clock_source</a> { <b>kSimUsbSrcClkIn</b>, 
<b>kSimUsbSrcPllFllSel</b>
 }<tr class="memdesc:ga08e8c635a2a5739f0ce629cd15410a7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM USB clock source. <br /></td></tr>
</td></tr>
<tr class="separator:ga08e8c635a2a5739f0ce629cd15410a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac50cdfb7351b61de041d031eb0c3bcfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac50cdfb7351b61de041d031eb0c3bcfc"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gac50cdfb7351b61de041d031eb0c3bcfc">_sim_pllfll_clock_sel</a> { <b>kSimPllFllSelFll</b>, 
<b>kSimPllFllSelPll</b>
 }<tr class="memdesc:gac50cdfb7351b61de041d031eb0c3bcfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM PLLFLLSEL clock source select. <br /></td></tr>
</td></tr>
<tr class="separator:gac50cdfb7351b61de041d031eb0c3bcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53eab0504e5f90d3f35a8cdd41aff069"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53eab0504e5f90d3f35a8cdd41aff069"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga53eab0504e5f90d3f35a8cdd41aff069">_sim_osc32k_clock_sel</a> { <b>kSimOsc32kSelOsc32k</b>, 
<b>kSimOsc32kSelReserved</b>, 
<b>kSimOsc32kSelRtc32k</b>, 
<b>kSimOsc32kSelLpo</b>
 }<tr class="memdesc:ga53eab0504e5f90d3f35a8cdd41aff069"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM OSC32KSEL clock source select. <br /></td></tr>
</td></tr>
<tr class="separator:ga53eab0504e5f90d3f35a8cdd41aff069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc91652066cea42d44889e57aa74bca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadc91652066cea42d44889e57aa74bca"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaadc91652066cea42d44889e57aa74bca">_sim_trace_clock_sel</a> { <b>kSimTraceMcgoutClk</b>, 
<b>kSimTraceCoreClk</b>
 }<tr class="memdesc:gaadc91652066cea42d44889e57aa74bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM TRACESEL clock source select. <br /></td></tr>
</td></tr>
<tr class="separator:gaadc91652066cea42d44889e57aa74bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10bf1258a147a8d691ef8e8afcc1b28a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10bf1258a147a8d691ef8e8afcc1b28a"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga10bf1258a147a8d691ef8e8afcc1b28a">_sim_clkout_clock_sel</a> { <br />
&#160;&#160;<b>kSimClkoutFlexbusClk</b>, 
<b>kSimClkoutReserved</b>, 
<b>kSimClkoutFlashClk</b>, 
<b>kSimClkoutLpoClk</b>, 
<br />
&#160;&#160;<b>kSimClkoutMcgIrcClk</b>, 
<b>kSimClkoutRtc32kClk</b>, 
<b>kSimClkoutReserved1</b>
<br />
 }<tr class="memdesc:ga10bf1258a147a8d691ef8e8afcc1b28a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLKOUT_SEL clock source select. <br /></td></tr>
</td></tr>
<tr class="separator:ga10bf1258a147a8d691ef8e8afcc1b28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27f7d28ea6be6d650701233789da408"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa27f7d28ea6be6d650701233789da408"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaa27f7d28ea6be6d650701233789da408">_sim_rtcclkout_clock_sel</a> { <b>kSimRtcClkout1hzClk</b>, 
<b>kSimRtcClkout32kClk</b>
 }<tr class="memdesc:gaa27f7d28ea6be6d650701233789da408"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM RTCCLKOUTSEL clock source select. <br /></td></tr>
</td></tr>
<tr class="separator:gaa27f7d28ea6be6d650701233789da408"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">IP related clock feature APIs</div></td></tr>
<tr class="memitem:ga5bffb0833f52f8270cefb7f29d5732b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga5bffb0833f52f8270cefb7f29d5732b8">SIM_HAL_EnableDmaClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga5bffb0833f52f8270cefb7f29d5732b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for DMA module.  <a href="group__sim__hal.html#ga5bffb0833f52f8270cefb7f29d5732b8">More...</a><br /></td></tr>
<tr class="separator:ga5bffb0833f52f8270cefb7f29d5732b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c103d4ced60300ded30c327ee1d65e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga6c103d4ced60300ded30c327ee1d65e2">SIM_HAL_DisableDmaClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga6c103d4ced60300ded30c327ee1d65e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for DMA module.  <a href="group__sim__hal.html#ga6c103d4ced60300ded30c327ee1d65e2">More...</a><br /></td></tr>
<tr class="separator:ga6c103d4ced60300ded30c327ee1d65e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8842bfd07443e8221212d511a5ab5ee6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga8842bfd07443e8221212d511a5ab5ee6">SIM_HAL_GetDmaGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga8842bfd07443e8221212d511a5ab5ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for DMA module.  <a href="group__sim__hal.html#ga8842bfd07443e8221212d511a5ab5ee6">More...</a><br /></td></tr>
<tr class="separator:ga8842bfd07443e8221212d511a5ab5ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f1820c74557353473201264dce250f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga30f1820c74557353473201264dce250f">SIM_HAL_EnableDmamuxClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga30f1820c74557353473201264dce250f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for DMAMUX module.  <a href="group__sim__hal.html#ga30f1820c74557353473201264dce250f">More...</a><br /></td></tr>
<tr class="separator:ga30f1820c74557353473201264dce250f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190381de046fca5af7bc78c53bd5fbe3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga190381de046fca5af7bc78c53bd5fbe3">SIM_HAL_DisableDmamuxClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga190381de046fca5af7bc78c53bd5fbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for DMAMUX module.  <a href="group__sim__hal.html#ga190381de046fca5af7bc78c53bd5fbe3">More...</a><br /></td></tr>
<tr class="separator:ga190381de046fca5af7bc78c53bd5fbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58a586e7eb4ba6ec75f59a51b727231"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gad58a586e7eb4ba6ec75f59a51b727231">SIM_HAL_GetDmamuxGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gad58a586e7eb4ba6ec75f59a51b727231"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for DMAMUX module.  <a href="group__sim__hal.html#gad58a586e7eb4ba6ec75f59a51b727231">More...</a><br /></td></tr>
<tr class="separator:gad58a586e7eb4ba6ec75f59a51b727231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade9c3b5001104022e9daa0fb5877cb0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gade9c3b5001104022e9daa0fb5877cb0f">SIM_HAL_EnablePortClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gade9c3b5001104022e9daa0fb5877cb0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for PORT module.  <a href="group__sim__hal.html#gade9c3b5001104022e9daa0fb5877cb0f">More...</a><br /></td></tr>
<tr class="separator:gade9c3b5001104022e9daa0fb5877cb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50897c47358005040b2d019441131ab1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga50897c47358005040b2d019441131ab1">SIM_HAL_DisablePortClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga50897c47358005040b2d019441131ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for PORT module.  <a href="group__sim__hal.html#ga50897c47358005040b2d019441131ab1">More...</a><br /></td></tr>
<tr class="separator:ga50897c47358005040b2d019441131ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b054f797b40e3206326a53d8a0f85d5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga4b054f797b40e3206326a53d8a0f85d5">SIM_HAL_GetPortGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga4b054f797b40e3206326a53d8a0f85d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for PORT module.  <a href="group__sim__hal.html#ga4b054f797b40e3206326a53d8a0f85d5">More...</a><br /></td></tr>
<tr class="separator:ga4b054f797b40e3206326a53d8a0f85d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40261ac9c97b9898300ca28d65096366"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga40261ac9c97b9898300ca28d65096366">SIM_HAL_EnableMpuClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga40261ac9c97b9898300ca28d65096366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for MPU module.  <a href="group__sim__hal.html#ga40261ac9c97b9898300ca28d65096366">More...</a><br /></td></tr>
<tr class="separator:ga40261ac9c97b9898300ca28d65096366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a1d18f3be3b183c37070289bd6a265"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga61a1d18f3be3b183c37070289bd6a265">SIM_HAL_DisableMpuClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga61a1d18f3be3b183c37070289bd6a265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for MPU module.  <a href="group__sim__hal.html#ga61a1d18f3be3b183c37070289bd6a265">More...</a><br /></td></tr>
<tr class="separator:ga61a1d18f3be3b183c37070289bd6a265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20c76ccbda2f2c4dabda65806b2294e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaf20c76ccbda2f2c4dabda65806b2294e">SIM_HAL_GetMpuGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gaf20c76ccbda2f2c4dabda65806b2294e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for MPU module.  <a href="group__sim__hal.html#gaf20c76ccbda2f2c4dabda65806b2294e">More...</a><br /></td></tr>
<tr class="separator:gaf20c76ccbda2f2c4dabda65806b2294e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1570ce665bc5dba4e4abd5016feac9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gada1570ce665bc5dba4e4abd5016feac9">SIM_HAL_EnableEwmClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gada1570ce665bc5dba4e4abd5016feac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for EWM module.  <a href="group__sim__hal.html#gada1570ce665bc5dba4e4abd5016feac9">More...</a><br /></td></tr>
<tr class="separator:gada1570ce665bc5dba4e4abd5016feac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6875db9cf7e63d4cb1045d01ef0621cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga6875db9cf7e63d4cb1045d01ef0621cd">SIM_HAL_DisableEwmClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga6875db9cf7e63d4cb1045d01ef0621cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for EWM module.  <a href="group__sim__hal.html#ga6875db9cf7e63d4cb1045d01ef0621cd">More...</a><br /></td></tr>
<tr class="separator:ga6875db9cf7e63d4cb1045d01ef0621cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e8ca8c263d5147e619dfacda953be1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga58e8ca8c263d5147e619dfacda953be1">SIM_HAL_GetEwmGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga58e8ca8c263d5147e619dfacda953be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for EWM module.  <a href="group__sim__hal.html#ga58e8ca8c263d5147e619dfacda953be1">More...</a><br /></td></tr>
<tr class="separator:ga58e8ca8c263d5147e619dfacda953be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae635a2e162081a3b265a007efe7b1379"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gae635a2e162081a3b265a007efe7b1379">SIM_HAL_EnableFlexbusClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gae635a2e162081a3b265a007efe7b1379"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for FLEXBUS module.  <a href="group__sim__hal.html#gae635a2e162081a3b265a007efe7b1379">More...</a><br /></td></tr>
<tr class="separator:gae635a2e162081a3b265a007efe7b1379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab100bff725c7222026d29b4f831cc123"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gab100bff725c7222026d29b4f831cc123">SIM_HAL_DisableFlexbusClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gab100bff725c7222026d29b4f831cc123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for FLEXBUS module.  <a href="group__sim__hal.html#gab100bff725c7222026d29b4f831cc123">More...</a><br /></td></tr>
<tr class="separator:gab100bff725c7222026d29b4f831cc123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdeb15de4b46befb065981f299346268"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gabdeb15de4b46befb065981f299346268">SIM_HAL_GetFlexbusGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gabdeb15de4b46befb065981f299346268"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for FLEXBUS module.  <a href="group__sim__hal.html#gabdeb15de4b46befb065981f299346268">More...</a><br /></td></tr>
<tr class="separator:gabdeb15de4b46befb065981f299346268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562f79a0b3caf75623feb80da50f8f8d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga562f79a0b3caf75623feb80da50f8f8d">SIM_HAL_EnableFtfClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga562f79a0b3caf75623feb80da50f8f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for FTF module.  <a href="group__sim__hal.html#ga562f79a0b3caf75623feb80da50f8f8d">More...</a><br /></td></tr>
<tr class="separator:ga562f79a0b3caf75623feb80da50f8f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139cbf56f42f4bc90f514de53c24dabd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga139cbf56f42f4bc90f514de53c24dabd">SIM_HAL_DisableFtfClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga139cbf56f42f4bc90f514de53c24dabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for FTF module.  <a href="group__sim__hal.html#ga139cbf56f42f4bc90f514de53c24dabd">More...</a><br /></td></tr>
<tr class="separator:ga139cbf56f42f4bc90f514de53c24dabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad539d227bf49a65c8102a82b324de338"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gad539d227bf49a65c8102a82b324de338">SIM_HAL_GetFtfGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gad539d227bf49a65c8102a82b324de338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for FTF module.  <a href="group__sim__hal.html#gad539d227bf49a65c8102a82b324de338">More...</a><br /></td></tr>
<tr class="separator:gad539d227bf49a65c8102a82b324de338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1442dc91ab5889d36968a461357f4b51"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga1442dc91ab5889d36968a461357f4b51">SIM_HAL_EnableCrcClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga1442dc91ab5889d36968a461357f4b51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for CRC module.  <a href="group__sim__hal.html#ga1442dc91ab5889d36968a461357f4b51">More...</a><br /></td></tr>
<tr class="separator:ga1442dc91ab5889d36968a461357f4b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d3b6afdb4dbc817d011e08db787e6d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga63d3b6afdb4dbc817d011e08db787e6d">SIM_HAL_DisableCrcClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga63d3b6afdb4dbc817d011e08db787e6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for CRC module.  <a href="group__sim__hal.html#ga63d3b6afdb4dbc817d011e08db787e6d">More...</a><br /></td></tr>
<tr class="separator:ga63d3b6afdb4dbc817d011e08db787e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5bef6f9596388af87f066b8eabed46"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga3e5bef6f9596388af87f066b8eabed46">SIM_HAL_GetCrcGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga3e5bef6f9596388af87f066b8eabed46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for CRC module.  <a href="group__sim__hal.html#ga3e5bef6f9596388af87f066b8eabed46">More...</a><br /></td></tr>
<tr class="separator:ga3e5bef6f9596388af87f066b8eabed46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285fb9a267a1a74f5c5fbb7bd04ff405"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga285fb9a267a1a74f5c5fbb7bd04ff405">SIM_HAL_EnableRngaClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga285fb9a267a1a74f5c5fbb7bd04ff405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for RNGA module.  <a href="group__sim__hal.html#ga285fb9a267a1a74f5c5fbb7bd04ff405">More...</a><br /></td></tr>
<tr class="separator:ga285fb9a267a1a74f5c5fbb7bd04ff405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841eface2a3b253f8a77d1219f3b2e55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga841eface2a3b253f8a77d1219f3b2e55">SIM_HAL_DisableRngaClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga841eface2a3b253f8a77d1219f3b2e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for RNGA module.  <a href="group__sim__hal.html#ga841eface2a3b253f8a77d1219f3b2e55">More...</a><br /></td></tr>
<tr class="separator:ga841eface2a3b253f8a77d1219f3b2e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202d7ea0f925f488fb7885602f51105f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga202d7ea0f925f488fb7885602f51105f">SIM_HAL_GetRngaGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga202d7ea0f925f488fb7885602f51105f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for RNGA module.  <a href="group__sim__hal.html#ga202d7ea0f925f488fb7885602f51105f">More...</a><br /></td></tr>
<tr class="separator:ga202d7ea0f925f488fb7885602f51105f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19dfc8d78a979c2800e32d003dfb76a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga19dfc8d78a979c2800e32d003dfb76a7">SIM_HAL_EnableAdcClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga19dfc8d78a979c2800e32d003dfb76a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for ADC module.  <a href="group__sim__hal.html#ga19dfc8d78a979c2800e32d003dfb76a7">More...</a><br /></td></tr>
<tr class="separator:ga19dfc8d78a979c2800e32d003dfb76a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdae7776e96ffa46d785a4f7f1222e94"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gabdae7776e96ffa46d785a4f7f1222e94">SIM_HAL_DisableAdcClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gabdae7776e96ffa46d785a4f7f1222e94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for ADC module.  <a href="group__sim__hal.html#gabdae7776e96ffa46d785a4f7f1222e94">More...</a><br /></td></tr>
<tr class="separator:gabdae7776e96ffa46d785a4f7f1222e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff8f04f19ecae55451daadb2b4e6ca2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga7ff8f04f19ecae55451daadb2b4e6ca2">SIM_HAL_GetAdcGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga7ff8f04f19ecae55451daadb2b4e6ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for ADC module.  <a href="group__sim__hal.html#ga7ff8f04f19ecae55451daadb2b4e6ca2">More...</a><br /></td></tr>
<tr class="separator:ga7ff8f04f19ecae55451daadb2b4e6ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1276a5620cc2b078d7e975349ef7a57"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaa1276a5620cc2b078d7e975349ef7a57">SIM_HAL_EnableCmpClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gaa1276a5620cc2b078d7e975349ef7a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for CMP module.  <a href="group__sim__hal.html#gaa1276a5620cc2b078d7e975349ef7a57">More...</a><br /></td></tr>
<tr class="separator:gaa1276a5620cc2b078d7e975349ef7a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf92721b220bccdf5e5e296f11889a02a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaf92721b220bccdf5e5e296f11889a02a">SIM_HAL_DisableCmpClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gaf92721b220bccdf5e5e296f11889a02a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for CMP module.  <a href="group__sim__hal.html#gaf92721b220bccdf5e5e296f11889a02a">More...</a><br /></td></tr>
<tr class="separator:gaf92721b220bccdf5e5e296f11889a02a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6fe7f5ab2b59dd6461e03ddc6f2fc9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga7a6fe7f5ab2b59dd6461e03ddc6f2fc9">SIM_HAL_GetCmpGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga7a6fe7f5ab2b59dd6461e03ddc6f2fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for CMP module.  <a href="group__sim__hal.html#ga7a6fe7f5ab2b59dd6461e03ddc6f2fc9">More...</a><br /></td></tr>
<tr class="separator:ga7a6fe7f5ab2b59dd6461e03ddc6f2fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa3c179357b1ebb792a6c1df168696c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gadaa3c179357b1ebb792a6c1df168696c">SIM_HAL_EnableDacClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gadaa3c179357b1ebb792a6c1df168696c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for DAC module.  <a href="group__sim__hal.html#gadaa3c179357b1ebb792a6c1df168696c">More...</a><br /></td></tr>
<tr class="separator:gadaa3c179357b1ebb792a6c1df168696c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76aab819376744fdfa4bdc27b4c51ad9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga76aab819376744fdfa4bdc27b4c51ad9">SIM_HAL_DisableDacClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga76aab819376744fdfa4bdc27b4c51ad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for DAC module.  <a href="group__sim__hal.html#ga76aab819376744fdfa4bdc27b4c51ad9">More...</a><br /></td></tr>
<tr class="separator:ga76aab819376744fdfa4bdc27b4c51ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3223f570468edaed2c7eda1979cabf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gafa3223f570468edaed2c7eda1979cabf">SIM_HAL_GetDacGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gafa3223f570468edaed2c7eda1979cabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for DAC module.  <a href="group__sim__hal.html#gafa3223f570468edaed2c7eda1979cabf">More...</a><br /></td></tr>
<tr class="separator:gafa3223f570468edaed2c7eda1979cabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50439fde9249a4d15e8abc03b22cc3ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga50439fde9249a4d15e8abc03b22cc3ed">SIM_HAL_EnableVrefClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga50439fde9249a4d15e8abc03b22cc3ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for VREF module.  <a href="group__sim__hal.html#ga50439fde9249a4d15e8abc03b22cc3ed">More...</a><br /></td></tr>
<tr class="separator:ga50439fde9249a4d15e8abc03b22cc3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dbf349e86d711d695bd3bfe00fe742"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga03dbf349e86d711d695bd3bfe00fe742">SIM_HAL_DisableVrefClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga03dbf349e86d711d695bd3bfe00fe742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for VREF module.  <a href="group__sim__hal.html#ga03dbf349e86d711d695bd3bfe00fe742">More...</a><br /></td></tr>
<tr class="separator:ga03dbf349e86d711d695bd3bfe00fe742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d33eae129883f62480573e606621871"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga0d33eae129883f62480573e606621871">SIM_HAL_GetVrefGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga0d33eae129883f62480573e606621871"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for VREF module.  <a href="group__sim__hal.html#ga0d33eae129883f62480573e606621871">More...</a><br /></td></tr>
<tr class="separator:ga0d33eae129883f62480573e606621871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a9d3c41978faa0f2e9827931269897"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga83a9d3c41978faa0f2e9827931269897">SIM_HAL_EnableSaiClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga83a9d3c41978faa0f2e9827931269897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for SAI module.  <a href="group__sim__hal.html#ga83a9d3c41978faa0f2e9827931269897">More...</a><br /></td></tr>
<tr class="separator:ga83a9d3c41978faa0f2e9827931269897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ee10248dcddf5dfde4219db35ca596"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gac9ee10248dcddf5dfde4219db35ca596">SIM_HAL_DisableSaiClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gac9ee10248dcddf5dfde4219db35ca596"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for SAI module.  <a href="group__sim__hal.html#gac9ee10248dcddf5dfde4219db35ca596">More...</a><br /></td></tr>
<tr class="separator:gac9ee10248dcddf5dfde4219db35ca596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71508d6f5ed10add5d560b12c7013390"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga71508d6f5ed10add5d560b12c7013390">SIM_HAL_GetSaiGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga71508d6f5ed10add5d560b12c7013390"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for SAI module.  <a href="group__sim__hal.html#ga71508d6f5ed10add5d560b12c7013390">More...</a><br /></td></tr>
<tr class="separator:ga71508d6f5ed10add5d560b12c7013390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22e2e70f01bdc314ded31c5a3049d78"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gad22e2e70f01bdc314ded31c5a3049d78">SIM_HAL_EnablePdbClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gad22e2e70f01bdc314ded31c5a3049d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for PDB module.  <a href="group__sim__hal.html#gad22e2e70f01bdc314ded31c5a3049d78">More...</a><br /></td></tr>
<tr class="separator:gad22e2e70f01bdc314ded31c5a3049d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07a49b4a55909abc1857f921f44b679"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gab07a49b4a55909abc1857f921f44b679">SIM_HAL_DisablePdbClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gab07a49b4a55909abc1857f921f44b679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for PDB module.  <a href="group__sim__hal.html#gab07a49b4a55909abc1857f921f44b679">More...</a><br /></td></tr>
<tr class="separator:gab07a49b4a55909abc1857f921f44b679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6933326b0a18e562725f933488412ff"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gad6933326b0a18e562725f933488412ff">SIM_HAL_GetPdbGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gad6933326b0a18e562725f933488412ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for PDB module.  <a href="group__sim__hal.html#gad6933326b0a18e562725f933488412ff">More...</a><br /></td></tr>
<tr class="separator:gad6933326b0a18e562725f933488412ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c8fe16fa484e7103a693ee61cc03af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gab0c8fe16fa484e7103a693ee61cc03af">SIM_HAL_EnableFtmClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gab0c8fe16fa484e7103a693ee61cc03af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for FTM module.  <a href="group__sim__hal.html#gab0c8fe16fa484e7103a693ee61cc03af">More...</a><br /></td></tr>
<tr class="separator:gab0c8fe16fa484e7103a693ee61cc03af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7e9382800ab71159d09ab52116b271"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga0e7e9382800ab71159d09ab52116b271">SIM_HAL_DisableFtmClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga0e7e9382800ab71159d09ab52116b271"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for FTM module.  <a href="group__sim__hal.html#ga0e7e9382800ab71159d09ab52116b271">More...</a><br /></td></tr>
<tr class="separator:ga0e7e9382800ab71159d09ab52116b271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adb87c48d3a6ad5d3881dd4c8ceb8b3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga9adb87c48d3a6ad5d3881dd4c8ceb8b3">SIM_HAL_GetFtmGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga9adb87c48d3a6ad5d3881dd4c8ceb8b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for FTM module.  <a href="group__sim__hal.html#ga9adb87c48d3a6ad5d3881dd4c8ceb8b3">More...</a><br /></td></tr>
<tr class="separator:ga9adb87c48d3a6ad5d3881dd4c8ceb8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47316648148eb5c74be15f71069bb784"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga47316648148eb5c74be15f71069bb784">SIM_HAL_EnablePitClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga47316648148eb5c74be15f71069bb784"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for PIT module.  <a href="group__sim__hal.html#ga47316648148eb5c74be15f71069bb784">More...</a><br /></td></tr>
<tr class="separator:ga47316648148eb5c74be15f71069bb784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f65f3c498fe0820c5cd7ef4ba5ba042"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga9f65f3c498fe0820c5cd7ef4ba5ba042">SIM_HAL_DisablePitClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga9f65f3c498fe0820c5cd7ef4ba5ba042"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for PIT module.  <a href="group__sim__hal.html#ga9f65f3c498fe0820c5cd7ef4ba5ba042">More...</a><br /></td></tr>
<tr class="separator:ga9f65f3c498fe0820c5cd7ef4ba5ba042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b9ff5cfee0dfb5c205ce944a6ab880"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga50b9ff5cfee0dfb5c205ce944a6ab880">SIM_HAL_GetPitGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga50b9ff5cfee0dfb5c205ce944a6ab880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for PIT module.  <a href="group__sim__hal.html#ga50b9ff5cfee0dfb5c205ce944a6ab880">More...</a><br /></td></tr>
<tr class="separator:ga50b9ff5cfee0dfb5c205ce944a6ab880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eeb7828922d46d50bcbf341ba020bc7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga3eeb7828922d46d50bcbf341ba020bc7">SIM_HAL_EnableLptimerClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga3eeb7828922d46d50bcbf341ba020bc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for LPTIMER module.  <a href="group__sim__hal.html#ga3eeb7828922d46d50bcbf341ba020bc7">More...</a><br /></td></tr>
<tr class="separator:ga3eeb7828922d46d50bcbf341ba020bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769f19968c4ea40f87d29971f1de6744"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga769f19968c4ea40f87d29971f1de6744">SIM_HAL_DisableLptimerClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga769f19968c4ea40f87d29971f1de6744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for LPTIMER module.  <a href="group__sim__hal.html#ga769f19968c4ea40f87d29971f1de6744">More...</a><br /></td></tr>
<tr class="separator:ga769f19968c4ea40f87d29971f1de6744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b924a1cc94560801fbd0e9091a02b5d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga1b924a1cc94560801fbd0e9091a02b5d">SIM_HAL_GetLptimerGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga1b924a1cc94560801fbd0e9091a02b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for LPTIMER module.  <a href="group__sim__hal.html#ga1b924a1cc94560801fbd0e9091a02b5d">More...</a><br /></td></tr>
<tr class="separator:ga1b924a1cc94560801fbd0e9091a02b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8713400fc4d0cb8df8d38292dbcb76ff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga8713400fc4d0cb8df8d38292dbcb76ff">SIM_HAL_EnableCmtClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga8713400fc4d0cb8df8d38292dbcb76ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for CMT module.  <a href="group__sim__hal.html#ga8713400fc4d0cb8df8d38292dbcb76ff">More...</a><br /></td></tr>
<tr class="separator:ga8713400fc4d0cb8df8d38292dbcb76ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96bd81cc9f84e6e8525967590dc62ae3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga96bd81cc9f84e6e8525967590dc62ae3">SIM_HAL_DisableCmtClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga96bd81cc9f84e6e8525967590dc62ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for CMT module.  <a href="group__sim__hal.html#ga96bd81cc9f84e6e8525967590dc62ae3">More...</a><br /></td></tr>
<tr class="separator:ga96bd81cc9f84e6e8525967590dc62ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef395691247446f206ab5e15d6ea5cf4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaef395691247446f206ab5e15d6ea5cf4">SIM_HAL_GetCmtGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gaef395691247446f206ab5e15d6ea5cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for CMT module.  <a href="group__sim__hal.html#gaef395691247446f206ab5e15d6ea5cf4">More...</a><br /></td></tr>
<tr class="separator:gaef395691247446f206ab5e15d6ea5cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03892f00ef5983872377b3fc935442d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga03892f00ef5983872377b3fc935442d7">SIM_HAL_EnableRtcClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga03892f00ef5983872377b3fc935442d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for RTC module.  <a href="group__sim__hal.html#ga03892f00ef5983872377b3fc935442d7">More...</a><br /></td></tr>
<tr class="separator:ga03892f00ef5983872377b3fc935442d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbbf6cacf3182e0d43f2cff3cc029d1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gacbbf6cacf3182e0d43f2cff3cc029d1c">SIM_HAL_DisableRtcClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gacbbf6cacf3182e0d43f2cff3cc029d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for RTC module.  <a href="group__sim__hal.html#gacbbf6cacf3182e0d43f2cff3cc029d1c">More...</a><br /></td></tr>
<tr class="separator:gacbbf6cacf3182e0d43f2cff3cc029d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e87e8fecea6a081bed860f5a56f8da"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga19e87e8fecea6a081bed860f5a56f8da">SIM_HAL_GetRtcGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga19e87e8fecea6a081bed860f5a56f8da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for RTC module.  <a href="group__sim__hal.html#ga19e87e8fecea6a081bed860f5a56f8da">More...</a><br /></td></tr>
<tr class="separator:ga19e87e8fecea6a081bed860f5a56f8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da539fb4461c69d84fa89720bfc92b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga0da539fb4461c69d84fa89720bfc92b7">SIM_HAL_EnableEnetClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga0da539fb4461c69d84fa89720bfc92b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for ENET module.  <a href="group__sim__hal.html#ga0da539fb4461c69d84fa89720bfc92b7">More...</a><br /></td></tr>
<tr class="separator:ga0da539fb4461c69d84fa89720bfc92b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5314ebda678ce04ab629c9372adac23"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaf5314ebda678ce04ab629c9372adac23">SIM_HAL_DisableEnetClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gaf5314ebda678ce04ab629c9372adac23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for ENET module.  <a href="group__sim__hal.html#gaf5314ebda678ce04ab629c9372adac23">More...</a><br /></td></tr>
<tr class="separator:gaf5314ebda678ce04ab629c9372adac23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab23f01dfcdaa0bd5984225b41adbdf62"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gab23f01dfcdaa0bd5984225b41adbdf62">SIM_HAL_GetEnetGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gab23f01dfcdaa0bd5984225b41adbdf62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for ENET module.  <a href="group__sim__hal.html#gab23f01dfcdaa0bd5984225b41adbdf62">More...</a><br /></td></tr>
<tr class="separator:gab23f01dfcdaa0bd5984225b41adbdf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee3ac4975c8a018c2fa6cec8fd10989"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gabee3ac4975c8a018c2fa6cec8fd10989">SIM_HAL_EnableUsbClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gabee3ac4975c8a018c2fa6cec8fd10989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for USBFS module.  <a href="group__sim__hal.html#gabee3ac4975c8a018c2fa6cec8fd10989">More...</a><br /></td></tr>
<tr class="separator:gabee3ac4975c8a018c2fa6cec8fd10989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f7d9bd64a1999da46955bba3eaf1a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga89f7d9bd64a1999da46955bba3eaf1a2">SIM_HAL_DisableUsbClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga89f7d9bd64a1999da46955bba3eaf1a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for USBFS module.  <a href="group__sim__hal.html#ga89f7d9bd64a1999da46955bba3eaf1a2">More...</a><br /></td></tr>
<tr class="separator:ga89f7d9bd64a1999da46955bba3eaf1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5b1708ef4152c1508f0b407df06c9c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga4c5b1708ef4152c1508f0b407df06c9c">SIM_HAL_GetUsbGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga4c5b1708ef4152c1508f0b407df06c9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for USB module.  <a href="group__sim__hal.html#ga4c5b1708ef4152c1508f0b407df06c9c">More...</a><br /></td></tr>
<tr class="separator:ga4c5b1708ef4152c1508f0b407df06c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab742f0d175da7310e2b42969b689eb0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaab742f0d175da7310e2b42969b689eb0">SIM_HAL_EnableUsbdcdClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gaab742f0d175da7310e2b42969b689eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for USBDCD module.  <a href="group__sim__hal.html#gaab742f0d175da7310e2b42969b689eb0">More...</a><br /></td></tr>
<tr class="separator:gaab742f0d175da7310e2b42969b689eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f50fcbd9247f5a5f72836cfce1d612"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gae2f50fcbd9247f5a5f72836cfce1d612">SIM_HAL_DisableUsbdcdClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gae2f50fcbd9247f5a5f72836cfce1d612"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for USBDCD module.  <a href="group__sim__hal.html#gae2f50fcbd9247f5a5f72836cfce1d612">More...</a><br /></td></tr>
<tr class="separator:gae2f50fcbd9247f5a5f72836cfce1d612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fc6b05e0d1595875560df395423f6d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gac8fc6b05e0d1595875560df395423f6d">SIM_HAL_GetUsbdcdGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gac8fc6b05e0d1595875560df395423f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for USBDCD module.  <a href="group__sim__hal.html#gac8fc6b05e0d1595875560df395423f6d">More...</a><br /></td></tr>
<tr class="separator:gac8fc6b05e0d1595875560df395423f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2cf69480e558f97834f64c9b27bbed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga5e2cf69480e558f97834f64c9b27bbed">SIM_HAL_EnableFlexcanClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga5e2cf69480e558f97834f64c9b27bbed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for FLEXCAN module.  <a href="group__sim__hal.html#ga5e2cf69480e558f97834f64c9b27bbed">More...</a><br /></td></tr>
<tr class="separator:ga5e2cf69480e558f97834f64c9b27bbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa335c528a1d07f5a8fdee7a362d64da9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaa335c528a1d07f5a8fdee7a362d64da9">SIM_HAL_DisableFlexcanClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gaa335c528a1d07f5a8fdee7a362d64da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for FLEXCAN module.  <a href="group__sim__hal.html#gaa335c528a1d07f5a8fdee7a362d64da9">More...</a><br /></td></tr>
<tr class="separator:gaa335c528a1d07f5a8fdee7a362d64da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be8cd2010ad45d3da3a1aa46a2bb450"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga5be8cd2010ad45d3da3a1aa46a2bb450">SIM_HAL_GetFlexcanGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga5be8cd2010ad45d3da3a1aa46a2bb450"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for FLEXCAN module.  <a href="group__sim__hal.html#ga5be8cd2010ad45d3da3a1aa46a2bb450">More...</a><br /></td></tr>
<tr class="separator:ga5be8cd2010ad45d3da3a1aa46a2bb450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a3bb7c4726675b16b83e5f9f2aef55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gad1a3bb7c4726675b16b83e5f9f2aef55">SIM_HAL_EnableSpiClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gad1a3bb7c4726675b16b83e5f9f2aef55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for SPI module.  <a href="group__sim__hal.html#gad1a3bb7c4726675b16b83e5f9f2aef55">More...</a><br /></td></tr>
<tr class="separator:gad1a3bb7c4726675b16b83e5f9f2aef55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81a0facec089e77cc49c97948e12b5f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gae81a0facec089e77cc49c97948e12b5f">SIM_HAL_DisableSpiClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gae81a0facec089e77cc49c97948e12b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for SPI module.  <a href="group__sim__hal.html#gae81a0facec089e77cc49c97948e12b5f">More...</a><br /></td></tr>
<tr class="separator:gae81a0facec089e77cc49c97948e12b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba38b56fdf7914c4becc63033695874"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga4ba38b56fdf7914c4becc63033695874">SIM_HAL_GetSpiGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga4ba38b56fdf7914c4becc63033695874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for SPI module.  <a href="group__sim__hal.html#ga4ba38b56fdf7914c4becc63033695874">More...</a><br /></td></tr>
<tr class="separator:ga4ba38b56fdf7914c4becc63033695874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386cba00c2fdb7955a6402cee38f2691"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga386cba00c2fdb7955a6402cee38f2691">SIM_HAL_EnableI2cClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga386cba00c2fdb7955a6402cee38f2691"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for I2C module.  <a href="group__sim__hal.html#ga386cba00c2fdb7955a6402cee38f2691">More...</a><br /></td></tr>
<tr class="separator:ga386cba00c2fdb7955a6402cee38f2691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4373675698eda5048063dcef82b4da"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaec4373675698eda5048063dcef82b4da">SIM_HAL_DisableI2cClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gaec4373675698eda5048063dcef82b4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for I2C module.  <a href="group__sim__hal.html#gaec4373675698eda5048063dcef82b4da">More...</a><br /></td></tr>
<tr class="separator:gaec4373675698eda5048063dcef82b4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23870a6de0d0dfcc3bc9ad2ba0142f12"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga23870a6de0d0dfcc3bc9ad2ba0142f12">SIM_HAL_GetI2cGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga23870a6de0d0dfcc3bc9ad2ba0142f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for I2C module.  <a href="group__sim__hal.html#ga23870a6de0d0dfcc3bc9ad2ba0142f12">More...</a><br /></td></tr>
<tr class="separator:ga23870a6de0d0dfcc3bc9ad2ba0142f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1449b95e874bccb5debd9d8f2f260c96"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga1449b95e874bccb5debd9d8f2f260c96">SIM_HAL_EnableUartClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga1449b95e874bccb5debd9d8f2f260c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for UART module.  <a href="group__sim__hal.html#ga1449b95e874bccb5debd9d8f2f260c96">More...</a><br /></td></tr>
<tr class="separator:ga1449b95e874bccb5debd9d8f2f260c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c5c55fdeadb397e9a008b5a2fe963b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga08c5c55fdeadb397e9a008b5a2fe963b">SIM_HAL_DisableUartClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga08c5c55fdeadb397e9a008b5a2fe963b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for UART module.  <a href="group__sim__hal.html#ga08c5c55fdeadb397e9a008b5a2fe963b">More...</a><br /></td></tr>
<tr class="separator:ga08c5c55fdeadb397e9a008b5a2fe963b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1d5f588e307823c307e3107c1ae4a6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#ga5d1d5f588e307823c307e3107c1ae4a6">SIM_HAL_GetUartGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:ga5d1d5f588e307823c307e3107c1ae4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for UART module.  <a href="group__sim__hal.html#ga5d1d5f588e307823c307e3107c1ae4a6">More...</a><br /></td></tr>
<tr class="separator:ga5d1d5f588e307823c307e3107c1ae4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae264a18c0aac38c25563b4606b71ceb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gae264a18c0aac38c25563b4606b71ceb2">SIM_HAL_EnableSdhcClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gae264a18c0aac38c25563b4606b71ceb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for SDHC module.  <a href="group__sim__hal.html#gae264a18c0aac38c25563b4606b71ceb2">More...</a><br /></td></tr>
<tr class="separator:gae264a18c0aac38c25563b4606b71ceb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa750050b55b4d9973f639e8bb422f67d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gaa750050b55b4d9973f639e8bb422f67d">SIM_HAL_DisableSdhcClock</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gaa750050b55b4d9973f639e8bb422f67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for SDHC module.  <a href="group__sim__hal.html#gaa750050b55b4d9973f639e8bb422f67d">More...</a><br /></td></tr>
<tr class="separator:gaa750050b55b4d9973f639e8bb422f67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeaa7b00f4e0684a51234e77c4331494"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal.html#gadeaa7b00f4e0684a51234e77c4331494">SIM_HAL_GetSdhcGateCmd</a> (uint32_t baseAddr, uint32_t instance)</td></tr>
<tr class="memdesc:gadeaa7b00f4e0684a51234e77c4331494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for SDHC module.  <a href="group__sim__hal.html#gadeaa7b00f4e0684a51234e77c4331494">More...</a><br /></td></tr>
<tr class="separator:gadeaa7b00f4e0684a51234e77c4331494"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
