
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001017                       # Number of seconds simulated
sim_ticks                                  1016810500                       # Number of ticks simulated
final_tick                                 1016810500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97486                       # Simulator instruction rate (inst/s)
host_op_rate                                   182912                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              120960604                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707756                       # Number of bytes of host memory used
host_seconds                                     8.41                       # Real time elapsed on the host
sim_insts                                      819475                       # Number of instructions simulated
sim_ops                                       1537583                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          107136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           36864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              144000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       107136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         107136                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1674                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              576                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2250                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105364766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           36254543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              141619309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105364766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105364766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105364766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          36254543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             141619309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1674.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       576.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4579                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2250                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  144000                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   144000                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                316                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 87                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                142                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                63                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1016717500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2250                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1602                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      533                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       98                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          529                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     266.888469                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    169.756141                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    274.719921                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           195     36.86%     36.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          136     25.71%     62.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           72     13.61%     76.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           31      5.86%     82.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           28      5.29%     87.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           20      3.78%     91.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      1.51%     92.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      1.51%     94.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           31      5.86%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           529                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       107136                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        36864                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 105364765.607750892639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 36254543.004817508161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1674                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          576                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     64173250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     25358500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38335.27                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     44025.17                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      47344250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 89531750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11250000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21041.89                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39791.89                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        141.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     141.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.11                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.11                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.09                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1710                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.00                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      451874.44                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.00                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2320500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1206810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9853200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23890410                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2203200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        130028400                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         60294720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         131694960                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               400214520                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             393.597942                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             958424500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4146500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16380000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     516511250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    157008750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       37592750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    285171250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1535100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    800745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6211800                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              19802370                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2618400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        157721850                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         72531840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         111915600                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               418621065                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             411.700179                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             966507500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       4913000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       19240000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     431795750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    188879750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       26100250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    345881750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  299757                       # Number of BP lookups
system.cpu.branchPred.condPredicted            299757                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             42779                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               162338                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108606                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              18656                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          162338                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              60610                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           101728                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        20295                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      307409                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      231981                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           295                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      261719                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           309                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1016810500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2033622                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             152526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1526384                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      299757                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             169216                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1762573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   86878                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1807                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    261535                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1629                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1960571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.531419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.800134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   383489     19.56%     19.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   151709      7.74%     27.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1425373     72.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1960571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147401                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.750574                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   273101                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                207130                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1337879                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 99022                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  43439                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2653961                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                149344                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  43439                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   441080                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   53880                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1573                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1264772                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                155827                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2500727                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 74452                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    43                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  65669                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     58                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  48958                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              812                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2303362                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5969182                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4357896                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4947                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1402356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   901006                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 34                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    144008                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               434731                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              276756                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             47904                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18629                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2350196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 793                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1826527                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             92023                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          813405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1428670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            777                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1960571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.931630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.758244                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              635203     32.40%     32.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              824209     42.04%     74.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              501159     25.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1960571                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  577615     79.48%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    234      0.03%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 106612     14.67%     94.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 42199      5.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9454      0.52%      0.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1244299     68.12%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1769      0.10%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    62      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  844      0.05%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  296      0.02%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 290      0.02%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               330699     18.11%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              236489     12.95%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1480      0.08%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            827      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1826527                       # Type of FU issued
system.cpu.iq.rate                           0.898164                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      726700                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.397859                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6424452                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3158148                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1718026                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7896                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6868                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3328                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2539736                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4037                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108257                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       171149                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          768                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          633                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        56052                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           92                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            67                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  43439                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   28369                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5016                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2350989                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             38316                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                434731                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               276756                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                291                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    175                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4704                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            633                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19501                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        25716                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                45217                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1737152                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                307269                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             89375                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       539203                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   153247                       # Number of branches executed
system.cpu.iew.exec_stores                     231934                       # Number of stores executed
system.cpu.iew.exec_rate                     0.854216                       # Inst execution rate
system.cpu.iew.wb_sent                        1725555                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1721354                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1186895                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2099508                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.846447                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.565321                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          737861                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             42913                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1891983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.812683                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.882293                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       946790     50.04%     50.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       352803     18.65%     68.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       592390     31.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1891983                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               819475                       # Number of instructions committed
system.cpu.commit.committedOps                1537583                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         484286                       # Number of memory references committed
system.cpu.commit.loads                        263582                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     145863                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2820                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1523290                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51163                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4969      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1045227     67.98%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1697      0.11%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.05%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.02%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.02%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262774     17.09%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         220048     14.31%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          656      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1537583                       # Class of committed instruction
system.cpu.commit.bw_lim_events                592390                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3575037                       # The number of ROB reads
system.cpu.rob.rob_writes                     4619566                       # The number of ROB writes
system.cpu.timesIdled                             850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           73051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      819475                       # Number of Instructions Simulated
system.cpu.committedOps                       1537583                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.481616                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.481616                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.402963                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.402963                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3025166                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1311628                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3662                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2284                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    295398                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   264663                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  811525                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.943337                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              416723                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4405                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.602270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.943337                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998229                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998229                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3351949                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3351949                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       192777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          192777                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       219535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         219535                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       412312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           412312                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       412312                       # number of overall hits
system.cpu.dcache.overall_hits::total          412312                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4940                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4940                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1191                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         6131                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6131                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6131                       # number of overall misses
system.cpu.dcache.overall_misses::total          6131                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     88505500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     88505500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45943500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45943500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    134449000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    134449000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    134449000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    134449000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       197717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       197717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       418443                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       418443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       418443                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       418443                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024985                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024985                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005396                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014652                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014652                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014652                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014652                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17916.093117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17916.093117                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38575.566751                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38575.566751                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21929.375306                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21929.375306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21929.375306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21929.375306                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          836                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                72                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.611111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3949                       # number of writebacks
system.cpu.dcache.writebacks::total              3949                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1693                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1721                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1721                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1721                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1721                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3247                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3247                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1163                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4410                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55254500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55254500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     43782500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43782500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     99037000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     99037000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     99037000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     99037000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010539                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010539                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17017.092701                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17017.092701                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37646.173689                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37646.173689                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22457.369615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22457.369615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22457.369615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22457.369615                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4373                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.055125                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              260964                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2590                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.758301                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   497.055125                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.970811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.970811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2094862                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2094862                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       258374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          258374                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       258374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           258374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       258374                       # number of overall hits
system.cpu.icache.overall_hits::total          258374                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3160                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3160                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3160                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3160                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3160                       # number of overall misses
system.cpu.icache.overall_misses::total          3160                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    192084500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    192084500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    192084500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    192084500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    192084500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    192084500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       261534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       261534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       261534                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       261534                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       261534                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       261534                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012083                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012083                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60786.234177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60786.234177                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60786.234177                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60786.234177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60786.234177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60786.234177                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          284                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          569                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          569                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          569                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          569                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          569                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          569                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2591                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2591                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2591                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2591                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2591                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158028000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158028000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158028000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158028000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009907                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009907                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009907                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009907                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60991.123118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60991.123118                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60991.123118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60991.123118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60991.123118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60991.123118                       # average overall mshr miss latency
system.cpu.icache.replacements                   2069                       # number of replacements
system.l2bus.snoop_filter.tot_requests          13443                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         6448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           86                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                5836                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          3949                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2503                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1159                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1159                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           5837                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7246                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13183                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   20429                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       165504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       534336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   699840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                22                       # Total snoops (count)
system.l2bus.snoopTraffic                         576                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               7011                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.013122                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.113806                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     6919     98.69%     98.69% # Request fanout histogram
system.l2bus.snoop_fanout::1                       92      1.31%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 7011                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             14619500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6483483                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            11014998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1877.013184                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  10935                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2250                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.860000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1379.072777                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   497.940407                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.336688                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.121567                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.458255                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2240                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1822                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          297                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                89738                       # Number of tag accesses
system.l2cache.tags.data_accesses               89738                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         3949                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3949                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          797                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              797                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          912                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3027                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         3939                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             912                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            3824                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                4736                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            912                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           3824                       # number of overall hits
system.l2cache.overall_hits::total               4736                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          360                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            360                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1675                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          216                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1891                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1675                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           576                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2251                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1675                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          576                       # number of overall misses
system.l2cache.overall_misses::total             2251                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     34043500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     34043500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    144884500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19080000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    163964500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    144884500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     53123500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    198008000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    144884500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     53123500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    198008000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         3949                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3949                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1157                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1157                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2587                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         3243                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         5830                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2587                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         4400                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            6987                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2587                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         4400                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           6987                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.311150                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.311150                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.647468                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.066605                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.324357                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.647468                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.130909                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.322170                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.647468                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.130909                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.322170                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 94565.277778                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 94565.277778                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86498.208955                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88333.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86707.826547                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86498.208955                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 92228.298611                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87964.460240                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86498.208955                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 92228.298611                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87964.460240                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          360                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          360                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1675                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          216                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1891                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1675                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          576                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2251                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1675                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          576                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2251                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     33323500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     33323500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    141536500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18648000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    160184500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    141536500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     51971500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    193508000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    141536500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     51971500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    193508000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.311150                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.311150                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.647468                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.066605                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.324357                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.647468                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.130909                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.322170                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.647468                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.130909                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.322170                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 92565.277778                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 92565.277778                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84499.402985                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86333.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84708.884188                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84499.402985                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 90228.298611                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 85965.348734                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84499.402985                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 90228.298611                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 85965.348734                       # average overall mshr miss latency
system.l2cache.replacements                        10                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2260                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           10                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1890                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                10                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                360                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               360                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1890                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4510                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       144000                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2250                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2250    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2250                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1130000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5625000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1879.443702                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2250                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2250                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1381.496422                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   497.947280                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.042160                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.015196                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.057356                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2250                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1826                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.068665                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                38250                       # Number of tag accesses
system.l3cache.tags.data_accesses               38250                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          360                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            360                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1674                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          216                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1890                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1674                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           576                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2250                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1674                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          576                       # number of overall misses
system.l3cache.overall_misses::total             2250                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     30083500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     30083500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    126470500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16704000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    143174500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    126470500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     46787500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    173258000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    126470500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     46787500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    173258000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          360                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          360                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1674                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          216                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1890                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1674                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          576                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2250                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1674                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          576                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2250                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 83565.277778                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 83565.277778                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75549.880526                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77333.333333                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75753.703704                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75549.880526                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 81228.298611                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 77003.555556                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75549.880526                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 81228.298611                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 77003.555556                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          360                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          360                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1674                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          216                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1890                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1674                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          576                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2250                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1674                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          576                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2250                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     29363500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     29363500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    123122500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16272000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    139394500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    123122500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     45635500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    168758000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    123122500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     45635500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    168758000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 81565.277778                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81565.277778                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73549.880526                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75333.333333                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73753.703704                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73549.880526                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 79228.298611                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75003.555556                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73549.880526                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 79228.298611                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75003.555556                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1016810500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1890                       # Transaction distribution
system.membus.trans_dist::ReadExReq               360                       # Transaction distribution
system.membus.trans_dist::ReadExResp              360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1890                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       144000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       144000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  144000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2250                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2250    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2250                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1125000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6101250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
