$date
	Mon Sep  9 13:20:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 1 ! out_2_tb $end
$var wire 1 " out_1_tb $end
$var reg 1 # a_tb $end
$var reg 1 $ b_tb $end
$var reg 1 % cin_tb $end
$scope module u_fulladder $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! carry $end
$var wire 1 % cin $end
$var wire 1 " sum $end
$var wire 1 & s1 $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module u_halfadder1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' carry $end
$var wire 1 & sum $end
$upscope $end
$scope module u_halfadder2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ( carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1%
#10
1&
0%
1$
#15
1!
0"
1(
1%
#20
