// -*- Verilog -*-
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2025 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0

//    lib.map file:

library rtllib m*.v; // wildcard match
library rtllib2 m*.sv; // wildcard match
library rtllib4 sub/; // include directory match
library work ../t_config_libmap.v; // explicit match

// Note this does not start a comment
library gatelib ./*.vg;
// */

config cfg;
   design t;
endconfig
