library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity FSM is
port( Clk : IN std_logic;
		sw0, sw1 : IN std_logic;
		Mode : OUT std_logic_vector(1 downto 0));
end entity;

architecture beh of FSM is
begin
	Mode <= sw0 & sw1;
end architecture;
		