==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/xilinx/Vivado/2019.1/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'desEncrypt.H'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'desDecrypt.H'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'desEncrypt.c' ... 
INFO: [HLS 200-10] Analyzing design file 'desDecrypt.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.535 ; gain = 93.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.535 ; gain = 93.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.535 ; gain = 93.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.535 ; gain = 93.180
INFO: [XFORM 203-101] Partitioning array 'sub_key' (desDecrypt.c:32) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.535 ; gain = 93.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 184.535 ; gain = 93.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'des_dec' ...
WARNING: [SYN 201-107] Renaming port name 'des_dec/input' to 'des_dec/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'des_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.334 seconds; current allocated memory: 104.907 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 106.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'des_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'des_dec/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'des_dec/key' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'des_dec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'des_dec_mux_164_64_1_1' to 'des_dec_mux_164_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'des_dec_mux_164_6bkb': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'des_dec'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 108.952 MB.
INFO: [RTMG 210-279] Implementing memory 'des_dec_IP_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'des_dec_PC1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'des_dec_PC2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'des_dec_E_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'des_dec_S_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'des_dec_P_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'des_dec_PI_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 184.535 ; gain = 93.180
INFO: [VHDL 208-304] Generating VHDL RTL for des_dec.
INFO: [VLOG 209-307] Generating Verilog RTL for des_dec.
INFO: [HLS 200-112] Total elapsed time: 14.211 seconds; peak allocated memory: 108.952 MB.
