Timing Analyzer report for p_8_1
Mon Nov 20 21:13:20 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Slow 1100mV 85C Model Metastability Summary
 13. Slow 1100mV 0C Model Fmax Summary
 14. Slow 1100mV 0C Model Setup Summary
 15. Slow 1100mV 0C Model Hold Summary
 16. Slow 1100mV 0C Model Recovery Summary
 17. Slow 1100mV 0C Model Removal Summary
 18. Slow 1100mV 0C Model Minimum Pulse Width Summary
 19. Slow 1100mV 0C Model Metastability Summary
 20. Fast 1100mV 85C Model Setup Summary
 21. Fast 1100mV 85C Model Hold Summary
 22. Fast 1100mV 85C Model Recovery Summary
 23. Fast 1100mV 85C Model Removal Summary
 24. Fast 1100mV 85C Model Minimum Pulse Width Summary
 25. Fast 1100mV 85C Model Metastability Summary
 26. Fast 1100mV 0C Model Setup Summary
 27. Fast 1100mV 0C Model Hold Summary
 28. Fast 1100mV 0C Model Recovery Summary
 29. Fast 1100mV 0C Model Removal Summary
 30. Fast 1100mV 0C Model Minimum Pulse Width Summary
 31. Fast 1100mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1100mv 0c Model)
 36. Signal Integrity Metrics (Slow 1100mv 85c Model)
 37. Signal Integrity Metrics (Fast 1100mv 0c Model)
 38. Signal Integrity Metrics (Fast 1100mv 85c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Output Ports
 46. Unconstrained Output Ports
 47. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; p_8_1                                                  ;
; Device Family         ; Cyclone V                                              ;
; Device Name           ; 5CSEMA5F31C6                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.4%      ;
;     Processor 3            ;   2.3%      ;
;     Processor 4            ;   2.3%      ;
;     Processor 5            ;   2.3%      ;
;     Processor 6            ;   2.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; clk                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                        ;
; dff_gen_label[1].dff_inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[1].dff_inst }  ;
; dff_gen_label[2].dff_inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[2].dff_inst }  ;
; dff_gen_label[3].dff_inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[3].dff_inst }  ;
; dff_gen_label[4].dff_inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[4].dff_inst }  ;
; dff_gen_label[5].dff_inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[5].dff_inst }  ;
; dff_gen_label[6].dff_inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[6].dff_inst }  ;
; dff_gen_label[7].dff_inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[7].dff_inst }  ;
; dff_gen_label[8].dff_inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[8].dff_inst }  ;
; dff_gen_label[9].dff_inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[9].dff_inst }  ;
; dff_gen_label[10].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[10].dff_inst } ;
; dff_gen_label[11].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[11].dff_inst } ;
; dff_gen_label[12].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[12].dff_inst } ;
; dff_gen_label[13].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[13].dff_inst } ;
; dff_gen_label[14].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[14].dff_inst } ;
; dff_gen_label[15].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[15].dff_inst } ;
; dff_gen_label[16].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[16].dff_inst } ;
; dff_gen_label[17].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[17].dff_inst } ;
; dff_gen_label[18].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[18].dff_inst } ;
; dff_gen_label[19].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[19].dff_inst } ;
; dff_gen_label[20].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[20].dff_inst } ;
; dff_gen_label[21].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[21].dff_inst } ;
; dff_gen_label[22].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[22].dff_inst } ;
; dff_gen_label[23].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[23].dff_inst } ;
; dff_gen_label[24].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[24].dff_inst } ;
; dff_gen_label[25].dff_inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_gen_label[25].dff_inst } ;
; dff_inst0                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dff_inst0 }                  ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                               ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 711.24 MHz ; 711.24 MHz      ; dff_gen_label[25].dff_inst ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -2.363 ; -2.363        ;
; dff_gen_label[7].dff_inst  ; -1.813 ; -1.813        ;
; dff_gen_label[1].dff_inst  ; -1.745 ; -1.745        ;
; dff_gen_label[21].dff_inst ; -1.695 ; -1.695        ;
; dff_gen_label[5].dff_inst  ; -1.678 ; -1.678        ;
; dff_gen_label[24].dff_inst ; -1.647 ; -1.647        ;
; dff_gen_label[3].dff_inst  ; -1.624 ; -1.624        ;
; dff_gen_label[22].dff_inst ; -1.606 ; -1.606        ;
; dff_gen_label[15].dff_inst ; -1.560 ; -1.560        ;
; dff_gen_label[9].dff_inst  ; -1.557 ; -1.557        ;
; dff_gen_label[13].dff_inst ; -1.533 ; -1.533        ;
; dff_gen_label[17].dff_inst ; -1.520 ; -1.520        ;
; dff_inst0                  ; -1.496 ; -1.496        ;
; dff_gen_label[20].dff_inst ; -1.490 ; -1.490        ;
; dff_gen_label[11].dff_inst ; -1.464 ; -1.464        ;
; dff_gen_label[23].dff_inst ; -1.452 ; -1.452        ;
; dff_gen_label[14].dff_inst ; -1.441 ; -1.441        ;
; dff_gen_label[16].dff_inst ; -1.440 ; -1.440        ;
; dff_gen_label[2].dff_inst  ; -1.440 ; -1.440        ;
; dff_gen_label[8].dff_inst  ; -1.433 ; -1.433        ;
; dff_gen_label[4].dff_inst  ; -1.430 ; -1.430        ;
; dff_gen_label[10].dff_inst ; -1.408 ; -1.408        ;
; dff_gen_label[18].dff_inst ; -1.408 ; -1.408        ;
; dff_gen_label[12].dff_inst ; -1.407 ; -1.407        ;
; dff_gen_label[6].dff_inst  ; -1.404 ; -1.404        ;
; dff_gen_label[19].dff_inst ; -1.400 ; -1.400        ;
; dff_gen_label[25].dff_inst ; -0.406 ; -0.406        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; dff_gen_label[19].dff_inst ; 0.303 ; 0.000         ;
; dff_gen_label[25].dff_inst ; 0.341 ; 0.000         ;
; dff_gen_label[15].dff_inst ; 0.480 ; 0.000         ;
; dff_gen_label[11].dff_inst ; 0.484 ; 0.000         ;
; dff_gen_label[22].dff_inst ; 0.492 ; 0.000         ;
; dff_gen_label[6].dff_inst  ; 0.494 ; 0.000         ;
; dff_gen_label[10].dff_inst ; 0.496 ; 0.000         ;
; dff_gen_label[18].dff_inst ; 0.499 ; 0.000         ;
; dff_gen_label[3].dff_inst  ; 0.510 ; 0.000         ;
; dff_gen_label[12].dff_inst ; 0.513 ; 0.000         ;
; dff_gen_label[4].dff_inst  ; 0.521 ; 0.000         ;
; dff_gen_label[17].dff_inst ; 0.529 ; 0.000         ;
; dff_gen_label[8].dff_inst  ; 0.530 ; 0.000         ;
; dff_gen_label[23].dff_inst ; 0.539 ; 0.000         ;
; dff_gen_label[2].dff_inst  ; 0.540 ; 0.000         ;
; dff_gen_label[14].dff_inst ; 0.547 ; 0.000         ;
; dff_gen_label[16].dff_inst ; 0.549 ; 0.000         ;
; dff_gen_label[20].dff_inst ; 0.551 ; 0.000         ;
; dff_inst0                  ; 0.565 ; 0.000         ;
; dff_gen_label[24].dff_inst ; 0.566 ; 0.000         ;
; dff_gen_label[5].dff_inst  ; 0.567 ; 0.000         ;
; dff_gen_label[9].dff_inst  ; 0.594 ; 0.000         ;
; dff_gen_label[13].dff_inst ; 0.602 ; 0.000         ;
; dff_gen_label[1].dff_inst  ; 0.660 ; 0.000         ;
; dff_gen_label[21].dff_inst ; 0.700 ; 0.000         ;
; clk                        ; 0.702 ; 0.000         ;
; dff_gen_label[7].dff_inst  ; 0.704 ; 0.000         ;
+----------------------------+-------+---------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -0.394 ; -0.748        ;
; dff_gen_label[15].dff_inst ; -0.394 ; -0.593        ;
; dff_gen_label[7].dff_inst  ; -0.394 ; -0.574        ;
; dff_gen_label[19].dff_inst ; -0.394 ; -0.548        ;
; dff_gen_label[22].dff_inst ; -0.394 ; -0.541        ;
; dff_gen_label[3].dff_inst  ; -0.394 ; -0.528        ;
; dff_gen_label[1].dff_inst  ; -0.394 ; -0.526        ;
; dff_gen_label[21].dff_inst ; -0.394 ; -0.526        ;
; dff_gen_label[24].dff_inst ; -0.394 ; -0.524        ;
; dff_gen_label[5].dff_inst  ; -0.394 ; -0.524        ;
; dff_gen_label[10].dff_inst ; -0.394 ; -0.511        ;
; dff_gen_label[12].dff_inst ; -0.394 ; -0.511        ;
; dff_gen_label[17].dff_inst ; -0.394 ; -0.511        ;
; dff_gen_label[2].dff_inst  ; -0.394 ; -0.511        ;
; dff_gen_label[14].dff_inst ; -0.394 ; -0.510        ;
; dff_gen_label[18].dff_inst ; -0.394 ; -0.510        ;
; dff_gen_label[20].dff_inst ; -0.394 ; -0.510        ;
; dff_gen_label[23].dff_inst ; -0.394 ; -0.510        ;
; dff_gen_label[25].dff_inst ; -0.394 ; -0.510        ;
; dff_gen_label[6].dff_inst  ; -0.394 ; -0.510        ;
; dff_gen_label[8].dff_inst  ; -0.394 ; -0.510        ;
; dff_inst0                  ; -0.394 ; -0.510        ;
; dff_gen_label[11].dff_inst ; -0.394 ; -0.509        ;
; dff_gen_label[13].dff_inst ; -0.394 ; -0.509        ;
; dff_gen_label[16].dff_inst ; -0.394 ; -0.509        ;
; dff_gen_label[9].dff_inst  ; -0.394 ; -0.509        ;
; dff_gen_label[4].dff_inst  ; -0.394 ; -0.508        ;
+----------------------------+--------+---------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                          ;
+------------+-----------------+----------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note                                           ;
+------------+-----------------+----------------------------+------------------------------------------------+
; 730.46 MHz ; 717.36 MHz      ; dff_gen_label[25].dff_inst ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -2.264 ; -2.264        ;
; dff_gen_label[7].dff_inst  ; -1.816 ; -1.816        ;
; dff_gen_label[1].dff_inst  ; -1.801 ; -1.801        ;
; dff_gen_label[21].dff_inst ; -1.719 ; -1.719        ;
; dff_gen_label[9].dff_inst  ; -1.662 ; -1.662        ;
; dff_gen_label[24].dff_inst ; -1.636 ; -1.636        ;
; dff_gen_label[5].dff_inst  ; -1.636 ; -1.636        ;
; dff_gen_label[13].dff_inst ; -1.627 ; -1.627        ;
; dff_gen_label[3].dff_inst  ; -1.611 ; -1.611        ;
; dff_gen_label[17].dff_inst ; -1.608 ; -1.608        ;
; dff_inst0                  ; -1.584 ; -1.584        ;
; dff_gen_label[20].dff_inst ; -1.579 ; -1.579        ;
; dff_gen_label[22].dff_inst ; -1.563 ; -1.563        ;
; dff_gen_label[15].dff_inst ; -1.546 ; -1.546        ;
; dff_gen_label[23].dff_inst ; -1.545 ; -1.545        ;
; dff_gen_label[14].dff_inst ; -1.533 ; -1.533        ;
; dff_gen_label[16].dff_inst ; -1.523 ; -1.523        ;
; dff_gen_label[2].dff_inst  ; -1.523 ; -1.523        ;
; dff_gen_label[4].dff_inst  ; -1.516 ; -1.516        ;
; dff_gen_label[8].dff_inst  ; -1.512 ; -1.512        ;
; dff_gen_label[18].dff_inst ; -1.504 ; -1.504        ;
; dff_gen_label[12].dff_inst ; -1.497 ; -1.497        ;
; dff_gen_label[6].dff_inst  ; -1.495 ; -1.495        ;
; dff_gen_label[10].dff_inst ; -1.494 ; -1.494        ;
; dff_gen_label[11].dff_inst ; -1.489 ; -1.489        ;
; dff_gen_label[19].dff_inst ; -1.441 ; -1.441        ;
; dff_gen_label[25].dff_inst ; -0.369 ; -0.369        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; dff_gen_label[25].dff_inst ; 0.319 ; 0.000         ;
; dff_gen_label[19].dff_inst ; 0.372 ; 0.000         ;
; dff_gen_label[22].dff_inst ; 0.483 ; 0.000         ;
; dff_gen_label[15].dff_inst ; 0.497 ; 0.000         ;
; dff_gen_label[11].dff_inst ; 0.530 ; 0.000         ;
; dff_gen_label[3].dff_inst  ; 0.537 ; 0.000         ;
; dff_gen_label[10].dff_inst ; 0.570 ; 0.000         ;
; dff_gen_label[24].dff_inst ; 0.570 ; 0.000         ;
; dff_gen_label[5].dff_inst  ; 0.570 ; 0.000         ;
; dff_gen_label[18].dff_inst ; 0.575 ; 0.000         ;
; dff_gen_label[6].dff_inst  ; 0.575 ; 0.000         ;
; dff_gen_label[12].dff_inst ; 0.588 ; 0.000         ;
; dff_gen_label[4].dff_inst  ; 0.593 ; 0.000         ;
; dff_gen_label[8].dff_inst  ; 0.614 ; 0.000         ;
; dff_gen_label[17].dff_inst ; 0.617 ; 0.000         ;
; dff_gen_label[23].dff_inst ; 0.618 ; 0.000         ;
; dff_gen_label[2].dff_inst  ; 0.622 ; 0.000         ;
; clk                        ; 0.625 ; 0.000         ;
; dff_gen_label[20].dff_inst ; 0.627 ; 0.000         ;
; dff_gen_label[16].dff_inst ; 0.628 ; 0.000         ;
; dff_gen_label[14].dff_inst ; 0.633 ; 0.000         ;
; dff_inst0                  ; 0.641 ; 0.000         ;
; dff_gen_label[13].dff_inst ; 0.697 ; 0.000         ;
; dff_gen_label[9].dff_inst  ; 0.710 ; 0.000         ;
; dff_gen_label[7].dff_inst  ; 0.716 ; 0.000         ;
; dff_gen_label[21].dff_inst ; 0.741 ; 0.000         ;
; dff_gen_label[1].dff_inst  ; 0.752 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -0.394 ; -0.735        ;
; dff_gen_label[15].dff_inst ; -0.394 ; -0.574        ;
; dff_gen_label[7].dff_inst  ; -0.394 ; -0.561        ;
; dff_gen_label[19].dff_inst ; -0.394 ; -0.532        ;
; dff_gen_label[22].dff_inst ; -0.394 ; -0.531        ;
; dff_gen_label[1].dff_inst  ; -0.394 ; -0.516        ;
; dff_gen_label[3].dff_inst  ; -0.394 ; -0.516        ;
; dff_gen_label[21].dff_inst ; -0.394 ; -0.515        ;
; dff_gen_label[25].dff_inst ; -0.394 ; -0.514        ;
; dff_gen_label[5].dff_inst  ; -0.394 ; -0.514        ;
; dff_gen_label[6].dff_inst  ; -0.394 ; -0.514        ;
; dff_gen_label[10].dff_inst ; -0.394 ; -0.513        ;
; dff_gen_label[12].dff_inst ; -0.394 ; -0.513        ;
; dff_gen_label[17].dff_inst ; -0.394 ; -0.513        ;
; dff_gen_label[18].dff_inst ; -0.394 ; -0.513        ;
; dff_gen_label[20].dff_inst ; -0.394 ; -0.513        ;
; dff_gen_label[23].dff_inst ; -0.394 ; -0.513        ;
; dff_gen_label[24].dff_inst ; -0.394 ; -0.513        ;
; dff_gen_label[2].dff_inst  ; -0.394 ; -0.513        ;
; dff_gen_label[4].dff_inst  ; -0.394 ; -0.513        ;
; dff_gen_label[8].dff_inst  ; -0.394 ; -0.513        ;
; dff_inst0                  ; -0.394 ; -0.513        ;
; dff_gen_label[11].dff_inst ; -0.394 ; -0.512        ;
; dff_gen_label[13].dff_inst ; -0.394 ; -0.512        ;
; dff_gen_label[14].dff_inst ; -0.394 ; -0.512        ;
; dff_gen_label[16].dff_inst ; -0.394 ; -0.512        ;
; dff_gen_label[9].dff_inst  ; -0.394 ; -0.512        ;
+----------------------------+--------+---------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -1.840 ; -1.840        ;
; dff_gen_label[5].dff_inst  ; -1.190 ; -1.190        ;
; dff_gen_label[7].dff_inst  ; -1.151 ; -1.151        ;
; dff_gen_label[24].dff_inst ; -1.128 ; -1.128        ;
; dff_gen_label[22].dff_inst ; -1.090 ; -1.090        ;
; dff_gen_label[3].dff_inst  ; -1.073 ; -1.073        ;
; dff_gen_label[21].dff_inst ; -1.067 ; -1.067        ;
; dff_gen_label[15].dff_inst ; -1.038 ; -1.038        ;
; dff_gen_label[1].dff_inst  ; -0.994 ; -0.994        ;
; dff_gen_label[11].dff_inst ; -0.847 ; -0.847        ;
; dff_gen_label[19].dff_inst ; -0.844 ; -0.844        ;
; dff_gen_label[9].dff_inst  ; -0.835 ; -0.835        ;
; dff_gen_label[13].dff_inst ; -0.821 ; -0.821        ;
; dff_gen_label[17].dff_inst ; -0.818 ; -0.818        ;
; dff_inst0                  ; -0.805 ; -0.805        ;
; dff_gen_label[20].dff_inst ; -0.795 ; -0.795        ;
; dff_gen_label[23].dff_inst ; -0.774 ; -0.774        ;
; dff_gen_label[14].dff_inst ; -0.765 ; -0.765        ;
; dff_gen_label[2].dff_inst  ; -0.764 ; -0.764        ;
; dff_gen_label[16].dff_inst ; -0.762 ; -0.762        ;
; dff_gen_label[4].dff_inst  ; -0.753 ; -0.753        ;
; dff_gen_label[10].dff_inst ; -0.741 ; -0.741        ;
; dff_gen_label[12].dff_inst ; -0.740 ; -0.740        ;
; dff_gen_label[8].dff_inst  ; -0.737 ; -0.737        ;
; dff_gen_label[6].dff_inst  ; -0.734 ; -0.734        ;
; dff_gen_label[18].dff_inst ; -0.733 ; -0.733        ;
; dff_gen_label[25].dff_inst ; -0.008 ; -0.008        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; dff_gen_label[19].dff_inst ; 0.087 ; 0.000         ;
; dff_gen_label[6].dff_inst  ; 0.091 ; 0.000         ;
; dff_gen_label[10].dff_inst ; 0.096 ; 0.000         ;
; dff_gen_label[18].dff_inst ; 0.097 ; 0.000         ;
; dff_gen_label[12].dff_inst ; 0.105 ; 0.000         ;
; dff_gen_label[8].dff_inst  ; 0.107 ; 0.000         ;
; dff_gen_label[4].dff_inst  ; 0.108 ; 0.000         ;
; dff_gen_label[23].dff_inst ; 0.128 ; 0.000         ;
; dff_gen_label[16].dff_inst ; 0.131 ; 0.000         ;
; dff_gen_label[2].dff_inst  ; 0.132 ; 0.000         ;
; dff_gen_label[14].dff_inst ; 0.134 ; 0.000         ;
; dff_gen_label[20].dff_inst ; 0.136 ; 0.000         ;
; dff_gen_label[17].dff_inst ; 0.141 ; 0.000         ;
; dff_gen_label[25].dff_inst ; 0.147 ; 0.000         ;
; dff_inst0                  ; 0.150 ; 0.000         ;
; dff_gen_label[9].dff_inst  ; 0.162 ; 0.000         ;
; dff_gen_label[11].dff_inst ; 0.174 ; 0.000         ;
; dff_gen_label[13].dff_inst ; 0.175 ; 0.000         ;
; dff_gen_label[22].dff_inst ; 0.276 ; 0.000         ;
; dff_gen_label[3].dff_inst  ; 0.276 ; 0.000         ;
; dff_gen_label[1].dff_inst  ; 0.283 ; 0.000         ;
; dff_gen_label[15].dff_inst ; 0.288 ; 0.000         ;
; dff_gen_label[24].dff_inst ; 0.327 ; 0.000         ;
; dff_gen_label[21].dff_inst ; 0.332 ; 0.000         ;
; dff_gen_label[7].dff_inst  ; 0.336 ; 0.000         ;
; dff_gen_label[5].dff_inst  ; 0.350 ; 0.000         ;
; clk                        ; 0.671 ; 0.000         ;
+----------------------------+-------+---------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -0.344 ; -0.344        ;
; dff_gen_label[15].dff_inst ; 0.029  ; 0.000         ;
; dff_gen_label[7].dff_inst  ; 0.047  ; 0.000         ;
; dff_gen_label[19].dff_inst ; 0.064  ; 0.000         ;
; dff_gen_label[22].dff_inst ; 0.088  ; 0.000         ;
; dff_gen_label[3].dff_inst  ; 0.132  ; 0.000         ;
; dff_gen_label[1].dff_inst  ; 0.140  ; 0.000         ;
; dff_gen_label[21].dff_inst ; 0.142  ; 0.000         ;
; dff_gen_label[14].dff_inst ; 0.143  ; 0.000         ;
; dff_gen_label[10].dff_inst ; 0.144  ; 0.000         ;
; dff_gen_label[12].dff_inst ; 0.144  ; 0.000         ;
; dff_gen_label[18].dff_inst ; 0.144  ; 0.000         ;
; dff_gen_label[20].dff_inst ; 0.144  ; 0.000         ;
; dff_gen_label[23].dff_inst ; 0.144  ; 0.000         ;
; dff_gen_label[2].dff_inst  ; 0.144  ; 0.000         ;
; dff_gen_label[8].dff_inst  ; 0.144  ; 0.000         ;
; dff_inst0                  ; 0.144  ; 0.000         ;
; dff_gen_label[17].dff_inst ; 0.145  ; 0.000         ;
; dff_gen_label[9].dff_inst  ; 0.145  ; 0.000         ;
; dff_gen_label[24].dff_inst ; 0.146  ; 0.000         ;
; dff_gen_label[11].dff_inst ; 0.147  ; 0.000         ;
; dff_gen_label[25].dff_inst ; 0.147  ; 0.000         ;
; dff_gen_label[6].dff_inst  ; 0.147  ; 0.000         ;
; dff_gen_label[5].dff_inst  ; 0.148  ; 0.000         ;
; dff_gen_label[13].dff_inst ; 0.149  ; 0.000         ;
; dff_gen_label[4].dff_inst  ; 0.150  ; 0.000         ;
; dff_gen_label[16].dff_inst ; 0.151  ; 0.000         ;
+----------------------------+--------+---------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -1.507 ; -1.507        ;
; dff_gen_label[5].dff_inst  ; -1.053 ; -1.053        ;
; dff_gen_label[7].dff_inst  ; -1.041 ; -1.041        ;
; dff_gen_label[24].dff_inst ; -1.011 ; -1.011        ;
; dff_gen_label[21].dff_inst ; -0.975 ; -0.975        ;
; dff_gen_label[22].dff_inst ; -0.966 ; -0.966        ;
; dff_gen_label[3].dff_inst  ; -0.963 ; -0.963        ;
; dff_gen_label[15].dff_inst ; -0.929 ; -0.929        ;
; dff_gen_label[1].dff_inst  ; -0.921 ; -0.921        ;
; dff_gen_label[9].dff_inst  ; -0.794 ; -0.794        ;
; dff_gen_label[13].dff_inst ; -0.781 ; -0.781        ;
; dff_gen_label[11].dff_inst ; -0.778 ; -0.778        ;
; dff_gen_label[17].dff_inst ; -0.776 ; -0.776        ;
; dff_gen_label[19].dff_inst ; -0.770 ; -0.770        ;
; dff_inst0                  ; -0.769 ; -0.769        ;
; dff_gen_label[20].dff_inst ; -0.760 ; -0.760        ;
; dff_gen_label[23].dff_inst ; -0.741 ; -0.741        ;
; dff_gen_label[14].dff_inst ; -0.733 ; -0.733        ;
; dff_gen_label[2].dff_inst  ; -0.733 ; -0.733        ;
; dff_gen_label[16].dff_inst ; -0.726 ; -0.726        ;
; dff_gen_label[4].dff_inst  ; -0.718 ; -0.718        ;
; dff_gen_label[10].dff_inst ; -0.712 ; -0.712        ;
; dff_gen_label[12].dff_inst ; -0.711 ; -0.711        ;
; dff_gen_label[6].dff_inst  ; -0.706 ; -0.706        ;
; dff_gen_label[18].dff_inst ; -0.705 ; -0.705        ;
; dff_gen_label[8].dff_inst  ; -0.705 ; -0.705        ;
; dff_gen_label[25].dff_inst ; 0.034  ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; dff_gen_label[19].dff_inst ; 0.055 ; 0.000         ;
; dff_gen_label[18].dff_inst ; 0.078 ; 0.000         ;
; dff_gen_label[6].dff_inst  ; 0.079 ; 0.000         ;
; dff_gen_label[10].dff_inst ; 0.083 ; 0.000         ;
; dff_gen_label[4].dff_inst  ; 0.084 ; 0.000         ;
; dff_gen_label[12].dff_inst ; 0.086 ; 0.000         ;
; dff_gen_label[8].dff_inst  ; 0.091 ; 0.000         ;
; dff_gen_label[23].dff_inst ; 0.107 ; 0.000         ;
; dff_gen_label[16].dff_inst ; 0.112 ; 0.000         ;
; dff_gen_label[2].dff_inst  ; 0.114 ; 0.000         ;
; dff_gen_label[20].dff_inst ; 0.115 ; 0.000         ;
; dff_gen_label[14].dff_inst ; 0.116 ; 0.000         ;
; dff_gen_label[17].dff_inst ; 0.117 ; 0.000         ;
; dff_gen_label[25].dff_inst ; 0.124 ; 0.000         ;
; dff_inst0                  ; 0.125 ; 0.000         ;
; dff_gen_label[11].dff_inst ; 0.130 ; 0.000         ;
; dff_gen_label[9].dff_inst  ; 0.144 ; 0.000         ;
; dff_gen_label[13].dff_inst ; 0.153 ; 0.000         ;
; dff_gen_label[22].dff_inst ; 0.201 ; 0.000         ;
; dff_gen_label[15].dff_inst ; 0.222 ; 0.000         ;
; dff_gen_label[3].dff_inst  ; 0.223 ; 0.000         ;
; dff_gen_label[24].dff_inst ; 0.254 ; 0.000         ;
; dff_gen_label[1].dff_inst  ; 0.255 ; 0.000         ;
; dff_gen_label[7].dff_inst  ; 0.255 ; 0.000         ;
; dff_gen_label[5].dff_inst  ; 0.270 ; 0.000         ;
; dff_gen_label[21].dff_inst ; 0.273 ; 0.000         ;
; clk                        ; 0.421 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -0.338 ; -0.338        ;
; dff_gen_label[15].dff_inst ; 0.065  ; 0.000         ;
; dff_gen_label[7].dff_inst  ; 0.078  ; 0.000         ;
; dff_gen_label[19].dff_inst ; 0.091  ; 0.000         ;
; dff_gen_label[22].dff_inst ; 0.113  ; 0.000         ;
; dff_gen_label[17].dff_inst ; 0.143  ; 0.000         ;
; dff_gen_label[14].dff_inst ; 0.145  ; 0.000         ;
; dff_gen_label[10].dff_inst ; 0.146  ; 0.000         ;
; dff_gen_label[11].dff_inst ; 0.146  ; 0.000         ;
; dff_gen_label[12].dff_inst ; 0.146  ; 0.000         ;
; dff_gen_label[18].dff_inst ; 0.146  ; 0.000         ;
; dff_gen_label[2].dff_inst  ; 0.146  ; 0.000         ;
; dff_gen_label[8].dff_inst  ; 0.146  ; 0.000         ;
; dff_gen_label[9].dff_inst  ; 0.146  ; 0.000         ;
; dff_inst0                  ; 0.146  ; 0.000         ;
; dff_gen_label[13].dff_inst ; 0.147  ; 0.000         ;
; dff_gen_label[3].dff_inst  ; 0.147  ; 0.000         ;
; dff_gen_label[20].dff_inst ; 0.148  ; 0.000         ;
; dff_gen_label[21].dff_inst ; 0.148  ; 0.000         ;
; dff_gen_label[23].dff_inst ; 0.148  ; 0.000         ;
; dff_gen_label[1].dff_inst  ; 0.149  ; 0.000         ;
; dff_gen_label[25].dff_inst ; 0.149  ; 0.000         ;
; dff_gen_label[4].dff_inst  ; 0.149  ; 0.000         ;
; dff_gen_label[6].dff_inst  ; 0.149  ; 0.000         ;
; dff_gen_label[16].dff_inst ; 0.152  ; 0.000         ;
; dff_gen_label[24].dff_inst ; 0.152  ; 0.000         ;
; dff_gen_label[5].dff_inst  ; 0.154  ; 0.000         ;
+----------------------------+--------+---------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+-----------------------------+---------+-------+----------+---------+---------------------+
; Clock                       ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack            ; -2.363  ; 0.055 ; N/A      ; N/A     ; -0.394              ;
;  clk                        ; -2.363  ; 0.421 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[10].dff_inst ; -1.494  ; 0.083 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[11].dff_inst ; -1.489  ; 0.130 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[12].dff_inst ; -1.497  ; 0.086 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[13].dff_inst ; -1.627  ; 0.153 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[14].dff_inst ; -1.533  ; 0.116 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[15].dff_inst ; -1.560  ; 0.222 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[16].dff_inst ; -1.523  ; 0.112 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[17].dff_inst ; -1.608  ; 0.117 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[18].dff_inst ; -1.504  ; 0.078 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[19].dff_inst ; -1.441  ; 0.055 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[1].dff_inst  ; -1.801  ; 0.255 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[20].dff_inst ; -1.579  ; 0.115 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[21].dff_inst ; -1.719  ; 0.273 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[22].dff_inst ; -1.606  ; 0.201 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[23].dff_inst ; -1.545  ; 0.107 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[24].dff_inst ; -1.647  ; 0.254 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[25].dff_inst ; -0.406  ; 0.124 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[2].dff_inst  ; -1.523  ; 0.114 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[3].dff_inst  ; -1.624  ; 0.223 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[4].dff_inst  ; -1.516  ; 0.084 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[5].dff_inst  ; -1.678  ; 0.270 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[6].dff_inst  ; -1.495  ; 0.079 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[7].dff_inst  ; -1.816  ; 0.255 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[8].dff_inst  ; -1.512  ; 0.091 ; N/A      ; N/A     ; -0.394              ;
;  dff_gen_label[9].dff_inst  ; -1.662  ; 0.144 ; N/A      ; N/A     ; -0.394              ;
;  dff_inst0                  ; -1.584  ; 0.125 ; N/A      ; N/A     ; -0.394              ;
; Design-wide TNS             ; -42.093 ; 0.0   ; 0.0      ; 0.0     ; -14.3               ;
;  clk                        ; -2.363  ; 0.000 ; N/A      ; N/A     ; -0.748              ;
;  dff_gen_label[10].dff_inst ; -1.494  ; 0.000 ; N/A      ; N/A     ; -0.513              ;
;  dff_gen_label[11].dff_inst ; -1.489  ; 0.000 ; N/A      ; N/A     ; -0.512              ;
;  dff_gen_label[12].dff_inst ; -1.497  ; 0.000 ; N/A      ; N/A     ; -0.513              ;
;  dff_gen_label[13].dff_inst ; -1.627  ; 0.000 ; N/A      ; N/A     ; -0.512              ;
;  dff_gen_label[14].dff_inst ; -1.533  ; 0.000 ; N/A      ; N/A     ; -0.512              ;
;  dff_gen_label[15].dff_inst ; -1.560  ; 0.000 ; N/A      ; N/A     ; -0.593              ;
;  dff_gen_label[16].dff_inst ; -1.523  ; 0.000 ; N/A      ; N/A     ; -0.512              ;
;  dff_gen_label[17].dff_inst ; -1.608  ; 0.000 ; N/A      ; N/A     ; -0.513              ;
;  dff_gen_label[18].dff_inst ; -1.504  ; 0.000 ; N/A      ; N/A     ; -0.513              ;
;  dff_gen_label[19].dff_inst ; -1.441  ; 0.000 ; N/A      ; N/A     ; -0.548              ;
;  dff_gen_label[1].dff_inst  ; -1.801  ; 0.000 ; N/A      ; N/A     ; -0.526              ;
;  dff_gen_label[20].dff_inst ; -1.579  ; 0.000 ; N/A      ; N/A     ; -0.513              ;
;  dff_gen_label[21].dff_inst ; -1.719  ; 0.000 ; N/A      ; N/A     ; -0.526              ;
;  dff_gen_label[22].dff_inst ; -1.606  ; 0.000 ; N/A      ; N/A     ; -0.541              ;
;  dff_gen_label[23].dff_inst ; -1.545  ; 0.000 ; N/A      ; N/A     ; -0.513              ;
;  dff_gen_label[24].dff_inst ; -1.647  ; 0.000 ; N/A      ; N/A     ; -0.524              ;
;  dff_gen_label[25].dff_inst ; -0.406  ; 0.000 ; N/A      ; N/A     ; -0.514              ;
;  dff_gen_label[2].dff_inst  ; -1.523  ; 0.000 ; N/A      ; N/A     ; -0.513              ;
;  dff_gen_label[3].dff_inst  ; -1.624  ; 0.000 ; N/A      ; N/A     ; -0.528              ;
;  dff_gen_label[4].dff_inst  ; -1.516  ; 0.000 ; N/A      ; N/A     ; -0.513              ;
;  dff_gen_label[5].dff_inst  ; -1.678  ; 0.000 ; N/A      ; N/A     ; -0.524              ;
;  dff_gen_label[6].dff_inst  ; -1.495  ; 0.000 ; N/A      ; N/A     ; -0.514              ;
;  dff_gen_label[7].dff_inst  ; -1.816  ; 0.000 ; N/A      ; N/A     ; -0.574              ;
;  dff_gen_label[8].dff_inst  ; -1.512  ; 0.000 ; N/A      ; N/A     ; -0.513              ;
;  dff_gen_label[9].dff_inst  ; -1.662  ; 0.000 ; N/A      ; N/A     ; -0.512              ;
;  dff_inst0                  ; -1.584  ; 0.000 ; N/A      ; N/A     ; -0.513              ;
+-----------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------+
; Input Transition Times                                 ;
+-----+--------------+-----------------+-----------------+
; Pin ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----+--------------+-----------------+-----------------+
; rst ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; dff_inst0                  ; clk                        ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[2].dff_inst  ; dff_gen_label[1].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[3].dff_inst  ; dff_gen_label[2].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[4].dff_inst  ; dff_gen_label[3].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[5].dff_inst  ; dff_gen_label[4].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[6].dff_inst  ; dff_gen_label[5].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[7].dff_inst  ; dff_gen_label[6].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[8].dff_inst  ; dff_gen_label[7].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[9].dff_inst  ; dff_gen_label[8].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[10].dff_inst ; dff_gen_label[9].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[11].dff_inst ; dff_gen_label[10].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[12].dff_inst ; dff_gen_label[11].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[13].dff_inst ; dff_gen_label[12].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[14].dff_inst ; dff_gen_label[13].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[15].dff_inst ; dff_gen_label[14].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[16].dff_inst ; dff_gen_label[15].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[17].dff_inst ; dff_gen_label[16].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[18].dff_inst ; dff_gen_label[17].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[19].dff_inst ; dff_gen_label[18].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[20].dff_inst ; dff_gen_label[19].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[21].dff_inst ; dff_gen_label[20].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[22].dff_inst ; dff_gen_label[21].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[23].dff_inst ; dff_gen_label[22].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[24].dff_inst ; dff_gen_label[23].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[25].dff_inst ; dff_gen_label[24].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[25].dff_inst ; dff_gen_label[25].dff_inst ; 1        ; 0        ; 0        ; 0        ;
; dff_gen_label[1].dff_inst  ; dff_inst0                  ; 1        ; 1        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; dff_inst0                  ; clk                        ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[2].dff_inst  ; dff_gen_label[1].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[3].dff_inst  ; dff_gen_label[2].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[4].dff_inst  ; dff_gen_label[3].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[5].dff_inst  ; dff_gen_label[4].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[6].dff_inst  ; dff_gen_label[5].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[7].dff_inst  ; dff_gen_label[6].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[8].dff_inst  ; dff_gen_label[7].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[9].dff_inst  ; dff_gen_label[8].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[10].dff_inst ; dff_gen_label[9].dff_inst  ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[11].dff_inst ; dff_gen_label[10].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[12].dff_inst ; dff_gen_label[11].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[13].dff_inst ; dff_gen_label[12].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[14].dff_inst ; dff_gen_label[13].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[15].dff_inst ; dff_gen_label[14].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[16].dff_inst ; dff_gen_label[15].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[17].dff_inst ; dff_gen_label[16].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[18].dff_inst ; dff_gen_label[17].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[19].dff_inst ; dff_gen_label[18].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[20].dff_inst ; dff_gen_label[19].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[21].dff_inst ; dff_gen_label[20].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[22].dff_inst ; dff_gen_label[21].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[23].dff_inst ; dff_gen_label[22].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[24].dff_inst ; dff_gen_label[23].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[25].dff_inst ; dff_gen_label[24].dff_inst ; 1        ; 1        ; 0        ; 0        ;
; dff_gen_label[25].dff_inst ; dff_gen_label[25].dff_inst ; 1        ; 0        ; 0        ; 0        ;
; dff_gen_label[1].dff_inst  ; dff_inst0                  ; 1        ; 1        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------+
; Clock Status Summary                                                         ;
+----------------------------+----------------------------+------+-------------+
; Target                     ; Clock                      ; Type ; Status      ;
+----------------------------+----------------------------+------+-------------+
; clk                        ; clk                        ; Base ; Constrained ;
; dff_gen_label[1].dff_inst  ; dff_gen_label[1].dff_inst  ; Base ; Constrained ;
; dff_gen_label[2].dff_inst  ; dff_gen_label[2].dff_inst  ; Base ; Constrained ;
; dff_gen_label[3].dff_inst  ; dff_gen_label[3].dff_inst  ; Base ; Constrained ;
; dff_gen_label[4].dff_inst  ; dff_gen_label[4].dff_inst  ; Base ; Constrained ;
; dff_gen_label[5].dff_inst  ; dff_gen_label[5].dff_inst  ; Base ; Constrained ;
; dff_gen_label[6].dff_inst  ; dff_gen_label[6].dff_inst  ; Base ; Constrained ;
; dff_gen_label[7].dff_inst  ; dff_gen_label[7].dff_inst  ; Base ; Constrained ;
; dff_gen_label[8].dff_inst  ; dff_gen_label[8].dff_inst  ; Base ; Constrained ;
; dff_gen_label[9].dff_inst  ; dff_gen_label[9].dff_inst  ; Base ; Constrained ;
; dff_gen_label[10].dff_inst ; dff_gen_label[10].dff_inst ; Base ; Constrained ;
; dff_gen_label[11].dff_inst ; dff_gen_label[11].dff_inst ; Base ; Constrained ;
; dff_gen_label[12].dff_inst ; dff_gen_label[12].dff_inst ; Base ; Constrained ;
; dff_gen_label[13].dff_inst ; dff_gen_label[13].dff_inst ; Base ; Constrained ;
; dff_gen_label[14].dff_inst ; dff_gen_label[14].dff_inst ; Base ; Constrained ;
; dff_gen_label[15].dff_inst ; dff_gen_label[15].dff_inst ; Base ; Constrained ;
; dff_gen_label[16].dff_inst ; dff_gen_label[16].dff_inst ; Base ; Constrained ;
; dff_gen_label[17].dff_inst ; dff_gen_label[17].dff_inst ; Base ; Constrained ;
; dff_gen_label[18].dff_inst ; dff_gen_label[18].dff_inst ; Base ; Constrained ;
; dff_gen_label[19].dff_inst ; dff_gen_label[19].dff_inst ; Base ; Constrained ;
; dff_gen_label[20].dff_inst ; dff_gen_label[20].dff_inst ; Base ; Constrained ;
; dff_gen_label[21].dff_inst ; dff_gen_label[21].dff_inst ; Base ; Constrained ;
; dff_gen_label[22].dff_inst ; dff_gen_label[22].dff_inst ; Base ; Constrained ;
; dff_gen_label[23].dff_inst ; dff_gen_label[23].dff_inst ; Base ; Constrained ;
; dff_gen_label[24].dff_inst ; dff_gen_label[24].dff_inst ; Base ; Constrained ;
; dff_gen_label[25].dff_inst ; dff_gen_label[25].dff_inst ; Base ; Constrained ;
; dff_inst0                  ; dff_inst0                  ; Base ; Constrained ;
+----------------------------+----------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Mon Nov 20 21:13:15 2023
Info: Command: quartus_sta p_8_1 -c p_8_1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'p_8_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dff_gen_label[25].dff_inst dff_gen_label[25].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[24].dff_inst dff_gen_label[24].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[23].dff_inst dff_gen_label[23].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[22].dff_inst dff_gen_label[22].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[21].dff_inst dff_gen_label[21].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[20].dff_inst dff_gen_label[20].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[19].dff_inst dff_gen_label[19].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[18].dff_inst dff_gen_label[18].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[17].dff_inst dff_gen_label[17].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[16].dff_inst dff_gen_label[16].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[15].dff_inst dff_gen_label[15].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[14].dff_inst dff_gen_label[14].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[13].dff_inst dff_gen_label[13].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[12].dff_inst dff_gen_label[12].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[11].dff_inst dff_gen_label[11].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[10].dff_inst dff_gen_label[10].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[9].dff_inst dff_gen_label[9].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[8].dff_inst dff_gen_label[8].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[7].dff_inst dff_gen_label[7].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[6].dff_inst dff_gen_label[6].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[5].dff_inst dff_gen_label[5].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[4].dff_inst dff_gen_label[4].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[3].dff_inst dff_gen_label[3].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[2].dff_inst dff_gen_label[2].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_gen_label[1].dff_inst dff_gen_label[1].dff_inst
    Info (332105): create_clock -period 1.000 -name dff_inst0 dff_inst0
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.363
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.363              -2.363 clk 
    Info (332119):    -1.813              -1.813 dff_gen_label[7].dff_inst 
    Info (332119):    -1.745              -1.745 dff_gen_label[1].dff_inst 
    Info (332119):    -1.695              -1.695 dff_gen_label[21].dff_inst 
    Info (332119):    -1.678              -1.678 dff_gen_label[5].dff_inst 
    Info (332119):    -1.647              -1.647 dff_gen_label[24].dff_inst 
    Info (332119):    -1.624              -1.624 dff_gen_label[3].dff_inst 
    Info (332119):    -1.606              -1.606 dff_gen_label[22].dff_inst 
    Info (332119):    -1.560              -1.560 dff_gen_label[15].dff_inst 
    Info (332119):    -1.557              -1.557 dff_gen_label[9].dff_inst 
    Info (332119):    -1.533              -1.533 dff_gen_label[13].dff_inst 
    Info (332119):    -1.520              -1.520 dff_gen_label[17].dff_inst 
    Info (332119):    -1.496              -1.496 dff_inst0 
    Info (332119):    -1.490              -1.490 dff_gen_label[20].dff_inst 
    Info (332119):    -1.464              -1.464 dff_gen_label[11].dff_inst 
    Info (332119):    -1.452              -1.452 dff_gen_label[23].dff_inst 
    Info (332119):    -1.441              -1.441 dff_gen_label[14].dff_inst 
    Info (332119):    -1.440              -1.440 dff_gen_label[16].dff_inst 
    Info (332119):    -1.440              -1.440 dff_gen_label[2].dff_inst 
    Info (332119):    -1.433              -1.433 dff_gen_label[8].dff_inst 
    Info (332119):    -1.430              -1.430 dff_gen_label[4].dff_inst 
    Info (332119):    -1.408              -1.408 dff_gen_label[10].dff_inst 
    Info (332119):    -1.408              -1.408 dff_gen_label[18].dff_inst 
    Info (332119):    -1.407              -1.407 dff_gen_label[12].dff_inst 
    Info (332119):    -1.404              -1.404 dff_gen_label[6].dff_inst 
    Info (332119):    -1.400              -1.400 dff_gen_label[19].dff_inst 
    Info (332119):    -0.406              -0.406 dff_gen_label[25].dff_inst 
Info (332146): Worst-case hold slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 dff_gen_label[19].dff_inst 
    Info (332119):     0.341               0.000 dff_gen_label[25].dff_inst 
    Info (332119):     0.480               0.000 dff_gen_label[15].dff_inst 
    Info (332119):     0.484               0.000 dff_gen_label[11].dff_inst 
    Info (332119):     0.492               0.000 dff_gen_label[22].dff_inst 
    Info (332119):     0.494               0.000 dff_gen_label[6].dff_inst 
    Info (332119):     0.496               0.000 dff_gen_label[10].dff_inst 
    Info (332119):     0.499               0.000 dff_gen_label[18].dff_inst 
    Info (332119):     0.510               0.000 dff_gen_label[3].dff_inst 
    Info (332119):     0.513               0.000 dff_gen_label[12].dff_inst 
    Info (332119):     0.521               0.000 dff_gen_label[4].dff_inst 
    Info (332119):     0.529               0.000 dff_gen_label[17].dff_inst 
    Info (332119):     0.530               0.000 dff_gen_label[8].dff_inst 
    Info (332119):     0.539               0.000 dff_gen_label[23].dff_inst 
    Info (332119):     0.540               0.000 dff_gen_label[2].dff_inst 
    Info (332119):     0.547               0.000 dff_gen_label[14].dff_inst 
    Info (332119):     0.549               0.000 dff_gen_label[16].dff_inst 
    Info (332119):     0.551               0.000 dff_gen_label[20].dff_inst 
    Info (332119):     0.565               0.000 dff_inst0 
    Info (332119):     0.566               0.000 dff_gen_label[24].dff_inst 
    Info (332119):     0.567               0.000 dff_gen_label[5].dff_inst 
    Info (332119):     0.594               0.000 dff_gen_label[9].dff_inst 
    Info (332119):     0.602               0.000 dff_gen_label[13].dff_inst 
    Info (332119):     0.660               0.000 dff_gen_label[1].dff_inst 
    Info (332119):     0.700               0.000 dff_gen_label[21].dff_inst 
    Info (332119):     0.702               0.000 clk 
    Info (332119):     0.704               0.000 dff_gen_label[7].dff_inst 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394              -0.748 clk 
    Info (332119):    -0.394              -0.593 dff_gen_label[15].dff_inst 
    Info (332119):    -0.394              -0.574 dff_gen_label[7].dff_inst 
    Info (332119):    -0.394              -0.548 dff_gen_label[19].dff_inst 
    Info (332119):    -0.394              -0.541 dff_gen_label[22].dff_inst 
    Info (332119):    -0.394              -0.528 dff_gen_label[3].dff_inst 
    Info (332119):    -0.394              -0.526 dff_gen_label[1].dff_inst 
    Info (332119):    -0.394              -0.526 dff_gen_label[21].dff_inst 
    Info (332119):    -0.394              -0.524 dff_gen_label[24].dff_inst 
    Info (332119):    -0.394              -0.524 dff_gen_label[5].dff_inst 
    Info (332119):    -0.394              -0.511 dff_gen_label[10].dff_inst 
    Info (332119):    -0.394              -0.511 dff_gen_label[12].dff_inst 
    Info (332119):    -0.394              -0.511 dff_gen_label[17].dff_inst 
    Info (332119):    -0.394              -0.511 dff_gen_label[2].dff_inst 
    Info (332119):    -0.394              -0.510 dff_gen_label[14].dff_inst 
    Info (332119):    -0.394              -0.510 dff_gen_label[18].dff_inst 
    Info (332119):    -0.394              -0.510 dff_gen_label[20].dff_inst 
    Info (332119):    -0.394              -0.510 dff_gen_label[23].dff_inst 
    Info (332119):    -0.394              -0.510 dff_gen_label[25].dff_inst 
    Info (332119):    -0.394              -0.510 dff_gen_label[6].dff_inst 
    Info (332119):    -0.394              -0.510 dff_gen_label[8].dff_inst 
    Info (332119):    -0.394              -0.510 dff_inst0 
    Info (332119):    -0.394              -0.509 dff_gen_label[11].dff_inst 
    Info (332119):    -0.394              -0.509 dff_gen_label[13].dff_inst 
    Info (332119):    -0.394              -0.509 dff_gen_label[16].dff_inst 
    Info (332119):    -0.394              -0.509 dff_gen_label[9].dff_inst 
    Info (332119):    -0.394              -0.508 dff_gen_label[4].dff_inst 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.264              -2.264 clk 
    Info (332119):    -1.816              -1.816 dff_gen_label[7].dff_inst 
    Info (332119):    -1.801              -1.801 dff_gen_label[1].dff_inst 
    Info (332119):    -1.719              -1.719 dff_gen_label[21].dff_inst 
    Info (332119):    -1.662              -1.662 dff_gen_label[9].dff_inst 
    Info (332119):    -1.636              -1.636 dff_gen_label[24].dff_inst 
    Info (332119):    -1.636              -1.636 dff_gen_label[5].dff_inst 
    Info (332119):    -1.627              -1.627 dff_gen_label[13].dff_inst 
    Info (332119):    -1.611              -1.611 dff_gen_label[3].dff_inst 
    Info (332119):    -1.608              -1.608 dff_gen_label[17].dff_inst 
    Info (332119):    -1.584              -1.584 dff_inst0 
    Info (332119):    -1.579              -1.579 dff_gen_label[20].dff_inst 
    Info (332119):    -1.563              -1.563 dff_gen_label[22].dff_inst 
    Info (332119):    -1.546              -1.546 dff_gen_label[15].dff_inst 
    Info (332119):    -1.545              -1.545 dff_gen_label[23].dff_inst 
    Info (332119):    -1.533              -1.533 dff_gen_label[14].dff_inst 
    Info (332119):    -1.523              -1.523 dff_gen_label[16].dff_inst 
    Info (332119):    -1.523              -1.523 dff_gen_label[2].dff_inst 
    Info (332119):    -1.516              -1.516 dff_gen_label[4].dff_inst 
    Info (332119):    -1.512              -1.512 dff_gen_label[8].dff_inst 
    Info (332119):    -1.504              -1.504 dff_gen_label[18].dff_inst 
    Info (332119):    -1.497              -1.497 dff_gen_label[12].dff_inst 
    Info (332119):    -1.495              -1.495 dff_gen_label[6].dff_inst 
    Info (332119):    -1.494              -1.494 dff_gen_label[10].dff_inst 
    Info (332119):    -1.489              -1.489 dff_gen_label[11].dff_inst 
    Info (332119):    -1.441              -1.441 dff_gen_label[19].dff_inst 
    Info (332119):    -0.369              -0.369 dff_gen_label[25].dff_inst 
Info (332146): Worst-case hold slack is 0.319
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.319               0.000 dff_gen_label[25].dff_inst 
    Info (332119):     0.372               0.000 dff_gen_label[19].dff_inst 
    Info (332119):     0.483               0.000 dff_gen_label[22].dff_inst 
    Info (332119):     0.497               0.000 dff_gen_label[15].dff_inst 
    Info (332119):     0.530               0.000 dff_gen_label[11].dff_inst 
    Info (332119):     0.537               0.000 dff_gen_label[3].dff_inst 
    Info (332119):     0.570               0.000 dff_gen_label[10].dff_inst 
    Info (332119):     0.570               0.000 dff_gen_label[24].dff_inst 
    Info (332119):     0.570               0.000 dff_gen_label[5].dff_inst 
    Info (332119):     0.575               0.000 dff_gen_label[18].dff_inst 
    Info (332119):     0.575               0.000 dff_gen_label[6].dff_inst 
    Info (332119):     0.588               0.000 dff_gen_label[12].dff_inst 
    Info (332119):     0.593               0.000 dff_gen_label[4].dff_inst 
    Info (332119):     0.614               0.000 dff_gen_label[8].dff_inst 
    Info (332119):     0.617               0.000 dff_gen_label[17].dff_inst 
    Info (332119):     0.618               0.000 dff_gen_label[23].dff_inst 
    Info (332119):     0.622               0.000 dff_gen_label[2].dff_inst 
    Info (332119):     0.625               0.000 clk 
    Info (332119):     0.627               0.000 dff_gen_label[20].dff_inst 
    Info (332119):     0.628               0.000 dff_gen_label[16].dff_inst 
    Info (332119):     0.633               0.000 dff_gen_label[14].dff_inst 
    Info (332119):     0.641               0.000 dff_inst0 
    Info (332119):     0.697               0.000 dff_gen_label[13].dff_inst 
    Info (332119):     0.710               0.000 dff_gen_label[9].dff_inst 
    Info (332119):     0.716               0.000 dff_gen_label[7].dff_inst 
    Info (332119):     0.741               0.000 dff_gen_label[21].dff_inst 
    Info (332119):     0.752               0.000 dff_gen_label[1].dff_inst 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394              -0.735 clk 
    Info (332119):    -0.394              -0.574 dff_gen_label[15].dff_inst 
    Info (332119):    -0.394              -0.561 dff_gen_label[7].dff_inst 
    Info (332119):    -0.394              -0.532 dff_gen_label[19].dff_inst 
    Info (332119):    -0.394              -0.531 dff_gen_label[22].dff_inst 
    Info (332119):    -0.394              -0.516 dff_gen_label[1].dff_inst 
    Info (332119):    -0.394              -0.516 dff_gen_label[3].dff_inst 
    Info (332119):    -0.394              -0.515 dff_gen_label[21].dff_inst 
    Info (332119):    -0.394              -0.514 dff_gen_label[25].dff_inst 
    Info (332119):    -0.394              -0.514 dff_gen_label[5].dff_inst 
    Info (332119):    -0.394              -0.514 dff_gen_label[6].dff_inst 
    Info (332119):    -0.394              -0.513 dff_gen_label[10].dff_inst 
    Info (332119):    -0.394              -0.513 dff_gen_label[12].dff_inst 
    Info (332119):    -0.394              -0.513 dff_gen_label[17].dff_inst 
    Info (332119):    -0.394              -0.513 dff_gen_label[18].dff_inst 
    Info (332119):    -0.394              -0.513 dff_gen_label[20].dff_inst 
    Info (332119):    -0.394              -0.513 dff_gen_label[23].dff_inst 
    Info (332119):    -0.394              -0.513 dff_gen_label[24].dff_inst 
    Info (332119):    -0.394              -0.513 dff_gen_label[2].dff_inst 
    Info (332119):    -0.394              -0.513 dff_gen_label[4].dff_inst 
    Info (332119):    -0.394              -0.513 dff_gen_label[8].dff_inst 
    Info (332119):    -0.394              -0.513 dff_inst0 
    Info (332119):    -0.394              -0.512 dff_gen_label[11].dff_inst 
    Info (332119):    -0.394              -0.512 dff_gen_label[13].dff_inst 
    Info (332119):    -0.394              -0.512 dff_gen_label[14].dff_inst 
    Info (332119):    -0.394              -0.512 dff_gen_label[16].dff_inst 
    Info (332119):    -0.394              -0.512 dff_gen_label[9].dff_inst 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.840
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.840              -1.840 clk 
    Info (332119):    -1.190              -1.190 dff_gen_label[5].dff_inst 
    Info (332119):    -1.151              -1.151 dff_gen_label[7].dff_inst 
    Info (332119):    -1.128              -1.128 dff_gen_label[24].dff_inst 
    Info (332119):    -1.090              -1.090 dff_gen_label[22].dff_inst 
    Info (332119):    -1.073              -1.073 dff_gen_label[3].dff_inst 
    Info (332119):    -1.067              -1.067 dff_gen_label[21].dff_inst 
    Info (332119):    -1.038              -1.038 dff_gen_label[15].dff_inst 
    Info (332119):    -0.994              -0.994 dff_gen_label[1].dff_inst 
    Info (332119):    -0.847              -0.847 dff_gen_label[11].dff_inst 
    Info (332119):    -0.844              -0.844 dff_gen_label[19].dff_inst 
    Info (332119):    -0.835              -0.835 dff_gen_label[9].dff_inst 
    Info (332119):    -0.821              -0.821 dff_gen_label[13].dff_inst 
    Info (332119):    -0.818              -0.818 dff_gen_label[17].dff_inst 
    Info (332119):    -0.805              -0.805 dff_inst0 
    Info (332119):    -0.795              -0.795 dff_gen_label[20].dff_inst 
    Info (332119):    -0.774              -0.774 dff_gen_label[23].dff_inst 
    Info (332119):    -0.765              -0.765 dff_gen_label[14].dff_inst 
    Info (332119):    -0.764              -0.764 dff_gen_label[2].dff_inst 
    Info (332119):    -0.762              -0.762 dff_gen_label[16].dff_inst 
    Info (332119):    -0.753              -0.753 dff_gen_label[4].dff_inst 
    Info (332119):    -0.741              -0.741 dff_gen_label[10].dff_inst 
    Info (332119):    -0.740              -0.740 dff_gen_label[12].dff_inst 
    Info (332119):    -0.737              -0.737 dff_gen_label[8].dff_inst 
    Info (332119):    -0.734              -0.734 dff_gen_label[6].dff_inst 
    Info (332119):    -0.733              -0.733 dff_gen_label[18].dff_inst 
    Info (332119):    -0.008              -0.008 dff_gen_label[25].dff_inst 
Info (332146): Worst-case hold slack is 0.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.087               0.000 dff_gen_label[19].dff_inst 
    Info (332119):     0.091               0.000 dff_gen_label[6].dff_inst 
    Info (332119):     0.096               0.000 dff_gen_label[10].dff_inst 
    Info (332119):     0.097               0.000 dff_gen_label[18].dff_inst 
    Info (332119):     0.105               0.000 dff_gen_label[12].dff_inst 
    Info (332119):     0.107               0.000 dff_gen_label[8].dff_inst 
    Info (332119):     0.108               0.000 dff_gen_label[4].dff_inst 
    Info (332119):     0.128               0.000 dff_gen_label[23].dff_inst 
    Info (332119):     0.131               0.000 dff_gen_label[16].dff_inst 
    Info (332119):     0.132               0.000 dff_gen_label[2].dff_inst 
    Info (332119):     0.134               0.000 dff_gen_label[14].dff_inst 
    Info (332119):     0.136               0.000 dff_gen_label[20].dff_inst 
    Info (332119):     0.141               0.000 dff_gen_label[17].dff_inst 
    Info (332119):     0.147               0.000 dff_gen_label[25].dff_inst 
    Info (332119):     0.150               0.000 dff_inst0 
    Info (332119):     0.162               0.000 dff_gen_label[9].dff_inst 
    Info (332119):     0.174               0.000 dff_gen_label[11].dff_inst 
    Info (332119):     0.175               0.000 dff_gen_label[13].dff_inst 
    Info (332119):     0.276               0.000 dff_gen_label[22].dff_inst 
    Info (332119):     0.276               0.000 dff_gen_label[3].dff_inst 
    Info (332119):     0.283               0.000 dff_gen_label[1].dff_inst 
    Info (332119):     0.288               0.000 dff_gen_label[15].dff_inst 
    Info (332119):     0.327               0.000 dff_gen_label[24].dff_inst 
    Info (332119):     0.332               0.000 dff_gen_label[21].dff_inst 
    Info (332119):     0.336               0.000 dff_gen_label[7].dff_inst 
    Info (332119):     0.350               0.000 dff_gen_label[5].dff_inst 
    Info (332119):     0.671               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.344              -0.344 clk 
    Info (332119):     0.029               0.000 dff_gen_label[15].dff_inst 
    Info (332119):     0.047               0.000 dff_gen_label[7].dff_inst 
    Info (332119):     0.064               0.000 dff_gen_label[19].dff_inst 
    Info (332119):     0.088               0.000 dff_gen_label[22].dff_inst 
    Info (332119):     0.132               0.000 dff_gen_label[3].dff_inst 
    Info (332119):     0.140               0.000 dff_gen_label[1].dff_inst 
    Info (332119):     0.142               0.000 dff_gen_label[21].dff_inst 
    Info (332119):     0.143               0.000 dff_gen_label[14].dff_inst 
    Info (332119):     0.144               0.000 dff_gen_label[10].dff_inst 
    Info (332119):     0.144               0.000 dff_gen_label[12].dff_inst 
    Info (332119):     0.144               0.000 dff_gen_label[18].dff_inst 
    Info (332119):     0.144               0.000 dff_gen_label[20].dff_inst 
    Info (332119):     0.144               0.000 dff_gen_label[23].dff_inst 
    Info (332119):     0.144               0.000 dff_gen_label[2].dff_inst 
    Info (332119):     0.144               0.000 dff_gen_label[8].dff_inst 
    Info (332119):     0.144               0.000 dff_inst0 
    Info (332119):     0.145               0.000 dff_gen_label[17].dff_inst 
    Info (332119):     0.145               0.000 dff_gen_label[9].dff_inst 
    Info (332119):     0.146               0.000 dff_gen_label[24].dff_inst 
    Info (332119):     0.147               0.000 dff_gen_label[11].dff_inst 
    Info (332119):     0.147               0.000 dff_gen_label[25].dff_inst 
    Info (332119):     0.147               0.000 dff_gen_label[6].dff_inst 
    Info (332119):     0.148               0.000 dff_gen_label[5].dff_inst 
    Info (332119):     0.149               0.000 dff_gen_label[13].dff_inst 
    Info (332119):     0.150               0.000 dff_gen_label[4].dff_inst 
    Info (332119):     0.151               0.000 dff_gen_label[16].dff_inst 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.507              -1.507 clk 
    Info (332119):    -1.053              -1.053 dff_gen_label[5].dff_inst 
    Info (332119):    -1.041              -1.041 dff_gen_label[7].dff_inst 
    Info (332119):    -1.011              -1.011 dff_gen_label[24].dff_inst 
    Info (332119):    -0.975              -0.975 dff_gen_label[21].dff_inst 
    Info (332119):    -0.966              -0.966 dff_gen_label[22].dff_inst 
    Info (332119):    -0.963              -0.963 dff_gen_label[3].dff_inst 
    Info (332119):    -0.929              -0.929 dff_gen_label[15].dff_inst 
    Info (332119):    -0.921              -0.921 dff_gen_label[1].dff_inst 
    Info (332119):    -0.794              -0.794 dff_gen_label[9].dff_inst 
    Info (332119):    -0.781              -0.781 dff_gen_label[13].dff_inst 
    Info (332119):    -0.778              -0.778 dff_gen_label[11].dff_inst 
    Info (332119):    -0.776              -0.776 dff_gen_label[17].dff_inst 
    Info (332119):    -0.770              -0.770 dff_gen_label[19].dff_inst 
    Info (332119):    -0.769              -0.769 dff_inst0 
    Info (332119):    -0.760              -0.760 dff_gen_label[20].dff_inst 
    Info (332119):    -0.741              -0.741 dff_gen_label[23].dff_inst 
    Info (332119):    -0.733              -0.733 dff_gen_label[14].dff_inst 
    Info (332119):    -0.733              -0.733 dff_gen_label[2].dff_inst 
    Info (332119):    -0.726              -0.726 dff_gen_label[16].dff_inst 
    Info (332119):    -0.718              -0.718 dff_gen_label[4].dff_inst 
    Info (332119):    -0.712              -0.712 dff_gen_label[10].dff_inst 
    Info (332119):    -0.711              -0.711 dff_gen_label[12].dff_inst 
    Info (332119):    -0.706              -0.706 dff_gen_label[6].dff_inst 
    Info (332119):    -0.705              -0.705 dff_gen_label[18].dff_inst 
    Info (332119):    -0.705              -0.705 dff_gen_label[8].dff_inst 
    Info (332119):     0.034               0.000 dff_gen_label[25].dff_inst 
Info (332146): Worst-case hold slack is 0.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.055               0.000 dff_gen_label[19].dff_inst 
    Info (332119):     0.078               0.000 dff_gen_label[18].dff_inst 
    Info (332119):     0.079               0.000 dff_gen_label[6].dff_inst 
    Info (332119):     0.083               0.000 dff_gen_label[10].dff_inst 
    Info (332119):     0.084               0.000 dff_gen_label[4].dff_inst 
    Info (332119):     0.086               0.000 dff_gen_label[12].dff_inst 
    Info (332119):     0.091               0.000 dff_gen_label[8].dff_inst 
    Info (332119):     0.107               0.000 dff_gen_label[23].dff_inst 
    Info (332119):     0.112               0.000 dff_gen_label[16].dff_inst 
    Info (332119):     0.114               0.000 dff_gen_label[2].dff_inst 
    Info (332119):     0.115               0.000 dff_gen_label[20].dff_inst 
    Info (332119):     0.116               0.000 dff_gen_label[14].dff_inst 
    Info (332119):     0.117               0.000 dff_gen_label[17].dff_inst 
    Info (332119):     0.124               0.000 dff_gen_label[25].dff_inst 
    Info (332119):     0.125               0.000 dff_inst0 
    Info (332119):     0.130               0.000 dff_gen_label[11].dff_inst 
    Info (332119):     0.144               0.000 dff_gen_label[9].dff_inst 
    Info (332119):     0.153               0.000 dff_gen_label[13].dff_inst 
    Info (332119):     0.201               0.000 dff_gen_label[22].dff_inst 
    Info (332119):     0.222               0.000 dff_gen_label[15].dff_inst 
    Info (332119):     0.223               0.000 dff_gen_label[3].dff_inst 
    Info (332119):     0.254               0.000 dff_gen_label[24].dff_inst 
    Info (332119):     0.255               0.000 dff_gen_label[1].dff_inst 
    Info (332119):     0.255               0.000 dff_gen_label[7].dff_inst 
    Info (332119):     0.270               0.000 dff_gen_label[5].dff_inst 
    Info (332119):     0.273               0.000 dff_gen_label[21].dff_inst 
    Info (332119):     0.421               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.338              -0.338 clk 
    Info (332119):     0.065               0.000 dff_gen_label[15].dff_inst 
    Info (332119):     0.078               0.000 dff_gen_label[7].dff_inst 
    Info (332119):     0.091               0.000 dff_gen_label[19].dff_inst 
    Info (332119):     0.113               0.000 dff_gen_label[22].dff_inst 
    Info (332119):     0.143               0.000 dff_gen_label[17].dff_inst 
    Info (332119):     0.145               0.000 dff_gen_label[14].dff_inst 
    Info (332119):     0.146               0.000 dff_gen_label[10].dff_inst 
    Info (332119):     0.146               0.000 dff_gen_label[11].dff_inst 
    Info (332119):     0.146               0.000 dff_gen_label[12].dff_inst 
    Info (332119):     0.146               0.000 dff_gen_label[18].dff_inst 
    Info (332119):     0.146               0.000 dff_gen_label[2].dff_inst 
    Info (332119):     0.146               0.000 dff_gen_label[8].dff_inst 
    Info (332119):     0.146               0.000 dff_gen_label[9].dff_inst 
    Info (332119):     0.146               0.000 dff_inst0 
    Info (332119):     0.147               0.000 dff_gen_label[13].dff_inst 
    Info (332119):     0.147               0.000 dff_gen_label[3].dff_inst 
    Info (332119):     0.148               0.000 dff_gen_label[20].dff_inst 
    Info (332119):     0.148               0.000 dff_gen_label[21].dff_inst 
    Info (332119):     0.148               0.000 dff_gen_label[23].dff_inst 
    Info (332119):     0.149               0.000 dff_gen_label[1].dff_inst 
    Info (332119):     0.149               0.000 dff_gen_label[25].dff_inst 
    Info (332119):     0.149               0.000 dff_gen_label[4].dff_inst 
    Info (332119):     0.149               0.000 dff_gen_label[6].dff_inst 
    Info (332119):     0.152               0.000 dff_gen_label[16].dff_inst 
    Info (332119):     0.152               0.000 dff_gen_label[24].dff_inst 
    Info (332119):     0.154               0.000 dff_gen_label[5].dff_inst 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5176 megabytes
    Info: Processing ended: Mon Nov 20 21:13:20 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


