 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 26 19:51:10 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          779
Number of nets:                          2830
Number of cells:                         2045
Number of combinational cells:           1532
Number of sequential cells:               469
Number of macros/black boxes:               0
Number of buf/inv:                        369
Number of references:                      24

Combinational area:              15718.358782
Buf/Inv area:                     2015.687122
Noncombinational area:           10798.575758
Macro/Black Box area:                0.000000
Net Interconnect area:          729263.595306

Total cell area:                 26516.934540
Total area:                     755780.529846

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  --------------------------------------------------------------
SYS_TOP                           26516.9345    100.0     20.0039      0.0000  0.0000  SYS_TOP
ALU                                6866.0445     25.9   1462.6381    440.0858  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4
ALU/add_30                          234.1633      0.9    234.1633      0.0000  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0
ALU/div_48                         2349.8699      8.9   2349.8699      0.0000  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0
ALU/mult_42                        2115.7066      8.0   1908.6074      0.0000  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0
ALU/mult_42/FS_1                    207.0992      0.8    207.0992      0.0000  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1
ALU/sub_36                          263.5808      1.0    263.5808      0.0000  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0
CLK_DIV_1                           886.0551      3.3    517.7480    261.2274  0.0000  Clk_Div_WIDTH8_0
CLK_DIV_1/add_46                    107.0797      0.4    107.0797      0.0000  0.0000  Clk_Div_WIDTH8_0_DW01_inc_0
CLK_DIV_2                           881.3483      3.3    513.0412    261.2274  0.0000  Clk_Div_WIDTH8_1
CLK_DIV_2/add_46                    107.0797      0.4    107.0797      0.0000  0.0000  Clk_Div_WIDTH8_1_DW01_inc_0
CLK_DIV_MUX                         156.5011      0.6    156.5011      0.0000  0.0000  CLK_DIV_MUX
CLK_GATE                             25.8874      0.1      9.4136     16.4738  0.0000  CLK_GATE
DATA_SYNC                           461.2664      1.7    123.5535    337.7129  0.0000  DATA_SYNC_BUS_WIDTH8
FIFO                               4712.6834     17.8     14.1204      0.0000  0.0000  FIFO_DATA_WIDTH8_ADDRESS_WIDTH4
FIFO/DUT0                           215.3361      0.8      8.2369    207.0992  0.0000  DF_SYNC_ADDRESS_WIDTH4_0
FIFO/DUT1                           215.3361      0.8      8.2369    207.0992  0.0000  DF_SYNC_ADDRESS_WIDTH4_1
FIFO/DUT2                           666.0122      2.5    322.4158    343.5964  0.0000  FIFO_WR_DATA_WIDTH8_ADDRESS_WIDTH4
FIFO/DUT3                           669.5423      2.5    323.5925    345.9498  0.0000  FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4
FIFO/DUT4                          2932.3363     11.1    673.0724   2259.2639  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4
PULSE_GEN                            57.6583      0.2      5.8835     51.7748  0.0000  PULSE_GEN
RST_SYNC_1                           77.6622      0.3      0.0000     77.6622  0.0000  RST_SYNC_NUM_STAGES2_0
RST_SYNC_2                           77.6622      0.3      0.0000     77.6622  0.0000  RST_SYNC_NUM_STAGES2_1
Reg_file                           6757.7881     25.5   3075.8939   3681.8943  0.0000  Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4
SYS_CTRL                           1646.2033      6.2    996.6649    649.5384  0.0000  SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16
U0_mux2X1                            12.9437      0.0     12.9437      0.0000  0.0000  mux2X1_1
U1_mux2X1                            12.9437      0.0     12.9437      0.0000  0.0000  mux2X1_4
U2_mux2X1                            12.9437      0.0     12.9437      0.0000  0.0000  mux2X1_3
U3_mux2X1                            12.9437      0.0     12.9437      0.0000  0.0000  mux2X1_2
U4_mux2X1                            12.9437      0.0     12.9437      0.0000  0.0000  mux2X1_0
U5_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
UART_RX                            2582.8565      9.7      8.2369      0.0000  0.0000  UART_RX
UART_RX/DUT0                        448.3227      1.7    365.9537     82.3690  0.0000  fsm
UART_RX/DUT1                        721.3171      2.7    488.3305    232.9866  0.0000  counter
UART_RX/DUT2                        541.2820      2.0    463.6198     77.6622  0.0000  data_sampling
UART_RX/DUT3                        163.5613      0.6    110.6098     52.9515  0.0000  parity_check
UART_RX/DUT4                         37.6544      0.1     11.7670     25.8874  0.0000  start_check
UART_RX/DUT5                         45.8913      0.2     20.0039     25.8874  0.0000  stop_check
UART_RX/DUT6                        616.5908      2.3    301.2352    315.3556  0.0000  deserializer
UART_TX                            1219.0612      4.6      8.2369      0.0000  0.0000  UART_TX
UART_TX/DUT0                        589.5267      2.2    190.6254    398.9013  0.0000  serializer_WIDTH8
UART_TX/DUT1                        182.3885      0.7    103.5496     78.8389  0.0000  FSM
UART_TX/DUT2                        415.3751      1.6    125.9069    289.4682  0.0000  parity_Calc_WIDTH8
UART_TX/DUT3                         23.5340      0.1     23.5340      0.0000  0.0000  MUX
--------------------------------  ----------  -------  ----------  ----------  ------  --------------------------------------------------------------
Total                                                  15718.3588  10798.5758  0.0000

1
