// Seed: 2294082704
module module_0 ();
  logic id_1, id_2;
  wire  id_3;
  logic id_4;
  ;
  wire id_5;
  integer id_6;
  if (1) wire [1 : -1] id_7, id_8;
  else parameter id_9 = -1;
endmodule
program module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input wor id_2
);
  wire id_4, id_5, id_6;
  module_0 modCall_1 ();
endprogram
module module_2 #(
    parameter id_1 = 32'd5
) (
    output supply1 id_0,
    input wire _id_1
    , id_3
);
  assign id_0 = id_3;
  module_0 modCall_1 ();
  integer id_4[1 : id_1];
  logic id_5, id_6;
  logic id_7;
  ;
  always $unsigned(6);
  ;
  assign id_4 = id_5;
  always $clog2(1);
  ;
  assign id_4 = "";
  logic [7:0][-1  ==  -1] id_8;
  assign id_3 = id_8;
  wire id_9;
  parameter id_10 = 1 ==? -1;
endmodule
