$date
  Thu Apr 13 02:02:12 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench_sign_extend $end
$var reg 2 ! control_sign_extend[1:0] $end
$var reg 8 " imm[7:0] $end
$var reg 16 # imm_extended[15:0] $end
$scope module sign_extend $end
$var reg 2 $ control_sign_extend[1:0] $end
$var reg 8 % imm[7:0] $end
$var reg 16 & imm_extended[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b11 !
b10001001 "
b1111111110001001 #
b11 $
b10001001 %
b1111111110001001 &
#100000000
