

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Thu Dec 13 17:50:20 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  774961|  774961|  774961|  774961|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  774960|  774960|     32290|          -|          -|    24|    no    |
        | + Loop 1.1              |   32288|   32288|      2018|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    2016|    2016|       126|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |     117|     117|        39|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      36|      36|        12|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	19  / (exitcond1)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	7  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_26 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:206
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_6, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:206
.loopexit:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_6 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:206
.loopexit:3  %co_6 = add i5 %co, 1

ST_2: StgValue_31 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.loopexit:4  br i1 %exitcond4, label %4, label %.preheader7.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.preheader7.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.preheader7.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl1_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.preheader7.preheader:3  %p_shl1_cast = zext i9 %tmp_s to i10

ST_2: tmp_84 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.preheader7.preheader:4  %tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl2_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:5  %p_shl2_cast = zext i6 %tmp_84 to i10

ST_2: tmp_85 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:6  %tmp_85 = add i10 %p_shl2_cast, %p_shl1_cast

ST_2: tmp_86 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.preheader7.preheader:7  %tmp_86 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:8  %p_shl_cast = zext i7 %tmp_86 to i8

ST_2: tmp_87 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:9  %tmp_87 = sub i8 %p_shl_cast, %tmp_cast

ST_2: tmp_119_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:10  %tmp_119_cast = sext i8 %tmp_87 to i9

ST_2: bias_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:215
.preheader7.preheader:11  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_44 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:207
.preheader7.preheader:12  br label %.preheader7

ST_2: StgValue_45 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:220
:0  ret void


 <State 3>: 4.67ns
ST_3: h (27)  [1/1] 0.00ns
.preheader7:0  %h = phi i5 [ %h_6, %3 ], [ 1, %.preheader7.preheader ]

ST_3: exitcond3 (28)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:207
.preheader7:1  %exitcond3 = icmp eq i5 %h, -15

ST_3: empty_34 (29)  [1/1] 0.00ns
.preheader7:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_49 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:207
.preheader7:3  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

ST_3: tmp_cast_35 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:0  %tmp_cast_35 = zext i5 %h to i10

ST_3: tmp_88 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:1  %tmp_88 = add i10 %tmp_cast_35, %tmp_85

ST_3: p_shl3_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:2  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_88, i4 0)

ST_3: tmp_48 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:3  %tmp_48 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_88, i1 false)

ST_3: p_shl4_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:4  %p_shl4_cast = zext i11 %tmp_48 to i14

ST_3: tmp_89 (37)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:5  %tmp_89 = add i14 %p_shl3_cast, %p_shl4_cast

ST_3: StgValue_56 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:208
.preheader6.preheader:6  br label %.preheader6

ST_3: StgValue_57 (108)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (40)  [1/1] 0.00ns
.preheader6:0  %w = phi i5 [ %w_6, %2 ], [ 1, %.preheader6.preheader ]

ST_4: exitcond2 (41)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:208
.preheader6:1  %exitcond2 = icmp eq i5 %w, -15

ST_4: empty_36 (42)  [1/1] 0.00ns
.preheader6:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_61 (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:208
.preheader6:3  br i1 %exitcond2, label %3, label %.preheader5.preheader

ST_4: StgValue_62 (45)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:210
.preheader5.preheader:0  br label %.preheader5

ST_4: h_6 (105)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:207
:0  %h_6 = add i5 %h, 1

ST_4: StgValue_64 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:207
:1  br label %.preheader7


 <State 5>: 6.83ns
ST_5: sum (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader5:0  %sum = phi float [ %sum_1, %.preheader5.loopexit ], [ 0.000000e+00, %.preheader5.preheader ]

ST_5: m (48)  [1/1] 0.00ns
.preheader5:1  %m = phi i2 [ %m_6, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

ST_5: exitcond1 (49)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:210
.preheader5:2  %exitcond1 = icmp eq i2 %m, -1

ST_5: empty_37 (50)  [1/1] 0.00ns
.preheader5:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_6 (51)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:210
.preheader5:4  %m_6 = add i2 %m, 1

ST_5: StgValue_70 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:210
.preheader5:5  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_5: tmp_48_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:0  %tmp_48_cast = zext i2 %m to i9

ST_5: tmp_91 (55)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:1  %tmp_91 = add i9 %tmp_119_cast, %tmp_48_cast

ST_5: tmp1 (58)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:4  %tmp1 = add i2 -1, %m

ST_5: tmp1_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:5  %tmp1_cast = sext i2 %tmp1 to i5

ST_5: tmp_49 (60)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:6  %tmp_49 = add i5 %h, %tmp1_cast

ST_5: tmp_50_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:7  %tmp_50_cast = zext i5 %tmp_49 to i10

ST_5: tmp_93 (62)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:8  %tmp_93 = add i10 %tmp_85, %tmp_50_cast

ST_5: bias_load (95)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:215
:0  %bias_load = load float* %bias_addr, align 4


 <State 6>: 2.34ns
ST_6: tmp_50 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212 (grouped into LUT with out node tmp_92)
.preheader.preheader:2  %tmp_50 = shl i9 %tmp_91, 2

ST_6: tmp_92 (57)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212 (out node of the LUT)
.preheader.preheader:3  %tmp_92 = sub i9 %tmp_50, %tmp_91

ST_6: p_shl5_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:9  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_93, i4 0)

ST_6: tmp_51 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:10  %tmp_51 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_93, i1 false)

ST_6: p_shl6_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:11  %p_shl6_cast = zext i11 %tmp_51 to i14

ST_6: tmp_94 (66)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:12  %tmp_94 = add i14 %p_shl6_cast, %p_shl5_cast

ST_6: StgValue_85 (67)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:211
.preheader.preheader:13  br label %.preheader


 <State 7>: 6.85ns
ST_7: sum_1 (69)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_7, %1 ], [ %sum, %.preheader.preheader ]

ST_7: n (70)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_6, %1 ], [ 0, %.preheader.preheader ]

ST_7: exitcond (71)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:211
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_38 (72)  [1/1] 0.00ns
.preheader:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_6 (73)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:211
.preheader:4  %n_6 = add i2 %n, 1

ST_7: StgValue_91 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:211
.preheader:5  br i1 %exitcond, label %.preheader5.loopexit, label %1

ST_7: tmp_51_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:0  %tmp_51_cast = zext i2 %n to i9

ST_7: tmp_95 (77)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212
:1  %tmp_95 = add i9 %tmp_92, %tmp_51_cast

ST_7: tmp2 (81)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:212
:5  %tmp2 = add i2 %n, -1

ST_7: tmp2_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:6  %tmp2_cast = sext i2 %tmp2 to i5

ST_7: tmp_52 (83)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:212
:7  %tmp_52 = add i5 %w, %tmp2_cast

ST_7: tmp_53_cast (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:8  %tmp_53_cast = zext i5 %tmp_52 to i14

ST_7: tmp_96 (85)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:212
:9  %tmp_96 = add i14 %tmp_94, %tmp_53_cast

ST_7: StgValue_99 (93)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 8>: 3.25ns
ST_8: tmp_132_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:2  %tmp_132_cast = zext i9 %tmp_95 to i64

ST_8: weight_addr (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:3  %weight_addr = getelementptr [216 x float]* %weight, i64 0, i64 %tmp_132_cast

ST_8: weight_load (80)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:212
:4  %weight_load = load float* %weight_addr, align 4

ST_8: tmp_133_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:10  %tmp_133_cast = zext i14 %tmp_96 to i64

ST_8: input_addr (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:11  %input_addr = getelementptr [7776 x float]* %input_r, i64 0, i64 %tmp_133_cast

ST_8: input_load (88)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:212
:12  %input_load = load float* %input_addr, align 4


 <State 9>: 3.25ns
ST_9: weight_load (80)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:212
:4  %weight_load = load float* %weight_addr, align 4

ST_9: input_load (88)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:212
:12  %input_load = load float* %input_addr, align 4


 <State 10>: 5.70ns
ST_10: tmp_54 (89)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:212
:13  %tmp_54 = fmul float %weight_load, %input_load


 <State 11>: 5.70ns
ST_11: tmp_54 (89)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:212
:13  %tmp_54 = fmul float %weight_load, %input_load


 <State 12>: 5.70ns
ST_12: tmp_54 (89)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:212
:13  %tmp_54 = fmul float %weight_load, %input_load


 <State 13>: 5.70ns
ST_13: tmp_54 (89)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:212
:13  %tmp_54 = fmul float %weight_load, %input_load


 <State 14>: 7.26ns
ST_14: sum_7 (90)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:212
:14  %sum_7 = fadd float %sum_1, %tmp_54


 <State 15>: 7.26ns
ST_15: sum_7 (90)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:212
:14  %sum_7 = fadd float %sum_1, %tmp_54


 <State 16>: 7.26ns
ST_16: sum_7 (90)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:212
:14  %sum_7 = fadd float %sum_1, %tmp_54


 <State 17>: 7.26ns
ST_17: sum_7 (90)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:212
:14  %sum_7 = fadd float %sum_1, %tmp_54


 <State 18>: 7.26ns
ST_18: sum_7 (90)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:212
:14  %sum_7 = fadd float %sum_1, %tmp_54

ST_18: StgValue_117 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:211
:15  br label %.preheader


 <State 19>: 2.32ns
ST_19: bias_load (95)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:215
:0  %bias_load = load float* %bias_addr, align 4


 <State 20>: 7.26ns
ST_20: result (96)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:215
:1  %result = fadd float %sum, %bias_load

ST_20: tmp_47_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
:2  %tmp_47_cast = zext i5 %w to i14

ST_20: tmp_90 (98)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:216
:3  %tmp_90 = add i14 %tmp_89, %tmp_47_cast

ST_20: w_6 (102)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:208
:7  %w_6 = add i5 %w, 1


 <State 21>: 7.26ns
ST_21: result (96)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:215
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (96)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:215
:1  %result = fadd float %sum, %bias_load


 <State 23>: 7.26ns
ST_23: result (96)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:215
:1  %result = fadd float %sum, %bias_load


 <State 24>: 7.26ns
ST_24: result (96)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:215
:1  %result = fadd float %sum, %bias_load


 <State 25>: 3.25ns
ST_25: tmp_124_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
:4  %tmp_124_cast = zext i14 %tmp_90 to i64

ST_25: output_addr (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
:5  %output_addr = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_124_cast

ST_25: StgValue_129 (101)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:216
:6  store float %result, float* %output_addr, align 4

ST_25: StgValue_130 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:208
:8  br label %.preheader6



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:206) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:206) [7]  (0 ns)
	'icmp' operation ('exitcond4', acceleartor_hls_padding/components.cpp:206) [8]  (3.31 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:207) [27]  (0 ns)
	'add' operation ('tmp_88', acceleartor_hls_padding/components.cpp:216) [33]  (2.32 ns)
	'add' operation ('tmp_89', acceleartor_hls_padding/components.cpp:216) [37]  (2.34 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:208) [40]  (0 ns)
	'icmp' operation ('exitcond2', acceleartor_hls_padding/components.cpp:208) [41]  (3.31 ns)

 <State 5>: 6.83ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:210) [48]  (0 ns)
	'add' operation ('tmp1', acceleartor_hls_padding/components.cpp:212) [58]  (2.17 ns)
	'add' operation ('tmp_49', acceleartor_hls_padding/components.cpp:212) [60]  (2.33 ns)
	'add' operation ('tmp_93', acceleartor_hls_padding/components.cpp:212) [62]  (2.32 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'add' operation ('tmp_94', acceleartor_hls_padding/components.cpp:212) [66]  (2.34 ns)

 <State 7>: 6.85ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:211) [70]  (0 ns)
	'add' operation ('tmp2', acceleartor_hls_padding/components.cpp:212) [81]  (2.17 ns)
	'add' operation ('tmp_52', acceleartor_hls_padding/components.cpp:212) [83]  (2.33 ns)
	'add' operation ('tmp_96', acceleartor_hls_padding/components.cpp:212) [85]  (2.34 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr', acceleartor_hls_padding/components.cpp:212) [79]  (0 ns)
	'load' operation ('weight_load', acceleartor_hls_padding/components.cpp:212) on array 'weight' [80]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight_load', acceleartor_hls_padding/components.cpp:212) on array 'weight' [80]  (3.25 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_54', acceleartor_hls_padding/components.cpp:212) [89]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_54', acceleartor_hls_padding/components.cpp:212) [89]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_54', acceleartor_hls_padding/components.cpp:212) [89]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_54', acceleartor_hls_padding/components.cpp:212) [89]  (5.7 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:212) [90]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:212) [90]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:212) [90]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:212) [90]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:212) [90]  (7.26 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias_load', acceleartor_hls_padding/components.cpp:215) on array 'bias' [95]  (2.32 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:215) [96]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:215) [96]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:215) [96]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:215) [96]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:215) [96]  (7.26 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', acceleartor_hls_padding/components.cpp:216) [100]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:216) of variable 'result', acceleartor_hls_padding/components.cpp:215 on array 'output_r' [101]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
