//-----------------------------------------------------------------------------
// Project Top-level Filelist System Filelist
// A joint work commissioned on behalf of SoC Labs, under Arm Academic Access license.
//
// Contributors
//
// David Mapstone (d.a.mapstone@soton.ac.uk)
//
// Copyright ï¿½ 2021-3, SoC Labs (www.soclabs.org)
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
// Abstract : Verilog Command File for Top-level Accelerator System
//-----------------------------------------------------------------------------

// DESIGN_TOP nanosoc_chip

// ============= Verilog library extensions ===========
+libext+.v+.vlib

// =============    System Filelist      =========================
// - Defines RTL
+incdir+$(SOCLABS_PROJECT_DIR)/system/src/defines

-f $(SOCLABS_PROJECT_DIR)/flist/project/system_ASIC.flist

// =============    Arm-IP Specific Filelists      =========================
// - NanoSoC Chip IP
-f $(SOCLABS_NANOSOC_TECH_DIR)/flist/nanosoc_ASIC.flist

// - CMSDK IP
-f $(SOCLABS_PROJECT_DIR)/flist/ahb/ahb_ip.flist
-f $(SOCLABS_PROJECT_DIR)/flist/apb/apb_ip.flist

$(SOCLABS_PROJECT_DIR)/system/src/defines/gen_defines.v

// the chosen DMA controller
//-f $(SOCLABS_SLDMA350_TECH_DIR)/flist/sldma350_ahb.flist
//-f $(SOCLABS_SLDMA230_TECH_DIR)/flist/sldma230_ip.flist
