
RTOS-BLUETOOTH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000065f0  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004065f0  004065f0  000165f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20400000  004065f8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000288  204009c8  00406fc0  000209c8  2**2
                  ALLOC
  4 .stack        00002000  20400c50  00407248  000209c8  2**0
                  ALLOC
  5 .heap         00000200  20402c50  00409248  000209c8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209f6  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001f2d9  00000000  00000000  00020a4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004127  00000000  00000000  0003fd28  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000920a  00000000  00000000  00043e4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e98  00000000  00000000  0004d059  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001100  00000000  00000000  0004def1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002220a  00000000  00000000  0004eff1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0001139d  00000000  00000000  000711fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00093b46  00000000  00000000  00082598  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003058  00000000  00000000  001160e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 2c 40 20 bd 0a 40 00 bb 0a 40 00 bb 0a 40 00     P,@ ..@...@...@.
  400010:	bb 0a 40 00 bb 0a 40 00 bb 0a 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	95 0e 40 00 bb 0a 40 00 00 00 00 00 35 0f 40 00     ..@...@.....5.@.
  40003c:	9d 0f 40 00 bb 0a 40 00 bb 0a 40 00 bb 0a 40 00     ..@...@...@...@.
  40004c:	bb 0a 40 00 bb 0a 40 00 bb 0a 40 00 bb 0a 40 00     ..@...@...@...@.
  40005c:	bb 0a 40 00 bb 0a 40 00 00 00 00 00 ad 07 40 00     ..@...@.......@.
  40006c:	c1 07 40 00 d5 07 40 00 bb 0a 40 00 bb 0a 40 00     ..@...@...@...@.
  40007c:	bb 0a 40 00 e9 07 40 00 fd 07 40 00 bb 0a 40 00     ..@...@...@...@.
  40008c:	bb 0a 40 00 bb 0a 40 00 bb 0a 40 00 bb 0a 40 00     ..@...@...@...@.
  40009c:	bb 0a 40 00 bb 0a 40 00 bb 0a 40 00 bb 0a 40 00     ..@...@...@...@.
  4000ac:	bb 0a 40 00 bb 0a 40 00 bb 0a 40 00 bb 0a 40 00     ..@...@...@...@.
  4000bc:	bb 0a 40 00 bb 0a 40 00 bb 0a 40 00 bb 0a 40 00     ..@...@...@...@.
  4000cc:	bb 0a 40 00 00 00 00 00 bb 0a 40 00 00 00 00 00     ..@.......@.....
  4000dc:	bb 0a 40 00 bb 0a 40 00 bb 0a 40 00 bb 0a 40 00     ..@...@...@...@.
  4000ec:	bb 0a 40 00 bb 0a 40 00 bb 0a 40 00 bb 0a 40 00     ..@...@...@...@.
  4000fc:	bb 0a 40 00 bb 0a 40 00 bb 0a 40 00 bb 0a 40 00     ..@...@...@...@.
  40010c:	bb 0a 40 00 bb 0a 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 bb 0a 40 00 bb 0a 40 00 bb 0a 40 00     ......@...@...@.
  40012c:	bb 0a 40 00 bb 0a 40 00 00 00 00 00 bb 0a 40 00     ..@...@.......@.
  40013c:	bb 0a 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c8 	.word	0x204009c8
  40015c:	00000000 	.word	0x00000000
  400160:	004065f8 	.word	0x004065f8

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004065f8 	.word	0x004065f8
  4001a0:	204009cc 	.word	0x204009cc
  4001a4:	004065f8 	.word	0x004065f8
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	00400c91 	.word	0x00400c91
  4001f8:	004008ad 	.word	0x004008ad
  4001fc:	00400901 	.word	0x00400901
  400200:	00400911 	.word	0x00400911
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00400921 	.word	0x00400921
  400210:	00400811 	.word	0x00400811
  400214:	00400849 	.word	0x00400849
  400218:	00400b85 	.word	0x00400b85

0040021c <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  40021c:	2a00      	cmp	r2, #0
  40021e:	d054      	beq.n	4002ca <usart_serial_write_packet+0xae>
{
  400220:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400224:	4692      	mov	sl, r2
  400226:	4606      	mov	r6, r0
  400228:	460f      	mov	r7, r1
  40022a:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40022c:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4002e8 <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  400230:	4d27      	ldr	r5, [pc, #156]	; (4002d0 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400232:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 4002ec <usart_serial_write_packet+0xd0>
  400236:	e006      	b.n	400246 <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400238:	4621      	mov	r1, r4
  40023a:	4640      	mov	r0, r8
  40023c:	47a8      	blx	r5
  40023e:	2800      	cmp	r0, #0
  400240:	d1fa      	bne.n	400238 <usart_serial_write_packet+0x1c>
	while (len) {
  400242:	45ba      	cmp	sl, r7
  400244:	d03e      	beq.n	4002c4 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  400246:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  40024a:	4546      	cmp	r6, r8
  40024c:	d0f4      	beq.n	400238 <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  40024e:	454e      	cmp	r6, r9
  400250:	d016      	beq.n	400280 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400252:	4b20      	ldr	r3, [pc, #128]	; (4002d4 <usart_serial_write_packet+0xb8>)
  400254:	429e      	cmp	r6, r3
  400256:	d019      	beq.n	40028c <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400258:	4b1f      	ldr	r3, [pc, #124]	; (4002d8 <usart_serial_write_packet+0xbc>)
  40025a:	429e      	cmp	r6, r3
  40025c:	d01c      	beq.n	400298 <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40025e:	4b1f      	ldr	r3, [pc, #124]	; (4002dc <usart_serial_write_packet+0xc0>)
  400260:	429e      	cmp	r6, r3
  400262:	d01f      	beq.n	4002a4 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400264:	4b1e      	ldr	r3, [pc, #120]	; (4002e0 <usart_serial_write_packet+0xc4>)
  400266:	429e      	cmp	r6, r3
  400268:	d024      	beq.n	4002b4 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40026a:	4b1e      	ldr	r3, [pc, #120]	; (4002e4 <usart_serial_write_packet+0xc8>)
  40026c:	429e      	cmp	r6, r3
  40026e:	d1e8      	bne.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400270:	f8df b07c 	ldr.w	fp, [pc, #124]	; 4002f0 <usart_serial_write_packet+0xd4>
  400274:	4621      	mov	r1, r4
  400276:	481b      	ldr	r0, [pc, #108]	; (4002e4 <usart_serial_write_packet+0xc8>)
  400278:	47d8      	blx	fp
  40027a:	2800      	cmp	r0, #0
  40027c:	d1fa      	bne.n	400274 <usart_serial_write_packet+0x58>
  40027e:	e7e0      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400280:	4621      	mov	r1, r4
  400282:	4648      	mov	r0, r9
  400284:	47a8      	blx	r5
  400286:	2800      	cmp	r0, #0
  400288:	d1fa      	bne.n	400280 <usart_serial_write_packet+0x64>
  40028a:	e7da      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40028c:	4621      	mov	r1, r4
  40028e:	4811      	ldr	r0, [pc, #68]	; (4002d4 <usart_serial_write_packet+0xb8>)
  400290:	47a8      	blx	r5
  400292:	2800      	cmp	r0, #0
  400294:	d1fa      	bne.n	40028c <usart_serial_write_packet+0x70>
  400296:	e7d4      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400298:	4621      	mov	r1, r4
  40029a:	480f      	ldr	r0, [pc, #60]	; (4002d8 <usart_serial_write_packet+0xbc>)
  40029c:	47a8      	blx	r5
  40029e:	2800      	cmp	r0, #0
  4002a0:	d1fa      	bne.n	400298 <usart_serial_write_packet+0x7c>
  4002a2:	e7ce      	b.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  4002a4:	f8df b048 	ldr.w	fp, [pc, #72]	; 4002f0 <usart_serial_write_packet+0xd4>
  4002a8:	4621      	mov	r1, r4
  4002aa:	480c      	ldr	r0, [pc, #48]	; (4002dc <usart_serial_write_packet+0xc0>)
  4002ac:	47d8      	blx	fp
  4002ae:	2800      	cmp	r0, #0
  4002b0:	d1fa      	bne.n	4002a8 <usart_serial_write_packet+0x8c>
  4002b2:	e7c6      	b.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  4002b4:	f8df b038 	ldr.w	fp, [pc, #56]	; 4002f0 <usart_serial_write_packet+0xd4>
  4002b8:	4621      	mov	r1, r4
  4002ba:	4809      	ldr	r0, [pc, #36]	; (4002e0 <usart_serial_write_packet+0xc4>)
  4002bc:	47d8      	blx	fp
  4002be:	2800      	cmp	r0, #0
  4002c0:	d1fa      	bne.n	4002b8 <usart_serial_write_packet+0x9c>
  4002c2:	e7be      	b.n	400242 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  4002c4:	2000      	movs	r0, #0
  4002c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4002ca:	2000      	movs	r0, #0
  4002cc:	4770      	bx	lr
  4002ce:	bf00      	nop
  4002d0:	00400985 	.word	0x00400985
  4002d4:	400e1a00 	.word	0x400e1a00
  4002d8:	400e1c00 	.word	0x400e1c00
  4002dc:	40024000 	.word	0x40024000
  4002e0:	40028000 	.word	0x40028000
  4002e4:	4002c000 	.word	0x4002c000
  4002e8:	400e0800 	.word	0x400e0800
  4002ec:	400e0a00 	.word	0x400e0a00
  4002f0:	00400a8d 	.word	0x00400a8d

004002f4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4002f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4002f8:	b980      	cbnz	r0, 40031c <_read+0x28>
  4002fa:	460c      	mov	r4, r1
  4002fc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4002fe:	2a00      	cmp	r2, #0
  400300:	dd0f      	ble.n	400322 <_read+0x2e>
  400302:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400304:	4e08      	ldr	r6, [pc, #32]	; (400328 <_read+0x34>)
  400306:	4d09      	ldr	r5, [pc, #36]	; (40032c <_read+0x38>)
  400308:	6830      	ldr	r0, [r6, #0]
  40030a:	4621      	mov	r1, r4
  40030c:	682b      	ldr	r3, [r5, #0]
  40030e:	4798      	blx	r3
		ptr++;
  400310:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400312:	42bc      	cmp	r4, r7
  400314:	d1f8      	bne.n	400308 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400316:	4640      	mov	r0, r8
  400318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40031c:	f04f 38ff 	mov.w	r8, #4294967295
  400320:	e7f9      	b.n	400316 <_read+0x22>
	for (; len > 0; --len) {
  400322:	4680      	mov	r8, r0
  400324:	e7f7      	b.n	400316 <_read+0x22>
  400326:	bf00      	nop
  400328:	20400bdc 	.word	0x20400bdc
  40032c:	20400bd4 	.word	0x20400bd4

00400330 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400330:	3801      	subs	r0, #1
  400332:	2802      	cmp	r0, #2
  400334:	d815      	bhi.n	400362 <_write+0x32>
{
  400336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40033a:	460e      	mov	r6, r1
  40033c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40033e:	b19a      	cbz	r2, 400368 <_write+0x38>
  400340:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400342:	f8df 8038 	ldr.w	r8, [pc, #56]	; 40037c <_write+0x4c>
  400346:	4f0c      	ldr	r7, [pc, #48]	; (400378 <_write+0x48>)
  400348:	f8d8 0000 	ldr.w	r0, [r8]
  40034c:	f815 1b01 	ldrb.w	r1, [r5], #1
  400350:	683b      	ldr	r3, [r7, #0]
  400352:	4798      	blx	r3
  400354:	2800      	cmp	r0, #0
  400356:	db0a      	blt.n	40036e <_write+0x3e>
  400358:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40035a:	3c01      	subs	r4, #1
  40035c:	d1f4      	bne.n	400348 <_write+0x18>
  40035e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400362:	f04f 30ff 	mov.w	r0, #4294967295
  400366:	4770      	bx	lr
	for (; len != 0; --len) {
  400368:	4610      	mov	r0, r2
  40036a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40036e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400376:	bf00      	nop
  400378:	20400bd8 	.word	0x20400bd8
  40037c:	20400bdc 	.word	0x20400bdc

00400380 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400382:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400386:	4b5c      	ldr	r3, [pc, #368]	; (4004f8 <board_init+0x178>)
  400388:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40038a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40038e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400392:	4b5a      	ldr	r3, [pc, #360]	; (4004fc <board_init+0x17c>)
  400394:	2200      	movs	r2, #0
  400396:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40039a:	695a      	ldr	r2, [r3, #20]
  40039c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4003a0:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4003a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4003a6:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4003aa:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4003ae:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4003b2:	f007 0007 	and.w	r0, r7, #7
  4003b6:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4003b8:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4003bc:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4003c0:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4003c4:	f3bf 8f4f 	dsb	sy
  4003c8:	f04f 34ff 	mov.w	r4, #4294967295
  4003cc:	fa04 fc00 	lsl.w	ip, r4, r0
  4003d0:	fa06 f000 	lsl.w	r0, r6, r0
  4003d4:	fa04 f40e 	lsl.w	r4, r4, lr
  4003d8:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4003dc:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4003de:	463a      	mov	r2, r7
  4003e0:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4003e2:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4003e6:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4003ea:	3a01      	subs	r2, #1
  4003ec:	4423      	add	r3, r4
  4003ee:	f1b2 3fff 	cmp.w	r2, #4294967295
  4003f2:	d1f6      	bne.n	4003e2 <board_init+0x62>
        } while(sets--);
  4003f4:	3e01      	subs	r6, #1
  4003f6:	4460      	add	r0, ip
  4003f8:	f1b6 3fff 	cmp.w	r6, #4294967295
  4003fc:	d1ef      	bne.n	4003de <board_init+0x5e>
  4003fe:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400402:	4b3e      	ldr	r3, [pc, #248]	; (4004fc <board_init+0x17c>)
  400404:	695a      	ldr	r2, [r3, #20]
  400406:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40040a:	615a      	str	r2, [r3, #20]
  40040c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400410:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400414:	4a3a      	ldr	r2, [pc, #232]	; (400500 <board_init+0x180>)
  400416:	493b      	ldr	r1, [pc, #236]	; (400504 <board_init+0x184>)
  400418:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40041a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40041e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400420:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400424:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400428:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40042c:	f022 0201 	bic.w	r2, r2, #1
  400430:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400434:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400438:	f022 0201 	bic.w	r2, r2, #1
  40043c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400440:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400444:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400448:	200a      	movs	r0, #10
  40044a:	4c2f      	ldr	r4, [pc, #188]	; (400508 <board_init+0x188>)
  40044c:	47a0      	blx	r4
  40044e:	200b      	movs	r0, #11
  400450:	47a0      	blx	r4
  400452:	200c      	movs	r0, #12
  400454:	47a0      	blx	r4
  400456:	2010      	movs	r0, #16
  400458:	47a0      	blx	r4
  40045a:	2011      	movs	r0, #17
  40045c:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40045e:	4b2b      	ldr	r3, [pc, #172]	; (40050c <board_init+0x18c>)
  400460:	f44f 7280 	mov.w	r2, #256	; 0x100
  400464:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400466:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40046a:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40046c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400470:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400474:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400476:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40047a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40047c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400480:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400482:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400484:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400488:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40048a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40048e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400490:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400492:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400496:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400498:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40049c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4004a0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4004a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4004a8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4004aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004ae:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004b0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4004b6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4004b8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4004bc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4004be:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4004c0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4004c4:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4004c6:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4004c8:	4a11      	ldr	r2, [pc, #68]	; (400510 <board_init+0x190>)
  4004ca:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4004ce:	f043 0310 	orr.w	r3, r3, #16
  4004d2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <board_init+0x194>)
  4004d8:	2210      	movs	r2, #16
  4004da:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4004dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004e0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004e2:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4004e8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4004ea:	4311      	orrs	r1, r2
  4004ec:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4004ee:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4004f0:	4311      	orrs	r1, r2
  4004f2:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4004f4:	605a      	str	r2, [r3, #4]
  4004f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4004f8:	400e1850 	.word	0x400e1850
  4004fc:	e000ed00 	.word	0xe000ed00
  400500:	400e0c00 	.word	0x400e0c00
  400504:	5a00080c 	.word	0x5a00080c
  400508:	00400931 	.word	0x00400931
  40050c:	400e1200 	.word	0x400e1200
  400510:	40088000 	.word	0x40088000
  400514:	400e1000 	.word	0x400e1000

00400518 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400518:	6301      	str	r1, [r0, #48]	; 0x30
  40051a:	4770      	bx	lr

0040051c <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  40051c:	6341      	str	r1, [r0, #52]	; 0x34
  40051e:	4770      	bx	lr

00400520 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400520:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400522:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400526:	d03a      	beq.n	40059e <pio_set_peripheral+0x7e>
  400528:	d813      	bhi.n	400552 <pio_set_peripheral+0x32>
  40052a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40052e:	d025      	beq.n	40057c <pio_set_peripheral+0x5c>
  400530:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400534:	d10a      	bne.n	40054c <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400536:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400538:	4313      	orrs	r3, r2
  40053a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40053c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40053e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400540:	400b      	ands	r3, r1
  400542:	ea23 0302 	bic.w	r3, r3, r2
  400546:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400548:	6042      	str	r2, [r0, #4]
  40054a:	4770      	bx	lr
	switch (ul_type) {
  40054c:	2900      	cmp	r1, #0
  40054e:	d1fb      	bne.n	400548 <pio_set_peripheral+0x28>
  400550:	4770      	bx	lr
  400552:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400556:	d021      	beq.n	40059c <pio_set_peripheral+0x7c>
  400558:	d809      	bhi.n	40056e <pio_set_peripheral+0x4e>
  40055a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40055e:	d1f3      	bne.n	400548 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400560:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400562:	4313      	orrs	r3, r2
  400564:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400566:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400568:	4313      	orrs	r3, r2
  40056a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40056c:	e7ec      	b.n	400548 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40056e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400572:	d013      	beq.n	40059c <pio_set_peripheral+0x7c>
  400574:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400578:	d010      	beq.n	40059c <pio_set_peripheral+0x7c>
  40057a:	e7e5      	b.n	400548 <pio_set_peripheral+0x28>
{
  40057c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40057e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400580:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400582:	43d3      	mvns	r3, r2
  400584:	4021      	ands	r1, r4
  400586:	461c      	mov	r4, r3
  400588:	4019      	ands	r1, r3
  40058a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40058c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40058e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400590:	400b      	ands	r3, r1
  400592:	4023      	ands	r3, r4
  400594:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400596:	6042      	str	r2, [r0, #4]
}
  400598:	f85d 4b04 	ldr.w	r4, [sp], #4
  40059c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40059e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005a0:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4005a2:	400b      	ands	r3, r1
  4005a4:	ea23 0302 	bic.w	r3, r3, r2
  4005a8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4005aa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005ac:	4313      	orrs	r3, r2
  4005ae:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4005b0:	e7ca      	b.n	400548 <pio_set_peripheral+0x28>

004005b2 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4005b2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4005b4:	f012 0f01 	tst.w	r2, #1
  4005b8:	d10d      	bne.n	4005d6 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4005ba:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4005bc:	f012 0f0a 	tst.w	r2, #10
  4005c0:	d00b      	beq.n	4005da <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  4005c2:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  4005c4:	f012 0f02 	tst.w	r2, #2
  4005c8:	d109      	bne.n	4005de <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4005ca:	f012 0f08 	tst.w	r2, #8
  4005ce:	d008      	beq.n	4005e2 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4005d0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4005d4:	e005      	b.n	4005e2 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  4005d6:	6641      	str	r1, [r0, #100]	; 0x64
  4005d8:	e7f0      	b.n	4005bc <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  4005da:	6241      	str	r1, [r0, #36]	; 0x24
  4005dc:	e7f2      	b.n	4005c4 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  4005de:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  4005e2:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4005e4:	6001      	str	r1, [r0, #0]
  4005e6:	4770      	bx	lr

004005e8 <pio_set_output>:
{
  4005e8:	b410      	push	{r4}
  4005ea:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4005ec:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4005ee:	b94c      	cbnz	r4, 400604 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4005f0:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4005f2:	b14b      	cbz	r3, 400608 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4005f4:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4005f6:	b94a      	cbnz	r2, 40060c <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4005f8:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4005fa:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4005fc:	6001      	str	r1, [r0, #0]
}
  4005fe:	f85d 4b04 	ldr.w	r4, [sp], #4
  400602:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400604:	6641      	str	r1, [r0, #100]	; 0x64
  400606:	e7f4      	b.n	4005f2 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400608:	6541      	str	r1, [r0, #84]	; 0x54
  40060a:	e7f4      	b.n	4005f6 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  40060c:	6301      	str	r1, [r0, #48]	; 0x30
  40060e:	e7f4      	b.n	4005fa <pio_set_output+0x12>

00400610 <pio_configure>:
{
  400610:	b570      	push	{r4, r5, r6, lr}
  400612:	b082      	sub	sp, #8
  400614:	4605      	mov	r5, r0
  400616:	4616      	mov	r6, r2
  400618:	461c      	mov	r4, r3
	switch (ul_type) {
  40061a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40061e:	d014      	beq.n	40064a <pio_configure+0x3a>
  400620:	d90a      	bls.n	400638 <pio_configure+0x28>
  400622:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400626:	d024      	beq.n	400672 <pio_configure+0x62>
  400628:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40062c:	d021      	beq.n	400672 <pio_configure+0x62>
  40062e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400632:	d017      	beq.n	400664 <pio_configure+0x54>
		return 0;
  400634:	2000      	movs	r0, #0
  400636:	e01a      	b.n	40066e <pio_configure+0x5e>
	switch (ul_type) {
  400638:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40063c:	d005      	beq.n	40064a <pio_configure+0x3a>
  40063e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400642:	d002      	beq.n	40064a <pio_configure+0x3a>
  400644:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400648:	d1f4      	bne.n	400634 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40064a:	4632      	mov	r2, r6
  40064c:	4628      	mov	r0, r5
  40064e:	4b11      	ldr	r3, [pc, #68]	; (400694 <pio_configure+0x84>)
  400650:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400652:	f014 0f01 	tst.w	r4, #1
  400656:	d102      	bne.n	40065e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400658:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  40065a:	2001      	movs	r0, #1
  40065c:	e007      	b.n	40066e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  40065e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400660:	2001      	movs	r0, #1
  400662:	e004      	b.n	40066e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400664:	461a      	mov	r2, r3
  400666:	4631      	mov	r1, r6
  400668:	4b0b      	ldr	r3, [pc, #44]	; (400698 <pio_configure+0x88>)
  40066a:	4798      	blx	r3
	return 1;
  40066c:	2001      	movs	r0, #1
}
  40066e:	b002      	add	sp, #8
  400670:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400672:	f004 0301 	and.w	r3, r4, #1
  400676:	9300      	str	r3, [sp, #0]
  400678:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40067c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400680:	bf14      	ite	ne
  400682:	2200      	movne	r2, #0
  400684:	2201      	moveq	r2, #1
  400686:	4631      	mov	r1, r6
  400688:	4628      	mov	r0, r5
  40068a:	4c04      	ldr	r4, [pc, #16]	; (40069c <pio_configure+0x8c>)
  40068c:	47a0      	blx	r4
	return 1;
  40068e:	2001      	movs	r0, #1
		break;
  400690:	e7ed      	b.n	40066e <pio_configure+0x5e>
  400692:	bf00      	nop
  400694:	00400521 	.word	0x00400521
  400698:	004005b3 	.word	0x004005b3
  40069c:	004005e9 	.word	0x004005e9

004006a0 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  4006a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4006a2:	420b      	tst	r3, r1
}
  4006a4:	bf14      	ite	ne
  4006a6:	2001      	movne	r0, #1
  4006a8:	2000      	moveq	r0, #0
  4006aa:	4770      	bx	lr

004006ac <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4006ac:	f012 0f10 	tst.w	r2, #16
  4006b0:	d012      	beq.n	4006d8 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4006b2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4006b6:	f012 0f20 	tst.w	r2, #32
  4006ba:	d007      	beq.n	4006cc <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  4006bc:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  4006c0:	f012 0f40 	tst.w	r2, #64	; 0x40
  4006c4:	d005      	beq.n	4006d2 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  4006c6:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  4006ca:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  4006cc:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  4006d0:	e7f6      	b.n	4006c0 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  4006d2:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  4006d6:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  4006d8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4006dc:	4770      	bx	lr

004006de <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  4006de:	6401      	str	r1, [r0, #64]	; 0x40
  4006e0:	4770      	bx	lr

004006e2 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4006e2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4006e4:	4770      	bx	lr

004006e6 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4006e6:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4006e8:	4770      	bx	lr
	...

004006ec <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4006ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4006f0:	4604      	mov	r4, r0
  4006f2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4006f4:	4b0e      	ldr	r3, [pc, #56]	; (400730 <pio_handler_process+0x44>)
  4006f6:	4798      	blx	r3
  4006f8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4006fa:	4620      	mov	r0, r4
  4006fc:	4b0d      	ldr	r3, [pc, #52]	; (400734 <pio_handler_process+0x48>)
  4006fe:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400700:	4005      	ands	r5, r0
  400702:	d013      	beq.n	40072c <pio_handler_process+0x40>
  400704:	4c0c      	ldr	r4, [pc, #48]	; (400738 <pio_handler_process+0x4c>)
  400706:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40070a:	e003      	b.n	400714 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40070c:	42b4      	cmp	r4, r6
  40070e:	d00d      	beq.n	40072c <pio_handler_process+0x40>
  400710:	3410      	adds	r4, #16
		while (status != 0) {
  400712:	b15d      	cbz	r5, 40072c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400714:	6820      	ldr	r0, [r4, #0]
  400716:	4540      	cmp	r0, r8
  400718:	d1f8      	bne.n	40070c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40071a:	6861      	ldr	r1, [r4, #4]
  40071c:	4229      	tst	r1, r5
  40071e:	d0f5      	beq.n	40070c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400720:	68e3      	ldr	r3, [r4, #12]
  400722:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400724:	6863      	ldr	r3, [r4, #4]
  400726:	ea25 0503 	bic.w	r5, r5, r3
  40072a:	e7ef      	b.n	40070c <pio_handler_process+0x20>
  40072c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400730:	004006e3 	.word	0x004006e3
  400734:	004006e7 	.word	0x004006e7
  400738:	204009e4 	.word	0x204009e4

0040073c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40073c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40073e:	4c18      	ldr	r4, [pc, #96]	; (4007a0 <pio_handler_set+0x64>)
  400740:	6826      	ldr	r6, [r4, #0]
  400742:	2e06      	cmp	r6, #6
  400744:	d82a      	bhi.n	40079c <pio_handler_set+0x60>
  400746:	f04f 0c00 	mov.w	ip, #0
  40074a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40074c:	4f15      	ldr	r7, [pc, #84]	; (4007a4 <pio_handler_set+0x68>)
  40074e:	e004      	b.n	40075a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400750:	3401      	adds	r4, #1
  400752:	b2e4      	uxtb	r4, r4
  400754:	46a4      	mov	ip, r4
  400756:	42a6      	cmp	r6, r4
  400758:	d309      	bcc.n	40076e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  40075a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40075c:	0125      	lsls	r5, r4, #4
  40075e:	597d      	ldr	r5, [r7, r5]
  400760:	428d      	cmp	r5, r1
  400762:	d1f5      	bne.n	400750 <pio_handler_set+0x14>
  400764:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400768:	686d      	ldr	r5, [r5, #4]
  40076a:	4295      	cmp	r5, r2
  40076c:	d1f0      	bne.n	400750 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40076e:	4d0d      	ldr	r5, [pc, #52]	; (4007a4 <pio_handler_set+0x68>)
  400770:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400774:	eb05 040e 	add.w	r4, r5, lr
  400778:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  40077c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40077e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400780:	9906      	ldr	r1, [sp, #24]
  400782:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400784:	3601      	adds	r6, #1
  400786:	4566      	cmp	r6, ip
  400788:	d005      	beq.n	400796 <pio_handler_set+0x5a>
  40078a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40078c:	461a      	mov	r2, r3
  40078e:	4b06      	ldr	r3, [pc, #24]	; (4007a8 <pio_handler_set+0x6c>)
  400790:	4798      	blx	r3

	return 0;
  400792:	2000      	movs	r0, #0
  400794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400796:	4902      	ldr	r1, [pc, #8]	; (4007a0 <pio_handler_set+0x64>)
  400798:	600e      	str	r6, [r1, #0]
  40079a:	e7f6      	b.n	40078a <pio_handler_set+0x4e>
		return 1;
  40079c:	2001      	movs	r0, #1
}
  40079e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4007a0:	20400a54 	.word	0x20400a54
  4007a4:	204009e4 	.word	0x204009e4
  4007a8:	004006ad 	.word	0x004006ad

004007ac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4007ac:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4007ae:	210a      	movs	r1, #10
  4007b0:	4801      	ldr	r0, [pc, #4]	; (4007b8 <PIOA_Handler+0xc>)
  4007b2:	4b02      	ldr	r3, [pc, #8]	; (4007bc <PIOA_Handler+0x10>)
  4007b4:	4798      	blx	r3
  4007b6:	bd08      	pop	{r3, pc}
  4007b8:	400e0e00 	.word	0x400e0e00
  4007bc:	004006ed 	.word	0x004006ed

004007c0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4007c0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4007c2:	210b      	movs	r1, #11
  4007c4:	4801      	ldr	r0, [pc, #4]	; (4007cc <PIOB_Handler+0xc>)
  4007c6:	4b02      	ldr	r3, [pc, #8]	; (4007d0 <PIOB_Handler+0x10>)
  4007c8:	4798      	blx	r3
  4007ca:	bd08      	pop	{r3, pc}
  4007cc:	400e1000 	.word	0x400e1000
  4007d0:	004006ed 	.word	0x004006ed

004007d4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4007d4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4007d6:	210c      	movs	r1, #12
  4007d8:	4801      	ldr	r0, [pc, #4]	; (4007e0 <PIOC_Handler+0xc>)
  4007da:	4b02      	ldr	r3, [pc, #8]	; (4007e4 <PIOC_Handler+0x10>)
  4007dc:	4798      	blx	r3
  4007de:	bd08      	pop	{r3, pc}
  4007e0:	400e1200 	.word	0x400e1200
  4007e4:	004006ed 	.word	0x004006ed

004007e8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4007e8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4007ea:	2110      	movs	r1, #16
  4007ec:	4801      	ldr	r0, [pc, #4]	; (4007f4 <PIOD_Handler+0xc>)
  4007ee:	4b02      	ldr	r3, [pc, #8]	; (4007f8 <PIOD_Handler+0x10>)
  4007f0:	4798      	blx	r3
  4007f2:	bd08      	pop	{r3, pc}
  4007f4:	400e1400 	.word	0x400e1400
  4007f8:	004006ed 	.word	0x004006ed

004007fc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4007fc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4007fe:	2111      	movs	r1, #17
  400800:	4801      	ldr	r0, [pc, #4]	; (400808 <PIOE_Handler+0xc>)
  400802:	4b02      	ldr	r3, [pc, #8]	; (40080c <PIOE_Handler+0x10>)
  400804:	4798      	blx	r3
  400806:	bd08      	pop	{r3, pc}
  400808:	400e1600 	.word	0x400e1600
  40080c:	004006ed 	.word	0x004006ed

00400810 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400810:	2803      	cmp	r0, #3
  400812:	d011      	beq.n	400838 <pmc_mck_set_division+0x28>
  400814:	2804      	cmp	r0, #4
  400816:	d012      	beq.n	40083e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400818:	2802      	cmp	r0, #2
  40081a:	bf0c      	ite	eq
  40081c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400820:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400822:	4a08      	ldr	r2, [pc, #32]	; (400844 <pmc_mck_set_division+0x34>)
  400824:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400826:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40082a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40082c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40082e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400830:	f013 0f08 	tst.w	r3, #8
  400834:	d0fb      	beq.n	40082e <pmc_mck_set_division+0x1e>
}
  400836:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400838:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40083c:	e7f1      	b.n	400822 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40083e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400842:	e7ee      	b.n	400822 <pmc_mck_set_division+0x12>
  400844:	400e0600 	.word	0x400e0600

00400848 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400848:	4a17      	ldr	r2, [pc, #92]	; (4008a8 <pmc_switch_mck_to_pllack+0x60>)
  40084a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40084c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400850:	4318      	orrs	r0, r3
  400852:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400854:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400856:	f013 0f08 	tst.w	r3, #8
  40085a:	d10a      	bne.n	400872 <pmc_switch_mck_to_pllack+0x2a>
  40085c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400860:	4911      	ldr	r1, [pc, #68]	; (4008a8 <pmc_switch_mck_to_pllack+0x60>)
  400862:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400864:	f012 0f08 	tst.w	r2, #8
  400868:	d103      	bne.n	400872 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40086a:	3b01      	subs	r3, #1
  40086c:	d1f9      	bne.n	400862 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40086e:	2001      	movs	r0, #1
  400870:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400872:	4a0d      	ldr	r2, [pc, #52]	; (4008a8 <pmc_switch_mck_to_pllack+0x60>)
  400874:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400876:	f023 0303 	bic.w	r3, r3, #3
  40087a:	f043 0302 	orr.w	r3, r3, #2
  40087e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400880:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400882:	f013 0f08 	tst.w	r3, #8
  400886:	d10a      	bne.n	40089e <pmc_switch_mck_to_pllack+0x56>
  400888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40088c:	4906      	ldr	r1, [pc, #24]	; (4008a8 <pmc_switch_mck_to_pllack+0x60>)
  40088e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400890:	f012 0f08 	tst.w	r2, #8
  400894:	d105      	bne.n	4008a2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400896:	3b01      	subs	r3, #1
  400898:	d1f9      	bne.n	40088e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40089a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40089c:	4770      	bx	lr
	return 0;
  40089e:	2000      	movs	r0, #0
  4008a0:	4770      	bx	lr
  4008a2:	2000      	movs	r0, #0
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop
  4008a8:	400e0600 	.word	0x400e0600

004008ac <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4008ac:	b9a0      	cbnz	r0, 4008d8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4008ae:	480e      	ldr	r0, [pc, #56]	; (4008e8 <pmc_switch_mainck_to_xtal+0x3c>)
  4008b0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4008b2:	0209      	lsls	r1, r1, #8
  4008b4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4008b6:	4a0d      	ldr	r2, [pc, #52]	; (4008ec <pmc_switch_mainck_to_xtal+0x40>)
  4008b8:	401a      	ands	r2, r3
  4008ba:	4b0d      	ldr	r3, [pc, #52]	; (4008f0 <pmc_switch_mainck_to_xtal+0x44>)
  4008bc:	4313      	orrs	r3, r2
  4008be:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4008c0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4008c2:	4602      	mov	r2, r0
  4008c4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008c6:	f013 0f01 	tst.w	r3, #1
  4008ca:	d0fb      	beq.n	4008c4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4008cc:	4a06      	ldr	r2, [pc, #24]	; (4008e8 <pmc_switch_mainck_to_xtal+0x3c>)
  4008ce:	6a11      	ldr	r1, [r2, #32]
  4008d0:	4b08      	ldr	r3, [pc, #32]	; (4008f4 <pmc_switch_mainck_to_xtal+0x48>)
  4008d2:	430b      	orrs	r3, r1
  4008d4:	6213      	str	r3, [r2, #32]
  4008d6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4008d8:	4903      	ldr	r1, [pc, #12]	; (4008e8 <pmc_switch_mainck_to_xtal+0x3c>)
  4008da:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4008dc:	4a06      	ldr	r2, [pc, #24]	; (4008f8 <pmc_switch_mainck_to_xtal+0x4c>)
  4008de:	401a      	ands	r2, r3
  4008e0:	4b06      	ldr	r3, [pc, #24]	; (4008fc <pmc_switch_mainck_to_xtal+0x50>)
  4008e2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4008e4:	620b      	str	r3, [r1, #32]
  4008e6:	4770      	bx	lr
  4008e8:	400e0600 	.word	0x400e0600
  4008ec:	ffc8fffc 	.word	0xffc8fffc
  4008f0:	00370001 	.word	0x00370001
  4008f4:	01370000 	.word	0x01370000
  4008f8:	fec8fffc 	.word	0xfec8fffc
  4008fc:	01370002 	.word	0x01370002

00400900 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400900:	4b02      	ldr	r3, [pc, #8]	; (40090c <pmc_osc_is_ready_mainck+0xc>)
  400902:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400904:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400908:	4770      	bx	lr
  40090a:	bf00      	nop
  40090c:	400e0600 	.word	0x400e0600

00400910 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400910:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400914:	4b01      	ldr	r3, [pc, #4]	; (40091c <pmc_disable_pllack+0xc>)
  400916:	629a      	str	r2, [r3, #40]	; 0x28
  400918:	4770      	bx	lr
  40091a:	bf00      	nop
  40091c:	400e0600 	.word	0x400e0600

00400920 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400920:	4b02      	ldr	r3, [pc, #8]	; (40092c <pmc_is_locked_pllack+0xc>)
  400922:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400924:	f000 0002 	and.w	r0, r0, #2
  400928:	4770      	bx	lr
  40092a:	bf00      	nop
  40092c:	400e0600 	.word	0x400e0600

00400930 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400930:	283f      	cmp	r0, #63	; 0x3f
  400932:	d81e      	bhi.n	400972 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400934:	281f      	cmp	r0, #31
  400936:	d80c      	bhi.n	400952 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400938:	4b11      	ldr	r3, [pc, #68]	; (400980 <pmc_enable_periph_clk+0x50>)
  40093a:	699a      	ldr	r2, [r3, #24]
  40093c:	2301      	movs	r3, #1
  40093e:	4083      	lsls	r3, r0
  400940:	4393      	bics	r3, r2
  400942:	d018      	beq.n	400976 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400944:	2301      	movs	r3, #1
  400946:	fa03 f000 	lsl.w	r0, r3, r0
  40094a:	4b0d      	ldr	r3, [pc, #52]	; (400980 <pmc_enable_periph_clk+0x50>)
  40094c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40094e:	2000      	movs	r0, #0
  400950:	4770      	bx	lr
		ul_id -= 32;
  400952:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400954:	4b0a      	ldr	r3, [pc, #40]	; (400980 <pmc_enable_periph_clk+0x50>)
  400956:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40095a:	2301      	movs	r3, #1
  40095c:	4083      	lsls	r3, r0
  40095e:	4393      	bics	r3, r2
  400960:	d00b      	beq.n	40097a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400962:	2301      	movs	r3, #1
  400964:	fa03 f000 	lsl.w	r0, r3, r0
  400968:	4b05      	ldr	r3, [pc, #20]	; (400980 <pmc_enable_periph_clk+0x50>)
  40096a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40096e:	2000      	movs	r0, #0
  400970:	4770      	bx	lr
		return 1;
  400972:	2001      	movs	r0, #1
  400974:	4770      	bx	lr
	return 0;
  400976:	2000      	movs	r0, #0
  400978:	4770      	bx	lr
  40097a:	2000      	movs	r0, #0
}
  40097c:	4770      	bx	lr
  40097e:	bf00      	nop
  400980:	400e0600 	.word	0x400e0600

00400984 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400984:	6943      	ldr	r3, [r0, #20]
  400986:	f013 0f02 	tst.w	r3, #2
  40098a:	d002      	beq.n	400992 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40098c:	61c1      	str	r1, [r0, #28]
	return 0;
  40098e:	2000      	movs	r0, #0
  400990:	4770      	bx	lr
		return 1;
  400992:	2001      	movs	r0, #1
}
  400994:	4770      	bx	lr

00400996 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400996:	6943      	ldr	r3, [r0, #20]
  400998:	f013 0f01 	tst.w	r3, #1
  40099c:	d003      	beq.n	4009a6 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40099e:	6983      	ldr	r3, [r0, #24]
  4009a0:	700b      	strb	r3, [r1, #0]
	return 0;
  4009a2:	2000      	movs	r0, #0
  4009a4:	4770      	bx	lr
		return 1;
  4009a6:	2001      	movs	r0, #1
}
  4009a8:	4770      	bx	lr

004009aa <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4009aa:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4009ac:	010b      	lsls	r3, r1, #4
  4009ae:	4293      	cmp	r3, r2
  4009b0:	d914      	bls.n	4009dc <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4009b2:	00c9      	lsls	r1, r1, #3
  4009b4:	084b      	lsrs	r3, r1, #1
  4009b6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4009ba:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4009be:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4009c0:	1e5c      	subs	r4, r3, #1
  4009c2:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4009c6:	428c      	cmp	r4, r1
  4009c8:	d901      	bls.n	4009ce <usart_set_async_baudrate+0x24>
		return 1;
  4009ca:	2001      	movs	r0, #1
  4009cc:	e017      	b.n	4009fe <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4009ce:	6841      	ldr	r1, [r0, #4]
  4009d0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4009d4:	6041      	str	r1, [r0, #4]
  4009d6:	e00c      	b.n	4009f2 <usart_set_async_baudrate+0x48>
		return 1;
  4009d8:	2001      	movs	r0, #1
  4009da:	e010      	b.n	4009fe <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4009dc:	0859      	lsrs	r1, r3, #1
  4009de:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4009e2:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4009e6:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4009e8:	1e5c      	subs	r4, r3, #1
  4009ea:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4009ee:	428c      	cmp	r4, r1
  4009f0:	d8f2      	bhi.n	4009d8 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4009f2:	0412      	lsls	r2, r2, #16
  4009f4:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4009f8:	431a      	orrs	r2, r3
  4009fa:	6202      	str	r2, [r0, #32]

	return 0;
  4009fc:	2000      	movs	r0, #0
}
  4009fe:	f85d 4b04 	ldr.w	r4, [sp], #4
  400a02:	4770      	bx	lr

00400a04 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400a04:	4b08      	ldr	r3, [pc, #32]	; (400a28 <usart_reset+0x24>)
  400a06:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400a0a:	2300      	movs	r3, #0
  400a0c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400a0e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400a10:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400a12:	2388      	movs	r3, #136	; 0x88
  400a14:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400a16:	2324      	movs	r3, #36	; 0x24
  400a18:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400a1a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a1e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400a20:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400a24:	6003      	str	r3, [r0, #0]
  400a26:	4770      	bx	lr
  400a28:	55534100 	.word	0x55534100

00400a2c <usart_init_rs232>:
{
  400a2c:	b570      	push	{r4, r5, r6, lr}
  400a2e:	4605      	mov	r5, r0
  400a30:	460c      	mov	r4, r1
  400a32:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400a34:	4b0f      	ldr	r3, [pc, #60]	; (400a74 <usart_init_rs232+0x48>)
  400a36:	4798      	blx	r3
	ul_reg_val = 0;
  400a38:	2200      	movs	r2, #0
  400a3a:	4b0f      	ldr	r3, [pc, #60]	; (400a78 <usart_init_rs232+0x4c>)
  400a3c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400a3e:	b1a4      	cbz	r4, 400a6a <usart_init_rs232+0x3e>
  400a40:	4632      	mov	r2, r6
  400a42:	6821      	ldr	r1, [r4, #0]
  400a44:	4628      	mov	r0, r5
  400a46:	4b0d      	ldr	r3, [pc, #52]	; (400a7c <usart_init_rs232+0x50>)
  400a48:	4798      	blx	r3
  400a4a:	4602      	mov	r2, r0
  400a4c:	b978      	cbnz	r0, 400a6e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400a4e:	6863      	ldr	r3, [r4, #4]
  400a50:	68a1      	ldr	r1, [r4, #8]
  400a52:	430b      	orrs	r3, r1
  400a54:	6921      	ldr	r1, [r4, #16]
  400a56:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400a58:	68e1      	ldr	r1, [r4, #12]
  400a5a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400a5c:	4906      	ldr	r1, [pc, #24]	; (400a78 <usart_init_rs232+0x4c>)
  400a5e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400a60:	6869      	ldr	r1, [r5, #4]
  400a62:	430b      	orrs	r3, r1
  400a64:	606b      	str	r3, [r5, #4]
}
  400a66:	4610      	mov	r0, r2
  400a68:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400a6a:	2201      	movs	r2, #1
  400a6c:	e7fb      	b.n	400a66 <usart_init_rs232+0x3a>
  400a6e:	2201      	movs	r2, #1
  400a70:	e7f9      	b.n	400a66 <usart_init_rs232+0x3a>
  400a72:	bf00      	nop
  400a74:	00400a05 	.word	0x00400a05
  400a78:	20400a58 	.word	0x20400a58
  400a7c:	004009ab 	.word	0x004009ab

00400a80 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400a80:	2340      	movs	r3, #64	; 0x40
  400a82:	6003      	str	r3, [r0, #0]
  400a84:	4770      	bx	lr

00400a86 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400a86:	2310      	movs	r3, #16
  400a88:	6003      	str	r3, [r0, #0]
  400a8a:	4770      	bx	lr

00400a8c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400a8c:	6943      	ldr	r3, [r0, #20]
  400a8e:	f013 0f02 	tst.w	r3, #2
  400a92:	d004      	beq.n	400a9e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400a94:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400a98:	61c1      	str	r1, [r0, #28]
	return 0;
  400a9a:	2000      	movs	r0, #0
  400a9c:	4770      	bx	lr
		return 1;
  400a9e:	2001      	movs	r0, #1
}
  400aa0:	4770      	bx	lr

00400aa2 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400aa2:	6943      	ldr	r3, [r0, #20]
  400aa4:	f013 0f01 	tst.w	r3, #1
  400aa8:	d005      	beq.n	400ab6 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400aaa:	6983      	ldr	r3, [r0, #24]
  400aac:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400ab0:	600b      	str	r3, [r1, #0]
	return 0;
  400ab2:	2000      	movs	r0, #0
  400ab4:	4770      	bx	lr
		return 1;
  400ab6:	2001      	movs	r0, #1
}
  400ab8:	4770      	bx	lr

00400aba <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400aba:	e7fe      	b.n	400aba <Dummy_Handler>

00400abc <Reset_Handler>:
{
  400abc:	b500      	push	{lr}
  400abe:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400ac0:	4b25      	ldr	r3, [pc, #148]	; (400b58 <Reset_Handler+0x9c>)
  400ac2:	4a26      	ldr	r2, [pc, #152]	; (400b5c <Reset_Handler+0xa0>)
  400ac4:	429a      	cmp	r2, r3
  400ac6:	d010      	beq.n	400aea <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400ac8:	4b25      	ldr	r3, [pc, #148]	; (400b60 <Reset_Handler+0xa4>)
  400aca:	4a23      	ldr	r2, [pc, #140]	; (400b58 <Reset_Handler+0x9c>)
  400acc:	429a      	cmp	r2, r3
  400ace:	d20c      	bcs.n	400aea <Reset_Handler+0x2e>
  400ad0:	3b01      	subs	r3, #1
  400ad2:	1a9b      	subs	r3, r3, r2
  400ad4:	f023 0303 	bic.w	r3, r3, #3
  400ad8:	3304      	adds	r3, #4
  400ada:	4413      	add	r3, r2
  400adc:	491f      	ldr	r1, [pc, #124]	; (400b5c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400ade:	f851 0b04 	ldr.w	r0, [r1], #4
  400ae2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400ae6:	429a      	cmp	r2, r3
  400ae8:	d1f9      	bne.n	400ade <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400aea:	4b1e      	ldr	r3, [pc, #120]	; (400b64 <Reset_Handler+0xa8>)
  400aec:	4a1e      	ldr	r2, [pc, #120]	; (400b68 <Reset_Handler+0xac>)
  400aee:	429a      	cmp	r2, r3
  400af0:	d20a      	bcs.n	400b08 <Reset_Handler+0x4c>
  400af2:	3b01      	subs	r3, #1
  400af4:	1a9b      	subs	r3, r3, r2
  400af6:	f023 0303 	bic.w	r3, r3, #3
  400afa:	3304      	adds	r3, #4
  400afc:	4413      	add	r3, r2
                *pDest++ = 0;
  400afe:	2100      	movs	r1, #0
  400b00:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400b04:	4293      	cmp	r3, r2
  400b06:	d1fb      	bne.n	400b00 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400b08:	4a18      	ldr	r2, [pc, #96]	; (400b6c <Reset_Handler+0xb0>)
  400b0a:	4b19      	ldr	r3, [pc, #100]	; (400b70 <Reset_Handler+0xb4>)
  400b0c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400b10:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400b12:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400b16:	fab3 f383 	clz	r3, r3
  400b1a:	095b      	lsrs	r3, r3, #5
  400b1c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400b1e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400b20:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400b24:	2200      	movs	r2, #0
  400b26:	4b13      	ldr	r3, [pc, #76]	; (400b74 <Reset_Handler+0xb8>)
  400b28:	701a      	strb	r2, [r3, #0]
	return flags;
  400b2a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400b2c:	4a12      	ldr	r2, [pc, #72]	; (400b78 <Reset_Handler+0xbc>)
  400b2e:	6813      	ldr	r3, [r2, #0]
  400b30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400b34:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400b36:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b3a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400b3e:	b129      	cbz	r1, 400b4c <Reset_Handler+0x90>
		cpu_irq_enable();
  400b40:	2201      	movs	r2, #1
  400b42:	4b0c      	ldr	r3, [pc, #48]	; (400b74 <Reset_Handler+0xb8>)
  400b44:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400b46:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400b4a:	b662      	cpsie	i
        __libc_init_array();
  400b4c:	4b0b      	ldr	r3, [pc, #44]	; (400b7c <Reset_Handler+0xc0>)
  400b4e:	4798      	blx	r3
        main();
  400b50:	4b0b      	ldr	r3, [pc, #44]	; (400b80 <Reset_Handler+0xc4>)
  400b52:	4798      	blx	r3
  400b54:	e7fe      	b.n	400b54 <Reset_Handler+0x98>
  400b56:	bf00      	nop
  400b58:	20400000 	.word	0x20400000
  400b5c:	004065f8 	.word	0x004065f8
  400b60:	204009c8 	.word	0x204009c8
  400b64:	20400c50 	.word	0x20400c50
  400b68:	204009c8 	.word	0x204009c8
  400b6c:	e000ed00 	.word	0xe000ed00
  400b70:	00400000 	.word	0x00400000
  400b74:	2040000a 	.word	0x2040000a
  400b78:	e000ed88 	.word	0xe000ed88
  400b7c:	00403311 	.word	0x00403311
  400b80:	0040320d 	.word	0x0040320d

00400b84 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400b84:	4b3b      	ldr	r3, [pc, #236]	; (400c74 <SystemCoreClockUpdate+0xf0>)
  400b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b88:	f003 0303 	and.w	r3, r3, #3
  400b8c:	2b01      	cmp	r3, #1
  400b8e:	d01d      	beq.n	400bcc <SystemCoreClockUpdate+0x48>
  400b90:	b183      	cbz	r3, 400bb4 <SystemCoreClockUpdate+0x30>
  400b92:	2b02      	cmp	r3, #2
  400b94:	d036      	beq.n	400c04 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400b96:	4b37      	ldr	r3, [pc, #220]	; (400c74 <SystemCoreClockUpdate+0xf0>)
  400b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b9e:	2b70      	cmp	r3, #112	; 0x70
  400ba0:	d05f      	beq.n	400c62 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400ba2:	4b34      	ldr	r3, [pc, #208]	; (400c74 <SystemCoreClockUpdate+0xf0>)
  400ba4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400ba6:	4934      	ldr	r1, [pc, #208]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400ba8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400bac:	680b      	ldr	r3, [r1, #0]
  400bae:	40d3      	lsrs	r3, r2
  400bb0:	600b      	str	r3, [r1, #0]
  400bb2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400bb4:	4b31      	ldr	r3, [pc, #196]	; (400c7c <SystemCoreClockUpdate+0xf8>)
  400bb6:	695b      	ldr	r3, [r3, #20]
  400bb8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400bbc:	bf14      	ite	ne
  400bbe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400bc2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400bc6:	4b2c      	ldr	r3, [pc, #176]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400bc8:	601a      	str	r2, [r3, #0]
  400bca:	e7e4      	b.n	400b96 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400bcc:	4b29      	ldr	r3, [pc, #164]	; (400c74 <SystemCoreClockUpdate+0xf0>)
  400bce:	6a1b      	ldr	r3, [r3, #32]
  400bd0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400bd4:	d003      	beq.n	400bde <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400bd6:	4a2a      	ldr	r2, [pc, #168]	; (400c80 <SystemCoreClockUpdate+0xfc>)
  400bd8:	4b27      	ldr	r3, [pc, #156]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400bda:	601a      	str	r2, [r3, #0]
  400bdc:	e7db      	b.n	400b96 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400bde:	4a29      	ldr	r2, [pc, #164]	; (400c84 <SystemCoreClockUpdate+0x100>)
  400be0:	4b25      	ldr	r3, [pc, #148]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400be2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400be4:	4b23      	ldr	r3, [pc, #140]	; (400c74 <SystemCoreClockUpdate+0xf0>)
  400be6:	6a1b      	ldr	r3, [r3, #32]
  400be8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400bec:	2b10      	cmp	r3, #16
  400bee:	d005      	beq.n	400bfc <SystemCoreClockUpdate+0x78>
  400bf0:	2b20      	cmp	r3, #32
  400bf2:	d1d0      	bne.n	400b96 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400bf4:	4a22      	ldr	r2, [pc, #136]	; (400c80 <SystemCoreClockUpdate+0xfc>)
  400bf6:	4b20      	ldr	r3, [pc, #128]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400bf8:	601a      	str	r2, [r3, #0]
          break;
  400bfa:	e7cc      	b.n	400b96 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400bfc:	4a22      	ldr	r2, [pc, #136]	; (400c88 <SystemCoreClockUpdate+0x104>)
  400bfe:	4b1e      	ldr	r3, [pc, #120]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400c00:	601a      	str	r2, [r3, #0]
          break;
  400c02:	e7c8      	b.n	400b96 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400c04:	4b1b      	ldr	r3, [pc, #108]	; (400c74 <SystemCoreClockUpdate+0xf0>)
  400c06:	6a1b      	ldr	r3, [r3, #32]
  400c08:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400c0c:	d016      	beq.n	400c3c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400c0e:	4a1c      	ldr	r2, [pc, #112]	; (400c80 <SystemCoreClockUpdate+0xfc>)
  400c10:	4b19      	ldr	r3, [pc, #100]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400c12:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400c14:	4b17      	ldr	r3, [pc, #92]	; (400c74 <SystemCoreClockUpdate+0xf0>)
  400c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c18:	f003 0303 	and.w	r3, r3, #3
  400c1c:	2b02      	cmp	r3, #2
  400c1e:	d1ba      	bne.n	400b96 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400c20:	4a14      	ldr	r2, [pc, #80]	; (400c74 <SystemCoreClockUpdate+0xf0>)
  400c22:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400c24:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400c26:	4814      	ldr	r0, [pc, #80]	; (400c78 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400c28:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400c2c:	6803      	ldr	r3, [r0, #0]
  400c2e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400c32:	b2d2      	uxtb	r2, r2
  400c34:	fbb3 f3f2 	udiv	r3, r3, r2
  400c38:	6003      	str	r3, [r0, #0]
  400c3a:	e7ac      	b.n	400b96 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400c3c:	4a11      	ldr	r2, [pc, #68]	; (400c84 <SystemCoreClockUpdate+0x100>)
  400c3e:	4b0e      	ldr	r3, [pc, #56]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400c40:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400c42:	4b0c      	ldr	r3, [pc, #48]	; (400c74 <SystemCoreClockUpdate+0xf0>)
  400c44:	6a1b      	ldr	r3, [r3, #32]
  400c46:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c4a:	2b10      	cmp	r3, #16
  400c4c:	d005      	beq.n	400c5a <SystemCoreClockUpdate+0xd6>
  400c4e:	2b20      	cmp	r3, #32
  400c50:	d1e0      	bne.n	400c14 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400c52:	4a0b      	ldr	r2, [pc, #44]	; (400c80 <SystemCoreClockUpdate+0xfc>)
  400c54:	4b08      	ldr	r3, [pc, #32]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400c56:	601a      	str	r2, [r3, #0]
          break;
  400c58:	e7dc      	b.n	400c14 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400c5a:	4a0b      	ldr	r2, [pc, #44]	; (400c88 <SystemCoreClockUpdate+0x104>)
  400c5c:	4b06      	ldr	r3, [pc, #24]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400c5e:	601a      	str	r2, [r3, #0]
          break;
  400c60:	e7d8      	b.n	400c14 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400c62:	4a05      	ldr	r2, [pc, #20]	; (400c78 <SystemCoreClockUpdate+0xf4>)
  400c64:	6813      	ldr	r3, [r2, #0]
  400c66:	4909      	ldr	r1, [pc, #36]	; (400c8c <SystemCoreClockUpdate+0x108>)
  400c68:	fba1 1303 	umull	r1, r3, r1, r3
  400c6c:	085b      	lsrs	r3, r3, #1
  400c6e:	6013      	str	r3, [r2, #0]
  400c70:	4770      	bx	lr
  400c72:	bf00      	nop
  400c74:	400e0600 	.word	0x400e0600
  400c78:	2040000c 	.word	0x2040000c
  400c7c:	400e1810 	.word	0x400e1810
  400c80:	00b71b00 	.word	0x00b71b00
  400c84:	003d0900 	.word	0x003d0900
  400c88:	007a1200 	.word	0x007a1200
  400c8c:	aaaaaaab 	.word	0xaaaaaaab

00400c90 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400c90:	4b16      	ldr	r3, [pc, #88]	; (400cec <system_init_flash+0x5c>)
  400c92:	4298      	cmp	r0, r3
  400c94:	d913      	bls.n	400cbe <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400c96:	4b16      	ldr	r3, [pc, #88]	; (400cf0 <system_init_flash+0x60>)
  400c98:	4298      	cmp	r0, r3
  400c9a:	d915      	bls.n	400cc8 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400c9c:	4b15      	ldr	r3, [pc, #84]	; (400cf4 <system_init_flash+0x64>)
  400c9e:	4298      	cmp	r0, r3
  400ca0:	d916      	bls.n	400cd0 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400ca2:	4b15      	ldr	r3, [pc, #84]	; (400cf8 <system_init_flash+0x68>)
  400ca4:	4298      	cmp	r0, r3
  400ca6:	d917      	bls.n	400cd8 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400ca8:	4b14      	ldr	r3, [pc, #80]	; (400cfc <system_init_flash+0x6c>)
  400caa:	4298      	cmp	r0, r3
  400cac:	d918      	bls.n	400ce0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400cae:	4b14      	ldr	r3, [pc, #80]	; (400d00 <system_init_flash+0x70>)
  400cb0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400cb2:	bf94      	ite	ls
  400cb4:	4a13      	ldrls	r2, [pc, #76]	; (400d04 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400cb6:	4a14      	ldrhi	r2, [pc, #80]	; (400d08 <system_init_flash+0x78>)
  400cb8:	4b14      	ldr	r3, [pc, #80]	; (400d0c <system_init_flash+0x7c>)
  400cba:	601a      	str	r2, [r3, #0]
  400cbc:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400cbe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400cc2:	4b12      	ldr	r3, [pc, #72]	; (400d0c <system_init_flash+0x7c>)
  400cc4:	601a      	str	r2, [r3, #0]
  400cc6:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400cc8:	4a11      	ldr	r2, [pc, #68]	; (400d10 <system_init_flash+0x80>)
  400cca:	4b10      	ldr	r3, [pc, #64]	; (400d0c <system_init_flash+0x7c>)
  400ccc:	601a      	str	r2, [r3, #0]
  400cce:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400cd0:	4a10      	ldr	r2, [pc, #64]	; (400d14 <system_init_flash+0x84>)
  400cd2:	4b0e      	ldr	r3, [pc, #56]	; (400d0c <system_init_flash+0x7c>)
  400cd4:	601a      	str	r2, [r3, #0]
  400cd6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400cd8:	4a0f      	ldr	r2, [pc, #60]	; (400d18 <system_init_flash+0x88>)
  400cda:	4b0c      	ldr	r3, [pc, #48]	; (400d0c <system_init_flash+0x7c>)
  400cdc:	601a      	str	r2, [r3, #0]
  400cde:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400ce0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400ce4:	4b09      	ldr	r3, [pc, #36]	; (400d0c <system_init_flash+0x7c>)
  400ce6:	601a      	str	r2, [r3, #0]
  400ce8:	4770      	bx	lr
  400cea:	bf00      	nop
  400cec:	015ef3bf 	.word	0x015ef3bf
  400cf0:	02bde77f 	.word	0x02bde77f
  400cf4:	041cdb3f 	.word	0x041cdb3f
  400cf8:	057bceff 	.word	0x057bceff
  400cfc:	06dac2bf 	.word	0x06dac2bf
  400d00:	0839b67f 	.word	0x0839b67f
  400d04:	04000500 	.word	0x04000500
  400d08:	04000600 	.word	0x04000600
  400d0c:	400e0c00 	.word	0x400e0c00
  400d10:	04000100 	.word	0x04000100
  400d14:	04000200 	.word	0x04000200
  400d18:	04000300 	.word	0x04000300

00400d1c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400d1c:	4b0a      	ldr	r3, [pc, #40]	; (400d48 <_sbrk+0x2c>)
  400d1e:	681b      	ldr	r3, [r3, #0]
  400d20:	b153      	cbz	r3, 400d38 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400d22:	4b09      	ldr	r3, [pc, #36]	; (400d48 <_sbrk+0x2c>)
  400d24:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400d26:	181a      	adds	r2, r3, r0
  400d28:	4908      	ldr	r1, [pc, #32]	; (400d4c <_sbrk+0x30>)
  400d2a:	4291      	cmp	r1, r2
  400d2c:	db08      	blt.n	400d40 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400d2e:	4610      	mov	r0, r2
  400d30:	4a05      	ldr	r2, [pc, #20]	; (400d48 <_sbrk+0x2c>)
  400d32:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400d34:	4618      	mov	r0, r3
  400d36:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400d38:	4a05      	ldr	r2, [pc, #20]	; (400d50 <_sbrk+0x34>)
  400d3a:	4b03      	ldr	r3, [pc, #12]	; (400d48 <_sbrk+0x2c>)
  400d3c:	601a      	str	r2, [r3, #0]
  400d3e:	e7f0      	b.n	400d22 <_sbrk+0x6>
		return (caddr_t) -1;	
  400d40:	f04f 30ff 	mov.w	r0, #4294967295
}
  400d44:	4770      	bx	lr
  400d46:	bf00      	nop
  400d48:	20400a5c 	.word	0x20400a5c
  400d4c:	2045fffc 	.word	0x2045fffc
  400d50:	20402e50 	.word	0x20402e50

00400d54 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400d54:	f04f 30ff 	mov.w	r0, #4294967295
  400d58:	4770      	bx	lr

00400d5a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400d5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400d5e:	604b      	str	r3, [r1, #4]

	return 0;
}
  400d60:	2000      	movs	r0, #0
  400d62:	4770      	bx	lr

00400d64 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400d64:	2001      	movs	r0, #1
  400d66:	4770      	bx	lr

00400d68 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400d68:	2000      	movs	r0, #0
  400d6a:	4770      	bx	lr

00400d6c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400d6c:	f100 0308 	add.w	r3, r0, #8
  400d70:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400d72:	f04f 32ff 	mov.w	r2, #4294967295
  400d76:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400d78:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400d7a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400d7c:	2300      	movs	r3, #0
  400d7e:	6003      	str	r3, [r0, #0]
  400d80:	4770      	bx	lr

00400d82 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400d82:	2300      	movs	r3, #0
  400d84:	6103      	str	r3, [r0, #16]
  400d86:	4770      	bx	lr

00400d88 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  400d88:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  400d8a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400d8c:	689a      	ldr	r2, [r3, #8]
  400d8e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400d90:	689a      	ldr	r2, [r3, #8]
  400d92:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400d94:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400d96:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400d98:	6803      	ldr	r3, [r0, #0]
  400d9a:	3301      	adds	r3, #1
  400d9c:	6003      	str	r3, [r0, #0]
  400d9e:	4770      	bx	lr

00400da0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400da0:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400da2:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400da4:	f1b5 3fff 	cmp.w	r5, #4294967295
  400da8:	d002      	beq.n	400db0 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400daa:	f100 0208 	add.w	r2, r0, #8
  400dae:	e002      	b.n	400db6 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  400db0:	6902      	ldr	r2, [r0, #16]
  400db2:	e004      	b.n	400dbe <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400db4:	461a      	mov	r2, r3
  400db6:	6853      	ldr	r3, [r2, #4]
  400db8:	681c      	ldr	r4, [r3, #0]
  400dba:	42a5      	cmp	r5, r4
  400dbc:	d2fa      	bcs.n	400db4 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400dbe:	6853      	ldr	r3, [r2, #4]
  400dc0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400dc2:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400dc4:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  400dc6:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400dc8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400dca:	6803      	ldr	r3, [r0, #0]
  400dcc:	3301      	adds	r3, #1
  400dce:	6003      	str	r3, [r0, #0]
}
  400dd0:	bc30      	pop	{r4, r5}
  400dd2:	4770      	bx	lr

00400dd4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  400dd4:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400dd6:	6842      	ldr	r2, [r0, #4]
  400dd8:	6881      	ldr	r1, [r0, #8]
  400dda:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400ddc:	6882      	ldr	r2, [r0, #8]
  400dde:	6841      	ldr	r1, [r0, #4]
  400de0:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400de2:	685a      	ldr	r2, [r3, #4]
  400de4:	4290      	cmp	r0, r2
  400de6:	d005      	beq.n	400df4 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  400de8:	2200      	movs	r2, #0
  400dea:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400dec:	6818      	ldr	r0, [r3, #0]
  400dee:	3801      	subs	r0, #1
  400df0:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  400df2:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400df4:	6882      	ldr	r2, [r0, #8]
  400df6:	605a      	str	r2, [r3, #4]
  400df8:	e7f6      	b.n	400de8 <uxListRemove+0x14>
	...

00400dfc <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  400dfc:	4b0d      	ldr	r3, [pc, #52]	; (400e34 <prvTaskExitError+0x38>)
  400dfe:	681b      	ldr	r3, [r3, #0]
  400e00:	f1b3 3fff 	cmp.w	r3, #4294967295
  400e04:	d00a      	beq.n	400e1c <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400e06:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e0a:	b672      	cpsid	i
  400e0c:	f383 8811 	msr	BASEPRI, r3
  400e10:	f3bf 8f6f 	isb	sy
  400e14:	f3bf 8f4f 	dsb	sy
  400e18:	b662      	cpsie	i
  400e1a:	e7fe      	b.n	400e1a <prvTaskExitError+0x1e>
  400e1c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e20:	b672      	cpsid	i
  400e22:	f383 8811 	msr	BASEPRI, r3
  400e26:	f3bf 8f6f 	isb	sy
  400e2a:	f3bf 8f4f 	dsb	sy
  400e2e:	b662      	cpsie	i
  400e30:	e7fe      	b.n	400e30 <prvTaskExitError+0x34>
  400e32:	bf00      	nop
  400e34:	20400010 	.word	0x20400010

00400e38 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  400e38:	4806      	ldr	r0, [pc, #24]	; (400e54 <prvPortStartFirstTask+0x1c>)
  400e3a:	6800      	ldr	r0, [r0, #0]
  400e3c:	6800      	ldr	r0, [r0, #0]
  400e3e:	f380 8808 	msr	MSP, r0
  400e42:	b662      	cpsie	i
  400e44:	b661      	cpsie	f
  400e46:	f3bf 8f4f 	dsb	sy
  400e4a:	f3bf 8f6f 	isb	sy
  400e4e:	df00      	svc	0
  400e50:	bf00      	nop
  400e52:	0000      	.short	0x0000
  400e54:	e000ed08 	.word	0xe000ed08

00400e58 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400e58:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400e68 <vPortEnableVFP+0x10>
  400e5c:	6801      	ldr	r1, [r0, #0]
  400e5e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400e62:	6001      	str	r1, [r0, #0]
  400e64:	4770      	bx	lr
  400e66:	0000      	.short	0x0000
  400e68:	e000ed88 	.word	0xe000ed88

00400e6c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400e6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400e70:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  400e74:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400e78:	4b05      	ldr	r3, [pc, #20]	; (400e90 <pxPortInitialiseStack+0x24>)
  400e7a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400e7e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400e82:	f06f 0302 	mvn.w	r3, #2
  400e86:	f840 3c24 	str.w	r3, [r0, #-36]
}
  400e8a:	3844      	subs	r0, #68	; 0x44
  400e8c:	4770      	bx	lr
  400e8e:	bf00      	nop
  400e90:	00400dfd 	.word	0x00400dfd

00400e94 <SVC_Handler>:
	__asm volatile (
  400e94:	4b06      	ldr	r3, [pc, #24]	; (400eb0 <pxCurrentTCBConst2>)
  400e96:	6819      	ldr	r1, [r3, #0]
  400e98:	6808      	ldr	r0, [r1, #0]
  400e9a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400e9e:	f380 8809 	msr	PSP, r0
  400ea2:	f3bf 8f6f 	isb	sy
  400ea6:	f04f 0000 	mov.w	r0, #0
  400eaa:	f380 8811 	msr	BASEPRI, r0
  400eae:	4770      	bx	lr

00400eb0 <pxCurrentTCBConst2>:
  400eb0:	20400a68 	.word	0x20400a68
  400eb4:	4770      	bx	lr
  400eb6:	bf00      	nop

00400eb8 <vPortEnterCritical>:
  400eb8:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ebc:	b672      	cpsid	i
  400ebe:	f383 8811 	msr	BASEPRI, r3
  400ec2:	f3bf 8f6f 	isb	sy
  400ec6:	f3bf 8f4f 	dsb	sy
  400eca:	b662      	cpsie	i
	uxCriticalNesting++;
  400ecc:	4a0b      	ldr	r2, [pc, #44]	; (400efc <vPortEnterCritical+0x44>)
  400ece:	6813      	ldr	r3, [r2, #0]
  400ed0:	3301      	adds	r3, #1
  400ed2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  400ed4:	2b01      	cmp	r3, #1
  400ed6:	d10f      	bne.n	400ef8 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  400ed8:	4b09      	ldr	r3, [pc, #36]	; (400f00 <vPortEnterCritical+0x48>)
  400eda:	681b      	ldr	r3, [r3, #0]
  400edc:	f013 0fff 	tst.w	r3, #255	; 0xff
  400ee0:	d00a      	beq.n	400ef8 <vPortEnterCritical+0x40>
  400ee2:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ee6:	b672      	cpsid	i
  400ee8:	f383 8811 	msr	BASEPRI, r3
  400eec:	f3bf 8f6f 	isb	sy
  400ef0:	f3bf 8f4f 	dsb	sy
  400ef4:	b662      	cpsie	i
  400ef6:	e7fe      	b.n	400ef6 <vPortEnterCritical+0x3e>
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop
  400efc:	20400010 	.word	0x20400010
  400f00:	e000ed04 	.word	0xe000ed04

00400f04 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  400f04:	4b0a      	ldr	r3, [pc, #40]	; (400f30 <vPortExitCritical+0x2c>)
  400f06:	681b      	ldr	r3, [r3, #0]
  400f08:	b953      	cbnz	r3, 400f20 <vPortExitCritical+0x1c>
  400f0a:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f0e:	b672      	cpsid	i
  400f10:	f383 8811 	msr	BASEPRI, r3
  400f14:	f3bf 8f6f 	isb	sy
  400f18:	f3bf 8f4f 	dsb	sy
  400f1c:	b662      	cpsie	i
  400f1e:	e7fe      	b.n	400f1e <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  400f20:	3b01      	subs	r3, #1
  400f22:	4a03      	ldr	r2, [pc, #12]	; (400f30 <vPortExitCritical+0x2c>)
  400f24:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  400f26:	b90b      	cbnz	r3, 400f2c <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400f28:	f383 8811 	msr	BASEPRI, r3
  400f2c:	4770      	bx	lr
  400f2e:	bf00      	nop
  400f30:	20400010 	.word	0x20400010

00400f34 <PendSV_Handler>:
	__asm volatile
  400f34:	f3ef 8009 	mrs	r0, PSP
  400f38:	f3bf 8f6f 	isb	sy
  400f3c:	4b15      	ldr	r3, [pc, #84]	; (400f94 <pxCurrentTCBConst>)
  400f3e:	681a      	ldr	r2, [r3, #0]
  400f40:	f01e 0f10 	tst.w	lr, #16
  400f44:	bf08      	it	eq
  400f46:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400f4a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f4e:	6010      	str	r0, [r2, #0]
  400f50:	f84d 3d04 	str.w	r3, [sp, #-4]!
  400f54:	f04f 0080 	mov.w	r0, #128	; 0x80
  400f58:	b672      	cpsid	i
  400f5a:	f380 8811 	msr	BASEPRI, r0
  400f5e:	f3bf 8f4f 	dsb	sy
  400f62:	f3bf 8f6f 	isb	sy
  400f66:	b662      	cpsie	i
  400f68:	f001 f8fe 	bl	402168 <vTaskSwitchContext>
  400f6c:	f04f 0000 	mov.w	r0, #0
  400f70:	f380 8811 	msr	BASEPRI, r0
  400f74:	bc08      	pop	{r3}
  400f76:	6819      	ldr	r1, [r3, #0]
  400f78:	6808      	ldr	r0, [r1, #0]
  400f7a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f7e:	f01e 0f10 	tst.w	lr, #16
  400f82:	bf08      	it	eq
  400f84:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400f88:	f380 8809 	msr	PSP, r0
  400f8c:	f3bf 8f6f 	isb	sy
  400f90:	4770      	bx	lr
  400f92:	bf00      	nop

00400f94 <pxCurrentTCBConst>:
  400f94:	20400a68 	.word	0x20400a68
  400f98:	4770      	bx	lr
  400f9a:	bf00      	nop

00400f9c <SysTick_Handler>:
{
  400f9c:	b508      	push	{r3, lr}
	__asm volatile
  400f9e:	f3ef 8311 	mrs	r3, BASEPRI
  400fa2:	f04f 0280 	mov.w	r2, #128	; 0x80
  400fa6:	b672      	cpsid	i
  400fa8:	f382 8811 	msr	BASEPRI, r2
  400fac:	f3bf 8f6f 	isb	sy
  400fb0:	f3bf 8f4f 	dsb	sy
  400fb4:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  400fb6:	4b05      	ldr	r3, [pc, #20]	; (400fcc <SysTick_Handler+0x30>)
  400fb8:	4798      	blx	r3
  400fba:	b118      	cbz	r0, 400fc4 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400fbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400fc0:	4b03      	ldr	r3, [pc, #12]	; (400fd0 <SysTick_Handler+0x34>)
  400fc2:	601a      	str	r2, [r3, #0]
	__asm volatile
  400fc4:	2300      	movs	r3, #0
  400fc6:	f383 8811 	msr	BASEPRI, r3
  400fca:	bd08      	pop	{r3, pc}
  400fcc:	00401dd5 	.word	0x00401dd5
  400fd0:	e000ed04 	.word	0xe000ed04

00400fd4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  400fd4:	4a03      	ldr	r2, [pc, #12]	; (400fe4 <vPortSetupTimerInterrupt+0x10>)
  400fd6:	4b04      	ldr	r3, [pc, #16]	; (400fe8 <vPortSetupTimerInterrupt+0x14>)
  400fd8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  400fda:	2207      	movs	r2, #7
  400fdc:	3b04      	subs	r3, #4
  400fde:	601a      	str	r2, [r3, #0]
  400fe0:	4770      	bx	lr
  400fe2:	bf00      	nop
  400fe4:	000927bf 	.word	0x000927bf
  400fe8:	e000e014 	.word	0xe000e014

00400fec <xPortStartScheduler>:
{
  400fec:	b500      	push	{lr}
  400fee:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  400ff0:	4b25      	ldr	r3, [pc, #148]	; (401088 <xPortStartScheduler+0x9c>)
  400ff2:	781a      	ldrb	r2, [r3, #0]
  400ff4:	b2d2      	uxtb	r2, r2
  400ff6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  400ff8:	22ff      	movs	r2, #255	; 0xff
  400ffa:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  400ffc:	781b      	ldrb	r3, [r3, #0]
  400ffe:	b2db      	uxtb	r3, r3
  401000:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401004:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401008:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40100c:	4a1f      	ldr	r2, [pc, #124]	; (40108c <xPortStartScheduler+0xa0>)
  40100e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  401010:	2207      	movs	r2, #7
  401012:	4b1f      	ldr	r3, [pc, #124]	; (401090 <xPortStartScheduler+0xa4>)
  401014:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401016:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40101a:	f013 0f80 	tst.w	r3, #128	; 0x80
  40101e:	d010      	beq.n	401042 <xPortStartScheduler+0x56>
  401020:	2206      	movs	r2, #6
  401022:	e000      	b.n	401026 <xPortStartScheduler+0x3a>
  401024:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  401026:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40102a:	005b      	lsls	r3, r3, #1
  40102c:	b2db      	uxtb	r3, r3
  40102e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401032:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401036:	1e51      	subs	r1, r2, #1
  401038:	f013 0f80 	tst.w	r3, #128	; 0x80
  40103c:	d1f2      	bne.n	401024 <xPortStartScheduler+0x38>
  40103e:	4b14      	ldr	r3, [pc, #80]	; (401090 <xPortStartScheduler+0xa4>)
  401040:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401042:	4a13      	ldr	r2, [pc, #76]	; (401090 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401044:	6813      	ldr	r3, [r2, #0]
  401046:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401048:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40104c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  40104e:	9b01      	ldr	r3, [sp, #4]
  401050:	b2db      	uxtb	r3, r3
  401052:	4a0d      	ldr	r2, [pc, #52]	; (401088 <xPortStartScheduler+0x9c>)
  401054:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401056:	4b0f      	ldr	r3, [pc, #60]	; (401094 <xPortStartScheduler+0xa8>)
  401058:	681a      	ldr	r2, [r3, #0]
  40105a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  40105e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401060:	681a      	ldr	r2, [r3, #0]
  401062:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  401066:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  401068:	4b0b      	ldr	r3, [pc, #44]	; (401098 <xPortStartScheduler+0xac>)
  40106a:	4798      	blx	r3
	uxCriticalNesting = 0;
  40106c:	2200      	movs	r2, #0
  40106e:	4b0b      	ldr	r3, [pc, #44]	; (40109c <xPortStartScheduler+0xb0>)
  401070:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  401072:	4b0b      	ldr	r3, [pc, #44]	; (4010a0 <xPortStartScheduler+0xb4>)
  401074:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  401076:	4a0b      	ldr	r2, [pc, #44]	; (4010a4 <xPortStartScheduler+0xb8>)
  401078:	6813      	ldr	r3, [r2, #0]
  40107a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  40107e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  401080:	4b09      	ldr	r3, [pc, #36]	; (4010a8 <xPortStartScheduler+0xbc>)
  401082:	4798      	blx	r3
	prvTaskExitError();
  401084:	4b09      	ldr	r3, [pc, #36]	; (4010ac <xPortStartScheduler+0xc0>)
  401086:	4798      	blx	r3
  401088:	e000e400 	.word	0xe000e400
  40108c:	20400a60 	.word	0x20400a60
  401090:	20400a64 	.word	0x20400a64
  401094:	e000ed20 	.word	0xe000ed20
  401098:	00400fd5 	.word	0x00400fd5
  40109c:	20400010 	.word	0x20400010
  4010a0:	00400e59 	.word	0x00400e59
  4010a4:	e000ef34 	.word	0xe000ef34
  4010a8:	00400e39 	.word	0x00400e39
  4010ac:	00400dfd 	.word	0x00400dfd

004010b0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  4010b0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4010b4:	2b0f      	cmp	r3, #15
  4010b6:	d911      	bls.n	4010dc <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4010b8:	4a12      	ldr	r2, [pc, #72]	; (401104 <vPortValidateInterruptPriority+0x54>)
  4010ba:	5c9b      	ldrb	r3, [r3, r2]
  4010bc:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4010be:	4a12      	ldr	r2, [pc, #72]	; (401108 <vPortValidateInterruptPriority+0x58>)
  4010c0:	7812      	ldrb	r2, [r2, #0]
  4010c2:	429a      	cmp	r2, r3
  4010c4:	d90a      	bls.n	4010dc <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  4010c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4010ca:	b672      	cpsid	i
  4010cc:	f383 8811 	msr	BASEPRI, r3
  4010d0:	f3bf 8f6f 	isb	sy
  4010d4:	f3bf 8f4f 	dsb	sy
  4010d8:	b662      	cpsie	i
  4010da:	e7fe      	b.n	4010da <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4010dc:	4b0b      	ldr	r3, [pc, #44]	; (40110c <vPortValidateInterruptPriority+0x5c>)
  4010de:	681b      	ldr	r3, [r3, #0]
  4010e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4010e4:	4a0a      	ldr	r2, [pc, #40]	; (401110 <vPortValidateInterruptPriority+0x60>)
  4010e6:	6812      	ldr	r2, [r2, #0]
  4010e8:	4293      	cmp	r3, r2
  4010ea:	d90a      	bls.n	401102 <vPortValidateInterruptPriority+0x52>
  4010ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4010f0:	b672      	cpsid	i
  4010f2:	f383 8811 	msr	BASEPRI, r3
  4010f6:	f3bf 8f6f 	isb	sy
  4010fa:	f3bf 8f4f 	dsb	sy
  4010fe:	b662      	cpsie	i
  401100:	e7fe      	b.n	401100 <vPortValidateInterruptPriority+0x50>
  401102:	4770      	bx	lr
  401104:	e000e3f0 	.word	0xe000e3f0
  401108:	20400a60 	.word	0x20400a60
  40110c:	e000ed0c 	.word	0xe000ed0c
  401110:	20400a64 	.word	0x20400a64

00401114 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401114:	b510      	push	{r4, lr}
  401116:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  401118:	4b06      	ldr	r3, [pc, #24]	; (401134 <pvPortMalloc+0x20>)
  40111a:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  40111c:	4620      	mov	r0, r4
  40111e:	4b06      	ldr	r3, [pc, #24]	; (401138 <pvPortMalloc+0x24>)
  401120:	4798      	blx	r3
  401122:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401124:	4b05      	ldr	r3, [pc, #20]	; (40113c <pvPortMalloc+0x28>)
  401126:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401128:	b10c      	cbz	r4, 40112e <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  40112a:	4620      	mov	r0, r4
  40112c:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  40112e:	4b04      	ldr	r3, [pc, #16]	; (401140 <pvPortMalloc+0x2c>)
  401130:	4798      	blx	r3
	return pvReturn;
  401132:	e7fa      	b.n	40112a <pvPortMalloc+0x16>
  401134:	00401db9 	.word	0x00401db9
  401138:	00403389 	.word	0x00403389
  40113c:	00401f21 	.word	0x00401f21
  401140:	00402c83 	.word	0x00402c83

00401144 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401144:	b148      	cbz	r0, 40115a <vPortFree+0x16>
{
  401146:	b510      	push	{r4, lr}
  401148:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  40114a:	4b04      	ldr	r3, [pc, #16]	; (40115c <vPortFree+0x18>)
  40114c:	4798      	blx	r3
		{
			free( pv );
  40114e:	4620      	mov	r0, r4
  401150:	4b03      	ldr	r3, [pc, #12]	; (401160 <vPortFree+0x1c>)
  401152:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401154:	4b03      	ldr	r3, [pc, #12]	; (401164 <vPortFree+0x20>)
  401156:	4798      	blx	r3
  401158:	bd10      	pop	{r4, pc}
  40115a:	4770      	bx	lr
  40115c:	00401db9 	.word	0x00401db9
  401160:	00403399 	.word	0x00403399
  401164:	00401f21 	.word	0x00401f21

00401168 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  401168:	b538      	push	{r3, r4, r5, lr}
  40116a:	4604      	mov	r4, r0
  40116c:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  40116e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401170:	b95a      	cbnz	r2, 40118a <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401172:	6803      	ldr	r3, [r0, #0]
  401174:	2b00      	cmp	r3, #0
  401176:	d12e      	bne.n	4011d6 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401178:	6840      	ldr	r0, [r0, #4]
  40117a:	4b1b      	ldr	r3, [pc, #108]	; (4011e8 <prvCopyDataToQueue+0x80>)
  40117c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40117e:	2300      	movs	r3, #0
  401180:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401182:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401184:	3301      	adds	r3, #1
  401186:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  401188:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  40118a:	b96d      	cbnz	r5, 4011a8 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  40118c:	6880      	ldr	r0, [r0, #8]
  40118e:	4b17      	ldr	r3, [pc, #92]	; (4011ec <prvCopyDataToQueue+0x84>)
  401190:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401192:	68a3      	ldr	r3, [r4, #8]
  401194:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401196:	4413      	add	r3, r2
  401198:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40119a:	6862      	ldr	r2, [r4, #4]
  40119c:	4293      	cmp	r3, r2
  40119e:	d31c      	bcc.n	4011da <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4011a0:	6823      	ldr	r3, [r4, #0]
  4011a2:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4011a4:	2000      	movs	r0, #0
  4011a6:	e7ec      	b.n	401182 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4011a8:	68c0      	ldr	r0, [r0, #12]
  4011aa:	4b10      	ldr	r3, [pc, #64]	; (4011ec <prvCopyDataToQueue+0x84>)
  4011ac:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4011ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4011b0:	425b      	negs	r3, r3
  4011b2:	68e2      	ldr	r2, [r4, #12]
  4011b4:	441a      	add	r2, r3
  4011b6:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4011b8:	6821      	ldr	r1, [r4, #0]
  4011ba:	428a      	cmp	r2, r1
  4011bc:	d202      	bcs.n	4011c4 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4011be:	6862      	ldr	r2, [r4, #4]
  4011c0:	4413      	add	r3, r2
  4011c2:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  4011c4:	2d02      	cmp	r5, #2
  4011c6:	d10a      	bne.n	4011de <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4011c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4011ca:	b153      	cbz	r3, 4011e2 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  4011cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4011ce:	3b01      	subs	r3, #1
  4011d0:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4011d2:	2000      	movs	r0, #0
  4011d4:	e7d5      	b.n	401182 <prvCopyDataToQueue+0x1a>
  4011d6:	2000      	movs	r0, #0
  4011d8:	e7d3      	b.n	401182 <prvCopyDataToQueue+0x1a>
  4011da:	2000      	movs	r0, #0
  4011dc:	e7d1      	b.n	401182 <prvCopyDataToQueue+0x1a>
  4011de:	2000      	movs	r0, #0
  4011e0:	e7cf      	b.n	401182 <prvCopyDataToQueue+0x1a>
  4011e2:	2000      	movs	r0, #0
  4011e4:	e7cd      	b.n	401182 <prvCopyDataToQueue+0x1a>
  4011e6:	bf00      	nop
  4011e8:	00402569 	.word	0x00402569
  4011ec:	00403909 	.word	0x00403909

004011f0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4011f0:	b530      	push	{r4, r5, lr}
  4011f2:	b083      	sub	sp, #12
  4011f4:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4011f6:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  4011f8:	b174      	cbz	r4, 401218 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  4011fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4011fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4011fe:	429a      	cmp	r2, r3
  401200:	d315      	bcc.n	40122e <prvNotifyQueueSetContainer+0x3e>
  401202:	f04f 0380 	mov.w	r3, #128	; 0x80
  401206:	b672      	cpsid	i
  401208:	f383 8811 	msr	BASEPRI, r3
  40120c:	f3bf 8f6f 	isb	sy
  401210:	f3bf 8f4f 	dsb	sy
  401214:	b662      	cpsie	i
  401216:	e7fe      	b.n	401216 <prvNotifyQueueSetContainer+0x26>
  401218:	f04f 0380 	mov.w	r3, #128	; 0x80
  40121c:	b672      	cpsid	i
  40121e:	f383 8811 	msr	BASEPRI, r3
  401222:	f3bf 8f6f 	isb	sy
  401226:	f3bf 8f4f 	dsb	sy
  40122a:	b662      	cpsie	i
  40122c:	e7fe      	b.n	40122c <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  40122e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401230:	4293      	cmp	r3, r2
  401232:	d803      	bhi.n	40123c <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401234:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401236:	4628      	mov	r0, r5
  401238:	b003      	add	sp, #12
  40123a:	bd30      	pop	{r4, r5, pc}
  40123c:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  40123e:	a901      	add	r1, sp, #4
  401240:	4620      	mov	r0, r4
  401242:	4b0b      	ldr	r3, [pc, #44]	; (401270 <prvNotifyQueueSetContainer+0x80>)
  401244:	4798      	blx	r3
  401246:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  401248:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40124a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40124e:	d10a      	bne.n	401266 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401250:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401252:	2b00      	cmp	r3, #0
  401254:	d0ef      	beq.n	401236 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  401256:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40125a:	4b06      	ldr	r3, [pc, #24]	; (401274 <prvNotifyQueueSetContainer+0x84>)
  40125c:	4798      	blx	r3
  40125e:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401260:	bf18      	it	ne
  401262:	2501      	movne	r5, #1
  401264:	e7e7      	b.n	401236 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  401266:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401268:	3301      	adds	r3, #1
  40126a:	64a3      	str	r3, [r4, #72]	; 0x48
  40126c:	e7e3      	b.n	401236 <prvNotifyQueueSetContainer+0x46>
  40126e:	bf00      	nop
  401270:	00401169 	.word	0x00401169
  401274:	0040233d 	.word	0x0040233d

00401278 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401278:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40127a:	b172      	cbz	r2, 40129a <prvCopyDataFromQueue+0x22>
{
  40127c:	b510      	push	{r4, lr}
  40127e:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401280:	68c4      	ldr	r4, [r0, #12]
  401282:	4414      	add	r4, r2
  401284:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401286:	6840      	ldr	r0, [r0, #4]
  401288:	4284      	cmp	r4, r0
  40128a:	d301      	bcc.n	401290 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  40128c:	6818      	ldr	r0, [r3, #0]
  40128e:	60d8      	str	r0, [r3, #12]
  401290:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401292:	68d9      	ldr	r1, [r3, #12]
  401294:	4b01      	ldr	r3, [pc, #4]	; (40129c <prvCopyDataFromQueue+0x24>)
  401296:	4798      	blx	r3
  401298:	bd10      	pop	{r4, pc}
  40129a:	4770      	bx	lr
  40129c:	00403909 	.word	0x00403909

004012a0 <prvUnlockQueue>:
{
  4012a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4012a2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4012a4:	4b22      	ldr	r3, [pc, #136]	; (401330 <prvUnlockQueue+0x90>)
  4012a6:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4012a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4012aa:	2b00      	cmp	r3, #0
  4012ac:	dd1b      	ble.n	4012e6 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4012ae:	4d21      	ldr	r5, [pc, #132]	; (401334 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  4012b0:	4f21      	ldr	r7, [pc, #132]	; (401338 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4012b2:	4e22      	ldr	r6, [pc, #136]	; (40133c <prvUnlockQueue+0x9c>)
  4012b4:	e00b      	b.n	4012ce <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4012b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4012b8:	b1ab      	cbz	r3, 4012e6 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4012ba:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4012be:	47b0      	blx	r6
  4012c0:	b978      	cbnz	r0, 4012e2 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  4012c2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4012c4:	3b01      	subs	r3, #1
  4012c6:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4012c8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4012ca:	2b00      	cmp	r3, #0
  4012cc:	dd0b      	ble.n	4012e6 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  4012ce:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4012d0:	2b00      	cmp	r3, #0
  4012d2:	d0f0      	beq.n	4012b6 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4012d4:	2100      	movs	r1, #0
  4012d6:	4620      	mov	r0, r4
  4012d8:	47a8      	blx	r5
  4012da:	2801      	cmp	r0, #1
  4012dc:	d1f1      	bne.n	4012c2 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  4012de:	47b8      	blx	r7
  4012e0:	e7ef      	b.n	4012c2 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  4012e2:	47b8      	blx	r7
  4012e4:	e7ed      	b.n	4012c2 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  4012e6:	f04f 33ff 	mov.w	r3, #4294967295
  4012ea:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  4012ec:	4b14      	ldr	r3, [pc, #80]	; (401340 <prvUnlockQueue+0xa0>)
  4012ee:	4798      	blx	r3
	taskENTER_CRITICAL();
  4012f0:	4b0f      	ldr	r3, [pc, #60]	; (401330 <prvUnlockQueue+0x90>)
  4012f2:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4012f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4012f6:	2b00      	cmp	r3, #0
  4012f8:	dd14      	ble.n	401324 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4012fa:	6923      	ldr	r3, [r4, #16]
  4012fc:	b193      	cbz	r3, 401324 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4012fe:	f104 0610 	add.w	r6, r4, #16
  401302:	4d0e      	ldr	r5, [pc, #56]	; (40133c <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401304:	4f0c      	ldr	r7, [pc, #48]	; (401338 <prvUnlockQueue+0x98>)
  401306:	e007      	b.n	401318 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  401308:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40130a:	3b01      	subs	r3, #1
  40130c:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40130e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401310:	2b00      	cmp	r3, #0
  401312:	dd07      	ble.n	401324 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401314:	6923      	ldr	r3, [r4, #16]
  401316:	b12b      	cbz	r3, 401324 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401318:	4630      	mov	r0, r6
  40131a:	47a8      	blx	r5
  40131c:	2800      	cmp	r0, #0
  40131e:	d0f3      	beq.n	401308 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  401320:	47b8      	blx	r7
  401322:	e7f1      	b.n	401308 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  401324:	f04f 33ff 	mov.w	r3, #4294967295
  401328:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  40132a:	4b05      	ldr	r3, [pc, #20]	; (401340 <prvUnlockQueue+0xa0>)
  40132c:	4798      	blx	r3
  40132e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401330:	00400eb9 	.word	0x00400eb9
  401334:	004011f1 	.word	0x004011f1
  401338:	00402499 	.word	0x00402499
  40133c:	0040233d 	.word	0x0040233d
  401340:	00400f05 	.word	0x00400f05

00401344 <xQueueGenericReset>:
{
  401344:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  401346:	b308      	cbz	r0, 40138c <xQueueGenericReset+0x48>
  401348:	4604      	mov	r4, r0
  40134a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  40134c:	4b1d      	ldr	r3, [pc, #116]	; (4013c4 <xQueueGenericReset+0x80>)
  40134e:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401350:	6822      	ldr	r2, [r4, #0]
  401352:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401354:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401356:	fb03 f301 	mul.w	r3, r3, r1
  40135a:	18d0      	adds	r0, r2, r3
  40135c:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  40135e:	2000      	movs	r0, #0
  401360:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401362:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401364:	1a5b      	subs	r3, r3, r1
  401366:	4413      	add	r3, r2
  401368:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  40136a:	f04f 33ff 	mov.w	r3, #4294967295
  40136e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401370:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  401372:	b9fd      	cbnz	r5, 4013b4 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401374:	6923      	ldr	r3, [r4, #16]
  401376:	b12b      	cbz	r3, 401384 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401378:	f104 0010 	add.w	r0, r4, #16
  40137c:	4b12      	ldr	r3, [pc, #72]	; (4013c8 <xQueueGenericReset+0x84>)
  40137e:	4798      	blx	r3
  401380:	2801      	cmp	r0, #1
  401382:	d00e      	beq.n	4013a2 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401384:	4b11      	ldr	r3, [pc, #68]	; (4013cc <xQueueGenericReset+0x88>)
  401386:	4798      	blx	r3
}
  401388:	2001      	movs	r0, #1
  40138a:	bd38      	pop	{r3, r4, r5, pc}
  40138c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401390:	b672      	cpsid	i
  401392:	f383 8811 	msr	BASEPRI, r3
  401396:	f3bf 8f6f 	isb	sy
  40139a:	f3bf 8f4f 	dsb	sy
  40139e:	b662      	cpsie	i
  4013a0:	e7fe      	b.n	4013a0 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  4013a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4013a6:	4b0a      	ldr	r3, [pc, #40]	; (4013d0 <xQueueGenericReset+0x8c>)
  4013a8:	601a      	str	r2, [r3, #0]
  4013aa:	f3bf 8f4f 	dsb	sy
  4013ae:	f3bf 8f6f 	isb	sy
  4013b2:	e7e7      	b.n	401384 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4013b4:	f104 0010 	add.w	r0, r4, #16
  4013b8:	4d06      	ldr	r5, [pc, #24]	; (4013d4 <xQueueGenericReset+0x90>)
  4013ba:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4013bc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4013c0:	47a8      	blx	r5
  4013c2:	e7df      	b.n	401384 <xQueueGenericReset+0x40>
  4013c4:	00400eb9 	.word	0x00400eb9
  4013c8:	0040233d 	.word	0x0040233d
  4013cc:	00400f05 	.word	0x00400f05
  4013d0:	e000ed04 	.word	0xe000ed04
  4013d4:	00400d6d 	.word	0x00400d6d

004013d8 <xQueueGenericCreate>:
{
  4013d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  4013da:	b950      	cbnz	r0, 4013f2 <xQueueGenericCreate+0x1a>
  4013dc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013e0:	b672      	cpsid	i
  4013e2:	f383 8811 	msr	BASEPRI, r3
  4013e6:	f3bf 8f6f 	isb	sy
  4013ea:	f3bf 8f4f 	dsb	sy
  4013ee:	b662      	cpsie	i
  4013f0:	e7fe      	b.n	4013f0 <xQueueGenericCreate+0x18>
  4013f2:	4606      	mov	r6, r0
  4013f4:	4617      	mov	r7, r2
  4013f6:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  4013f8:	b189      	cbz	r1, 40141e <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4013fa:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4013fe:	3059      	adds	r0, #89	; 0x59
  401400:	4b12      	ldr	r3, [pc, #72]	; (40144c <xQueueGenericCreate+0x74>)
  401402:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401404:	4604      	mov	r4, r0
  401406:	b9e8      	cbnz	r0, 401444 <xQueueGenericCreate+0x6c>
  401408:	f04f 0380 	mov.w	r3, #128	; 0x80
  40140c:	b672      	cpsid	i
  40140e:	f383 8811 	msr	BASEPRI, r3
  401412:	f3bf 8f6f 	isb	sy
  401416:	f3bf 8f4f 	dsb	sy
  40141a:	b662      	cpsie	i
  40141c:	e7fe      	b.n	40141c <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40141e:	2058      	movs	r0, #88	; 0x58
  401420:	4b0a      	ldr	r3, [pc, #40]	; (40144c <xQueueGenericCreate+0x74>)
  401422:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401424:	4604      	mov	r4, r0
  401426:	2800      	cmp	r0, #0
  401428:	d0ee      	beq.n	401408 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  40142a:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  40142c:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  40142e:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401430:	2101      	movs	r1, #1
  401432:	4620      	mov	r0, r4
  401434:	4b06      	ldr	r3, [pc, #24]	; (401450 <xQueueGenericCreate+0x78>)
  401436:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  401438:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  40143c:	2300      	movs	r3, #0
  40143e:	6563      	str	r3, [r4, #84]	; 0x54
}
  401440:	4620      	mov	r0, r4
  401442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401444:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401448:	6003      	str	r3, [r0, #0]
  40144a:	e7ef      	b.n	40142c <xQueueGenericCreate+0x54>
  40144c:	00401115 	.word	0x00401115
  401450:	00401345 	.word	0x00401345

00401454 <xQueueGenericSend>:
{
  401454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401458:	b085      	sub	sp, #20
  40145a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  40145c:	b1b8      	cbz	r0, 40148e <xQueueGenericSend+0x3a>
  40145e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401460:	b301      	cbz	r1, 4014a4 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401462:	2b02      	cmp	r3, #2
  401464:	d02c      	beq.n	4014c0 <xQueueGenericSend+0x6c>
  401466:	461d      	mov	r5, r3
  401468:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40146a:	4b66      	ldr	r3, [pc, #408]	; (401604 <xQueueGenericSend+0x1b0>)
  40146c:	4798      	blx	r3
  40146e:	2800      	cmp	r0, #0
  401470:	d134      	bne.n	4014dc <xQueueGenericSend+0x88>
  401472:	9b01      	ldr	r3, [sp, #4]
  401474:	2b00      	cmp	r3, #0
  401476:	d038      	beq.n	4014ea <xQueueGenericSend+0x96>
  401478:	f04f 0380 	mov.w	r3, #128	; 0x80
  40147c:	b672      	cpsid	i
  40147e:	f383 8811 	msr	BASEPRI, r3
  401482:	f3bf 8f6f 	isb	sy
  401486:	f3bf 8f4f 	dsb	sy
  40148a:	b662      	cpsie	i
  40148c:	e7fe      	b.n	40148c <xQueueGenericSend+0x38>
  40148e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401492:	b672      	cpsid	i
  401494:	f383 8811 	msr	BASEPRI, r3
  401498:	f3bf 8f6f 	isb	sy
  40149c:	f3bf 8f4f 	dsb	sy
  4014a0:	b662      	cpsie	i
  4014a2:	e7fe      	b.n	4014a2 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4014a4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4014a6:	2a00      	cmp	r2, #0
  4014a8:	d0db      	beq.n	401462 <xQueueGenericSend+0xe>
  4014aa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014ae:	b672      	cpsid	i
  4014b0:	f383 8811 	msr	BASEPRI, r3
  4014b4:	f3bf 8f6f 	isb	sy
  4014b8:	f3bf 8f4f 	dsb	sy
  4014bc:	b662      	cpsie	i
  4014be:	e7fe      	b.n	4014be <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4014c0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  4014c2:	2a01      	cmp	r2, #1
  4014c4:	d0cf      	beq.n	401466 <xQueueGenericSend+0x12>
  4014c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014ca:	b672      	cpsid	i
  4014cc:	f383 8811 	msr	BASEPRI, r3
  4014d0:	f3bf 8f6f 	isb	sy
  4014d4:	f3bf 8f4f 	dsb	sy
  4014d8:	b662      	cpsie	i
  4014da:	e7fe      	b.n	4014da <xQueueGenericSend+0x86>
  4014dc:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  4014de:	4e4a      	ldr	r6, [pc, #296]	; (401608 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  4014e0:	f8df a150 	ldr.w	sl, [pc, #336]	; 401634 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  4014e4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401614 <xQueueGenericSend+0x1c0>
  4014e8:	e042      	b.n	401570 <xQueueGenericSend+0x11c>
  4014ea:	2700      	movs	r7, #0
  4014ec:	e7f7      	b.n	4014de <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4014ee:	462a      	mov	r2, r5
  4014f0:	4641      	mov	r1, r8
  4014f2:	4620      	mov	r0, r4
  4014f4:	4b45      	ldr	r3, [pc, #276]	; (40160c <xQueueGenericSend+0x1b8>)
  4014f6:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  4014f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4014fa:	b19b      	cbz	r3, 401524 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4014fc:	4629      	mov	r1, r5
  4014fe:	4620      	mov	r0, r4
  401500:	4b43      	ldr	r3, [pc, #268]	; (401610 <xQueueGenericSend+0x1bc>)
  401502:	4798      	blx	r3
  401504:	2801      	cmp	r0, #1
  401506:	d107      	bne.n	401518 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401508:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40150c:	4b41      	ldr	r3, [pc, #260]	; (401614 <xQueueGenericSend+0x1c0>)
  40150e:	601a      	str	r2, [r3, #0]
  401510:	f3bf 8f4f 	dsb	sy
  401514:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401518:	4b3f      	ldr	r3, [pc, #252]	; (401618 <xQueueGenericSend+0x1c4>)
  40151a:	4798      	blx	r3
				return pdPASS;
  40151c:	2001      	movs	r0, #1
}
  40151e:	b005      	add	sp, #20
  401520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401524:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401526:	b173      	cbz	r3, 401546 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401528:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40152c:	4b3b      	ldr	r3, [pc, #236]	; (40161c <xQueueGenericSend+0x1c8>)
  40152e:	4798      	blx	r3
  401530:	2801      	cmp	r0, #1
  401532:	d1f1      	bne.n	401518 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  401534:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401538:	4b36      	ldr	r3, [pc, #216]	; (401614 <xQueueGenericSend+0x1c0>)
  40153a:	601a      	str	r2, [r3, #0]
  40153c:	f3bf 8f4f 	dsb	sy
  401540:	f3bf 8f6f 	isb	sy
  401544:	e7e8      	b.n	401518 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  401546:	2800      	cmp	r0, #0
  401548:	d0e6      	beq.n	401518 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  40154a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40154e:	4b31      	ldr	r3, [pc, #196]	; (401614 <xQueueGenericSend+0x1c0>)
  401550:	601a      	str	r2, [r3, #0]
  401552:	f3bf 8f4f 	dsb	sy
  401556:	f3bf 8f6f 	isb	sy
  40155a:	e7dd      	b.n	401518 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  40155c:	4b2e      	ldr	r3, [pc, #184]	; (401618 <xQueueGenericSend+0x1c4>)
  40155e:	4798      	blx	r3
					return errQUEUE_FULL;
  401560:	2000      	movs	r0, #0
  401562:	e7dc      	b.n	40151e <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  401564:	4620      	mov	r0, r4
  401566:	4b2e      	ldr	r3, [pc, #184]	; (401620 <xQueueGenericSend+0x1cc>)
  401568:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40156a:	4b2e      	ldr	r3, [pc, #184]	; (401624 <xQueueGenericSend+0x1d0>)
  40156c:	4798      	blx	r3
  40156e:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  401570:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401572:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401574:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401576:	429a      	cmp	r2, r3
  401578:	d3b9      	bcc.n	4014ee <xQueueGenericSend+0x9a>
  40157a:	2d02      	cmp	r5, #2
  40157c:	d0b7      	beq.n	4014ee <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  40157e:	9b01      	ldr	r3, [sp, #4]
  401580:	2b00      	cmp	r3, #0
  401582:	d0eb      	beq.n	40155c <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  401584:	b90f      	cbnz	r7, 40158a <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  401586:	a802      	add	r0, sp, #8
  401588:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  40158a:	4b23      	ldr	r3, [pc, #140]	; (401618 <xQueueGenericSend+0x1c4>)
  40158c:	4798      	blx	r3
		vTaskSuspendAll();
  40158e:	4b26      	ldr	r3, [pc, #152]	; (401628 <xQueueGenericSend+0x1d4>)
  401590:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401592:	47b0      	blx	r6
  401594:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401596:	f1b3 3fff 	cmp.w	r3, #4294967295
  40159a:	d101      	bne.n	4015a0 <xQueueGenericSend+0x14c>
  40159c:	2300      	movs	r3, #0
  40159e:	6463      	str	r3, [r4, #68]	; 0x44
  4015a0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4015a2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4015a6:	d101      	bne.n	4015ac <xQueueGenericSend+0x158>
  4015a8:	2300      	movs	r3, #0
  4015aa:	64a3      	str	r3, [r4, #72]	; 0x48
  4015ac:	4b1a      	ldr	r3, [pc, #104]	; (401618 <xQueueGenericSend+0x1c4>)
  4015ae:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4015b0:	a901      	add	r1, sp, #4
  4015b2:	a802      	add	r0, sp, #8
  4015b4:	4b1d      	ldr	r3, [pc, #116]	; (40162c <xQueueGenericSend+0x1d8>)
  4015b6:	4798      	blx	r3
  4015b8:	b9e0      	cbnz	r0, 4015f4 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  4015ba:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  4015bc:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  4015c0:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  4015c2:	4b15      	ldr	r3, [pc, #84]	; (401618 <xQueueGenericSend+0x1c4>)
  4015c4:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4015c6:	45bb      	cmp	fp, r7
  4015c8:	d1cc      	bne.n	401564 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4015ca:	9901      	ldr	r1, [sp, #4]
  4015cc:	f104 0010 	add.w	r0, r4, #16
  4015d0:	4b17      	ldr	r3, [pc, #92]	; (401630 <xQueueGenericSend+0x1dc>)
  4015d2:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4015d4:	4620      	mov	r0, r4
  4015d6:	4b12      	ldr	r3, [pc, #72]	; (401620 <xQueueGenericSend+0x1cc>)
  4015d8:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4015da:	4b12      	ldr	r3, [pc, #72]	; (401624 <xQueueGenericSend+0x1d0>)
  4015dc:	4798      	blx	r3
  4015de:	2800      	cmp	r0, #0
  4015e0:	d1c5      	bne.n	40156e <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  4015e2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4015e6:	f8c9 3000 	str.w	r3, [r9]
  4015ea:	f3bf 8f4f 	dsb	sy
  4015ee:	f3bf 8f6f 	isb	sy
  4015f2:	e7bc      	b.n	40156e <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  4015f4:	4620      	mov	r0, r4
  4015f6:	4b0a      	ldr	r3, [pc, #40]	; (401620 <xQueueGenericSend+0x1cc>)
  4015f8:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4015fa:	4b0a      	ldr	r3, [pc, #40]	; (401624 <xQueueGenericSend+0x1d0>)
  4015fc:	4798      	blx	r3
			return errQUEUE_FULL;
  4015fe:	2000      	movs	r0, #0
  401600:	e78d      	b.n	40151e <xQueueGenericSend+0xca>
  401602:	bf00      	nop
  401604:	004024a5 	.word	0x004024a5
  401608:	00400eb9 	.word	0x00400eb9
  40160c:	00401169 	.word	0x00401169
  401610:	004011f1 	.word	0x004011f1
  401614:	e000ed04 	.word	0xe000ed04
  401618:	00400f05 	.word	0x00400f05
  40161c:	0040233d 	.word	0x0040233d
  401620:	004012a1 	.word	0x004012a1
  401624:	00401f21 	.word	0x00401f21
  401628:	00401db9 	.word	0x00401db9
  40162c:	00402405 	.word	0x00402405
  401630:	00402239 	.word	0x00402239
  401634:	004023d5 	.word	0x004023d5

00401638 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  401638:	2800      	cmp	r0, #0
  40163a:	d036      	beq.n	4016aa <xQueueGenericSendFromISR+0x72>
{
  40163c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401640:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401642:	2900      	cmp	r1, #0
  401644:	d03c      	beq.n	4016c0 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401646:	2b02      	cmp	r3, #2
  401648:	d048      	beq.n	4016dc <xQueueGenericSendFromISR+0xa4>
  40164a:	461e      	mov	r6, r3
  40164c:	4615      	mov	r5, r2
  40164e:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401650:	4b35      	ldr	r3, [pc, #212]	; (401728 <xQueueGenericSendFromISR+0xf0>)
  401652:	4798      	blx	r3
	__asm volatile
  401654:	f3ef 8711 	mrs	r7, BASEPRI
  401658:	f04f 0380 	mov.w	r3, #128	; 0x80
  40165c:	b672      	cpsid	i
  40165e:	f383 8811 	msr	BASEPRI, r3
  401662:	f3bf 8f6f 	isb	sy
  401666:	f3bf 8f4f 	dsb	sy
  40166a:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  40166c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40166e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401670:	429a      	cmp	r2, r3
  401672:	d301      	bcc.n	401678 <xQueueGenericSendFromISR+0x40>
  401674:	2e02      	cmp	r6, #2
  401676:	d14f      	bne.n	401718 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401678:	4632      	mov	r2, r6
  40167a:	4641      	mov	r1, r8
  40167c:	4620      	mov	r0, r4
  40167e:	4b2b      	ldr	r3, [pc, #172]	; (40172c <xQueueGenericSendFromISR+0xf4>)
  401680:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  401682:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401684:	f1b3 3fff 	cmp.w	r3, #4294967295
  401688:	d141      	bne.n	40170e <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  40168a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40168c:	2b00      	cmp	r3, #0
  40168e:	d033      	beq.n	4016f8 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401690:	4631      	mov	r1, r6
  401692:	4620      	mov	r0, r4
  401694:	4b26      	ldr	r3, [pc, #152]	; (401730 <xQueueGenericSendFromISR+0xf8>)
  401696:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401698:	2d00      	cmp	r5, #0
  40169a:	d03f      	beq.n	40171c <xQueueGenericSendFromISR+0xe4>
  40169c:	2801      	cmp	r0, #1
  40169e:	d13d      	bne.n	40171c <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  4016a0:	6028      	str	r0, [r5, #0]
	__asm volatile
  4016a2:	f387 8811 	msr	BASEPRI, r7
}
  4016a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  4016aa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016ae:	b672      	cpsid	i
  4016b0:	f383 8811 	msr	BASEPRI, r3
  4016b4:	f3bf 8f6f 	isb	sy
  4016b8:	f3bf 8f4f 	dsb	sy
  4016bc:	b662      	cpsie	i
  4016be:	e7fe      	b.n	4016be <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4016c0:	6c00      	ldr	r0, [r0, #64]	; 0x40
  4016c2:	2800      	cmp	r0, #0
  4016c4:	d0bf      	beq.n	401646 <xQueueGenericSendFromISR+0xe>
  4016c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016ca:	b672      	cpsid	i
  4016cc:	f383 8811 	msr	BASEPRI, r3
  4016d0:	f3bf 8f6f 	isb	sy
  4016d4:	f3bf 8f4f 	dsb	sy
  4016d8:	b662      	cpsie	i
  4016da:	e7fe      	b.n	4016da <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4016dc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  4016de:	2801      	cmp	r0, #1
  4016e0:	d0b3      	beq.n	40164a <xQueueGenericSendFromISR+0x12>
  4016e2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016e6:	b672      	cpsid	i
  4016e8:	f383 8811 	msr	BASEPRI, r3
  4016ec:	f3bf 8f6f 	isb	sy
  4016f0:	f3bf 8f4f 	dsb	sy
  4016f4:	b662      	cpsie	i
  4016f6:	e7fe      	b.n	4016f6 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4016f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4016fa:	b18b      	cbz	r3, 401720 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4016fc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401700:	4b0c      	ldr	r3, [pc, #48]	; (401734 <xQueueGenericSendFromISR+0xfc>)
  401702:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401704:	b175      	cbz	r5, 401724 <xQueueGenericSendFromISR+0xec>
  401706:	b168      	cbz	r0, 401724 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401708:	2001      	movs	r0, #1
  40170a:	6028      	str	r0, [r5, #0]
  40170c:	e7c9      	b.n	4016a2 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  40170e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401710:	3301      	adds	r3, #1
  401712:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401714:	2001      	movs	r0, #1
  401716:	e7c4      	b.n	4016a2 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  401718:	2000      	movs	r0, #0
  40171a:	e7c2      	b.n	4016a2 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  40171c:	2001      	movs	r0, #1
  40171e:	e7c0      	b.n	4016a2 <xQueueGenericSendFromISR+0x6a>
  401720:	2001      	movs	r0, #1
  401722:	e7be      	b.n	4016a2 <xQueueGenericSendFromISR+0x6a>
  401724:	2001      	movs	r0, #1
  401726:	e7bc      	b.n	4016a2 <xQueueGenericSendFromISR+0x6a>
  401728:	004010b1 	.word	0x004010b1
  40172c:	00401169 	.word	0x00401169
  401730:	004011f1 	.word	0x004011f1
  401734:	0040233d 	.word	0x0040233d

00401738 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  401738:	b170      	cbz	r0, 401758 <xQueueGiveFromISR+0x20>
{
  40173a:	b570      	push	{r4, r5, r6, lr}
  40173c:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  40173e:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401740:	b1ab      	cbz	r3, 40176e <xQueueGiveFromISR+0x36>
  401742:	f04f 0380 	mov.w	r3, #128	; 0x80
  401746:	b672      	cpsid	i
  401748:	f383 8811 	msr	BASEPRI, r3
  40174c:	f3bf 8f6f 	isb	sy
  401750:	f3bf 8f4f 	dsb	sy
  401754:	b662      	cpsie	i
  401756:	e7fe      	b.n	401756 <xQueueGiveFromISR+0x1e>
  401758:	f04f 0380 	mov.w	r3, #128	; 0x80
  40175c:	b672      	cpsid	i
  40175e:	f383 8811 	msr	BASEPRI, r3
  401762:	f3bf 8f6f 	isb	sy
  401766:	f3bf 8f4f 	dsb	sy
  40176a:	b662      	cpsie	i
  40176c:	e7fe      	b.n	40176c <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  40176e:	6803      	ldr	r3, [r0, #0]
  401770:	b333      	cbz	r3, 4017c0 <xQueueGiveFromISR+0x88>
  401772:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401774:	4b25      	ldr	r3, [pc, #148]	; (40180c <xQueueGiveFromISR+0xd4>)
  401776:	4798      	blx	r3
	__asm volatile
  401778:	f3ef 8611 	mrs	r6, BASEPRI
  40177c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401780:	b672      	cpsid	i
  401782:	f383 8811 	msr	BASEPRI, r3
  401786:	f3bf 8f6f 	isb	sy
  40178a:	f3bf 8f4f 	dsb	sy
  40178e:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401790:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401792:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401794:	429a      	cmp	r2, r3
  401796:	d231      	bcs.n	4017fc <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  401798:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40179a:	3301      	adds	r3, #1
  40179c:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  40179e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4017a0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4017a4:	d125      	bne.n	4017f2 <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  4017a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4017a8:	b1c3      	cbz	r3, 4017dc <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4017aa:	2100      	movs	r1, #0
  4017ac:	4620      	mov	r0, r4
  4017ae:	4b18      	ldr	r3, [pc, #96]	; (401810 <xQueueGiveFromISR+0xd8>)
  4017b0:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  4017b2:	b32d      	cbz	r5, 401800 <xQueueGiveFromISR+0xc8>
  4017b4:	2801      	cmp	r0, #1
  4017b6:	d123      	bne.n	401800 <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  4017b8:	6028      	str	r0, [r5, #0]
	__asm volatile
  4017ba:	f386 8811 	msr	BASEPRI, r6
}
  4017be:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  4017c0:	6843      	ldr	r3, [r0, #4]
  4017c2:	2b00      	cmp	r3, #0
  4017c4:	d0d5      	beq.n	401772 <xQueueGiveFromISR+0x3a>
	__asm volatile
  4017c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017ca:	b672      	cpsid	i
  4017cc:	f383 8811 	msr	BASEPRI, r3
  4017d0:	f3bf 8f6f 	isb	sy
  4017d4:	f3bf 8f4f 	dsb	sy
  4017d8:	b662      	cpsie	i
  4017da:	e7fe      	b.n	4017da <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4017dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4017de:	b18b      	cbz	r3, 401804 <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4017e0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4017e4:	4b0b      	ldr	r3, [pc, #44]	; (401814 <xQueueGiveFromISR+0xdc>)
  4017e6:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  4017e8:	b175      	cbz	r5, 401808 <xQueueGiveFromISR+0xd0>
  4017ea:	b168      	cbz	r0, 401808 <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4017ec:	2001      	movs	r0, #1
  4017ee:	6028      	str	r0, [r5, #0]
  4017f0:	e7e3      	b.n	4017ba <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  4017f2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4017f4:	3301      	adds	r3, #1
  4017f6:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4017f8:	2001      	movs	r0, #1
  4017fa:	e7de      	b.n	4017ba <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  4017fc:	2000      	movs	r0, #0
  4017fe:	e7dc      	b.n	4017ba <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  401800:	2001      	movs	r0, #1
  401802:	e7da      	b.n	4017ba <xQueueGiveFromISR+0x82>
  401804:	2001      	movs	r0, #1
  401806:	e7d8      	b.n	4017ba <xQueueGiveFromISR+0x82>
  401808:	2001      	movs	r0, #1
  40180a:	e7d6      	b.n	4017ba <xQueueGiveFromISR+0x82>
  40180c:	004010b1 	.word	0x004010b1
  401810:	004011f1 	.word	0x004011f1
  401814:	0040233d 	.word	0x0040233d

00401818 <xQueueGenericReceive>:
{
  401818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40181c:	b084      	sub	sp, #16
  40181e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401820:	b198      	cbz	r0, 40184a <xQueueGenericReceive+0x32>
  401822:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401824:	b1e1      	cbz	r1, 401860 <xQueueGenericReceive+0x48>
  401826:	4698      	mov	r8, r3
  401828:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40182a:	4b61      	ldr	r3, [pc, #388]	; (4019b0 <xQueueGenericReceive+0x198>)
  40182c:	4798      	blx	r3
  40182e:	bb28      	cbnz	r0, 40187c <xQueueGenericReceive+0x64>
  401830:	9b01      	ldr	r3, [sp, #4]
  401832:	b353      	cbz	r3, 40188a <xQueueGenericReceive+0x72>
  401834:	f04f 0380 	mov.w	r3, #128	; 0x80
  401838:	b672      	cpsid	i
  40183a:	f383 8811 	msr	BASEPRI, r3
  40183e:	f3bf 8f6f 	isb	sy
  401842:	f3bf 8f4f 	dsb	sy
  401846:	b662      	cpsie	i
  401848:	e7fe      	b.n	401848 <xQueueGenericReceive+0x30>
  40184a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40184e:	b672      	cpsid	i
  401850:	f383 8811 	msr	BASEPRI, r3
  401854:	f3bf 8f6f 	isb	sy
  401858:	f3bf 8f4f 	dsb	sy
  40185c:	b662      	cpsie	i
  40185e:	e7fe      	b.n	40185e <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401860:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401862:	2a00      	cmp	r2, #0
  401864:	d0df      	beq.n	401826 <xQueueGenericReceive+0xe>
  401866:	f04f 0380 	mov.w	r3, #128	; 0x80
  40186a:	b672      	cpsid	i
  40186c:	f383 8811 	msr	BASEPRI, r3
  401870:	f3bf 8f6f 	isb	sy
  401874:	f3bf 8f4f 	dsb	sy
  401878:	b662      	cpsie	i
  40187a:	e7fe      	b.n	40187a <xQueueGenericReceive+0x62>
  40187c:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  40187e:	4d4d      	ldr	r5, [pc, #308]	; (4019b4 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  401880:	f8df a160 	ldr.w	sl, [pc, #352]	; 4019e4 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  401884:	f8df 913c 	ldr.w	r9, [pc, #316]	; 4019c4 <xQueueGenericReceive+0x1ac>
  401888:	e04b      	b.n	401922 <xQueueGenericReceive+0x10a>
  40188a:	2600      	movs	r6, #0
  40188c:	e7f7      	b.n	40187e <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  40188e:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401890:	4639      	mov	r1, r7
  401892:	4620      	mov	r0, r4
  401894:	4b48      	ldr	r3, [pc, #288]	; (4019b8 <xQueueGenericReceive+0x1a0>)
  401896:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  401898:	f1b8 0f00 	cmp.w	r8, #0
  40189c:	d11d      	bne.n	4018da <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  40189e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4018a0:	3b01      	subs	r3, #1
  4018a2:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4018a4:	6823      	ldr	r3, [r4, #0]
  4018a6:	b913      	cbnz	r3, 4018ae <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  4018a8:	4b44      	ldr	r3, [pc, #272]	; (4019bc <xQueueGenericReceive+0x1a4>)
  4018aa:	4798      	blx	r3
  4018ac:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4018ae:	6923      	ldr	r3, [r4, #16]
  4018b0:	b16b      	cbz	r3, 4018ce <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4018b2:	f104 0010 	add.w	r0, r4, #16
  4018b6:	4b42      	ldr	r3, [pc, #264]	; (4019c0 <xQueueGenericReceive+0x1a8>)
  4018b8:	4798      	blx	r3
  4018ba:	2801      	cmp	r0, #1
  4018bc:	d107      	bne.n	4018ce <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4018be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018c2:	4b40      	ldr	r3, [pc, #256]	; (4019c4 <xQueueGenericReceive+0x1ac>)
  4018c4:	601a      	str	r2, [r3, #0]
  4018c6:	f3bf 8f4f 	dsb	sy
  4018ca:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4018ce:	4b3e      	ldr	r3, [pc, #248]	; (4019c8 <xQueueGenericReceive+0x1b0>)
  4018d0:	4798      	blx	r3
				return pdPASS;
  4018d2:	2001      	movs	r0, #1
}
  4018d4:	b004      	add	sp, #16
  4018d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  4018da:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4018dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4018de:	2b00      	cmp	r3, #0
  4018e0:	d0f5      	beq.n	4018ce <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4018e2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4018e6:	4b36      	ldr	r3, [pc, #216]	; (4019c0 <xQueueGenericReceive+0x1a8>)
  4018e8:	4798      	blx	r3
  4018ea:	2800      	cmp	r0, #0
  4018ec:	d0ef      	beq.n	4018ce <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4018ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018f2:	4b34      	ldr	r3, [pc, #208]	; (4019c4 <xQueueGenericReceive+0x1ac>)
  4018f4:	601a      	str	r2, [r3, #0]
  4018f6:	f3bf 8f4f 	dsb	sy
  4018fa:	f3bf 8f6f 	isb	sy
  4018fe:	e7e6      	b.n	4018ce <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  401900:	4b31      	ldr	r3, [pc, #196]	; (4019c8 <xQueueGenericReceive+0x1b0>)
  401902:	4798      	blx	r3
					return errQUEUE_EMPTY;
  401904:	2000      	movs	r0, #0
  401906:	e7e5      	b.n	4018d4 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  401908:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  40190a:	6860      	ldr	r0, [r4, #4]
  40190c:	4b2f      	ldr	r3, [pc, #188]	; (4019cc <xQueueGenericReceive+0x1b4>)
  40190e:	4798      	blx	r3
						taskEXIT_CRITICAL();
  401910:	4b2d      	ldr	r3, [pc, #180]	; (4019c8 <xQueueGenericReceive+0x1b0>)
  401912:	4798      	blx	r3
  401914:	e030      	b.n	401978 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  401916:	4620      	mov	r0, r4
  401918:	4b2d      	ldr	r3, [pc, #180]	; (4019d0 <xQueueGenericReceive+0x1b8>)
  40191a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40191c:	4b2d      	ldr	r3, [pc, #180]	; (4019d4 <xQueueGenericReceive+0x1bc>)
  40191e:	4798      	blx	r3
  401920:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  401922:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401924:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401926:	2b00      	cmp	r3, #0
  401928:	d1b1      	bne.n	40188e <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  40192a:	9b01      	ldr	r3, [sp, #4]
  40192c:	2b00      	cmp	r3, #0
  40192e:	d0e7      	beq.n	401900 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  401930:	b90e      	cbnz	r6, 401936 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  401932:	a802      	add	r0, sp, #8
  401934:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401936:	4b24      	ldr	r3, [pc, #144]	; (4019c8 <xQueueGenericReceive+0x1b0>)
  401938:	4798      	blx	r3
		vTaskSuspendAll();
  40193a:	4b27      	ldr	r3, [pc, #156]	; (4019d8 <xQueueGenericReceive+0x1c0>)
  40193c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40193e:	47a8      	blx	r5
  401940:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401942:	f1b3 3fff 	cmp.w	r3, #4294967295
  401946:	d101      	bne.n	40194c <xQueueGenericReceive+0x134>
  401948:	2300      	movs	r3, #0
  40194a:	6463      	str	r3, [r4, #68]	; 0x44
  40194c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40194e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401952:	d101      	bne.n	401958 <xQueueGenericReceive+0x140>
  401954:	2300      	movs	r3, #0
  401956:	64a3      	str	r3, [r4, #72]	; 0x48
  401958:	4b1b      	ldr	r3, [pc, #108]	; (4019c8 <xQueueGenericReceive+0x1b0>)
  40195a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40195c:	a901      	add	r1, sp, #4
  40195e:	a802      	add	r0, sp, #8
  401960:	4b1e      	ldr	r3, [pc, #120]	; (4019dc <xQueueGenericReceive+0x1c4>)
  401962:	4798      	blx	r3
  401964:	b9e8      	cbnz	r0, 4019a2 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  401966:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  401968:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  40196a:	4b17      	ldr	r3, [pc, #92]	; (4019c8 <xQueueGenericReceive+0x1b0>)
  40196c:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40196e:	2e00      	cmp	r6, #0
  401970:	d1d1      	bne.n	401916 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401972:	6823      	ldr	r3, [r4, #0]
  401974:	2b00      	cmp	r3, #0
  401976:	d0c7      	beq.n	401908 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401978:	9901      	ldr	r1, [sp, #4]
  40197a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40197e:	4b18      	ldr	r3, [pc, #96]	; (4019e0 <xQueueGenericReceive+0x1c8>)
  401980:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401982:	4620      	mov	r0, r4
  401984:	4b12      	ldr	r3, [pc, #72]	; (4019d0 <xQueueGenericReceive+0x1b8>)
  401986:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401988:	4b12      	ldr	r3, [pc, #72]	; (4019d4 <xQueueGenericReceive+0x1bc>)
  40198a:	4798      	blx	r3
  40198c:	2800      	cmp	r0, #0
  40198e:	d1c7      	bne.n	401920 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  401990:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401994:	f8c9 3000 	str.w	r3, [r9]
  401998:	f3bf 8f4f 	dsb	sy
  40199c:	f3bf 8f6f 	isb	sy
  4019a0:	e7be      	b.n	401920 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  4019a2:	4620      	mov	r0, r4
  4019a4:	4b0a      	ldr	r3, [pc, #40]	; (4019d0 <xQueueGenericReceive+0x1b8>)
  4019a6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4019a8:	4b0a      	ldr	r3, [pc, #40]	; (4019d4 <xQueueGenericReceive+0x1bc>)
  4019aa:	4798      	blx	r3
			return errQUEUE_EMPTY;
  4019ac:	2000      	movs	r0, #0
  4019ae:	e791      	b.n	4018d4 <xQueueGenericReceive+0xbc>
  4019b0:	004024a5 	.word	0x004024a5
  4019b4:	00400eb9 	.word	0x00400eb9
  4019b8:	00401279 	.word	0x00401279
  4019bc:	00402625 	.word	0x00402625
  4019c0:	0040233d 	.word	0x0040233d
  4019c4:	e000ed04 	.word	0xe000ed04
  4019c8:	00400f05 	.word	0x00400f05
  4019cc:	004024c5 	.word	0x004024c5
  4019d0:	004012a1 	.word	0x004012a1
  4019d4:	00401f21 	.word	0x00401f21
  4019d8:	00401db9 	.word	0x00401db9
  4019dc:	00402405 	.word	0x00402405
  4019e0:	00402239 	.word	0x00402239
  4019e4:	004023d5 	.word	0x004023d5

004019e8 <vQueueAddToRegistry>:
	{
  4019e8:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  4019ea:	4b0b      	ldr	r3, [pc, #44]	; (401a18 <vQueueAddToRegistry+0x30>)
  4019ec:	681b      	ldr	r3, [r3, #0]
  4019ee:	b153      	cbz	r3, 401a06 <vQueueAddToRegistry+0x1e>
  4019f0:	2301      	movs	r3, #1
  4019f2:	4c09      	ldr	r4, [pc, #36]	; (401a18 <vQueueAddToRegistry+0x30>)
  4019f4:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  4019f8:	b132      	cbz	r2, 401a08 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4019fa:	3301      	adds	r3, #1
  4019fc:	2b08      	cmp	r3, #8
  4019fe:	d1f9      	bne.n	4019f4 <vQueueAddToRegistry+0xc>
	}
  401a00:	f85d 4b04 	ldr.w	r4, [sp], #4
  401a04:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401a06:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  401a08:	4a03      	ldr	r2, [pc, #12]	; (401a18 <vQueueAddToRegistry+0x30>)
  401a0a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  401a0e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401a12:	6058      	str	r0, [r3, #4]
				break;
  401a14:	e7f4      	b.n	401a00 <vQueueAddToRegistry+0x18>
  401a16:	bf00      	nop
  401a18:	20400be0 	.word	0x20400be0

00401a1c <vQueueWaitForMessageRestricted>:
	{
  401a1c:	b570      	push	{r4, r5, r6, lr}
  401a1e:	4604      	mov	r4, r0
  401a20:	460d      	mov	r5, r1
  401a22:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  401a24:	4b0f      	ldr	r3, [pc, #60]	; (401a64 <vQueueWaitForMessageRestricted+0x48>)
  401a26:	4798      	blx	r3
  401a28:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a2e:	d00b      	beq.n	401a48 <vQueueWaitForMessageRestricted+0x2c>
  401a30:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401a32:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a36:	d00a      	beq.n	401a4e <vQueueWaitForMessageRestricted+0x32>
  401a38:	4b0b      	ldr	r3, [pc, #44]	; (401a68 <vQueueWaitForMessageRestricted+0x4c>)
  401a3a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401a3c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a3e:	b14b      	cbz	r3, 401a54 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  401a40:	4620      	mov	r0, r4
  401a42:	4b0a      	ldr	r3, [pc, #40]	; (401a6c <vQueueWaitForMessageRestricted+0x50>)
  401a44:	4798      	blx	r3
  401a46:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  401a48:	2300      	movs	r3, #0
  401a4a:	6463      	str	r3, [r4, #68]	; 0x44
  401a4c:	e7f0      	b.n	401a30 <vQueueWaitForMessageRestricted+0x14>
  401a4e:	2300      	movs	r3, #0
  401a50:	64a3      	str	r3, [r4, #72]	; 0x48
  401a52:	e7f1      	b.n	401a38 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401a54:	4632      	mov	r2, r6
  401a56:	4629      	mov	r1, r5
  401a58:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401a5c:	4b04      	ldr	r3, [pc, #16]	; (401a70 <vQueueWaitForMessageRestricted+0x54>)
  401a5e:	4798      	blx	r3
  401a60:	e7ee      	b.n	401a40 <vQueueWaitForMessageRestricted+0x24>
  401a62:	bf00      	nop
  401a64:	00400eb9 	.word	0x00400eb9
  401a68:	00400f05 	.word	0x00400f05
  401a6c:	004012a1 	.word	0x004012a1
  401a70:	004022bd 	.word	0x004022bd

00401a74 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401a74:	4b08      	ldr	r3, [pc, #32]	; (401a98 <prvResetNextTaskUnblockTime+0x24>)
  401a76:	681b      	ldr	r3, [r3, #0]
  401a78:	681b      	ldr	r3, [r3, #0]
  401a7a:	b13b      	cbz	r3, 401a8c <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401a7c:	4b06      	ldr	r3, [pc, #24]	; (401a98 <prvResetNextTaskUnblockTime+0x24>)
  401a7e:	681b      	ldr	r3, [r3, #0]
  401a80:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  401a82:	68db      	ldr	r3, [r3, #12]
  401a84:	685a      	ldr	r2, [r3, #4]
  401a86:	4b05      	ldr	r3, [pc, #20]	; (401a9c <prvResetNextTaskUnblockTime+0x28>)
  401a88:	601a      	str	r2, [r3, #0]
  401a8a:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  401a8c:	f04f 32ff 	mov.w	r2, #4294967295
  401a90:	4b02      	ldr	r3, [pc, #8]	; (401a9c <prvResetNextTaskUnblockTime+0x28>)
  401a92:	601a      	str	r2, [r3, #0]
  401a94:	4770      	bx	lr
  401a96:	bf00      	nop
  401a98:	20400a6c 	.word	0x20400a6c
  401a9c:	20400b18 	.word	0x20400b18

00401aa0 <prvAddCurrentTaskToDelayedList>:
{
  401aa0:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  401aa2:	4b0f      	ldr	r3, [pc, #60]	; (401ae0 <prvAddCurrentTaskToDelayedList+0x40>)
  401aa4:	681b      	ldr	r3, [r3, #0]
  401aa6:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  401aa8:	4b0e      	ldr	r3, [pc, #56]	; (401ae4 <prvAddCurrentTaskToDelayedList+0x44>)
  401aaa:	681b      	ldr	r3, [r3, #0]
  401aac:	4298      	cmp	r0, r3
  401aae:	d30e      	bcc.n	401ace <prvAddCurrentTaskToDelayedList+0x2e>
  401ab0:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401ab2:	4b0d      	ldr	r3, [pc, #52]	; (401ae8 <prvAddCurrentTaskToDelayedList+0x48>)
  401ab4:	6818      	ldr	r0, [r3, #0]
  401ab6:	4b0a      	ldr	r3, [pc, #40]	; (401ae0 <prvAddCurrentTaskToDelayedList+0x40>)
  401ab8:	6819      	ldr	r1, [r3, #0]
  401aba:	3104      	adds	r1, #4
  401abc:	4b0b      	ldr	r3, [pc, #44]	; (401aec <prvAddCurrentTaskToDelayedList+0x4c>)
  401abe:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  401ac0:	4b0b      	ldr	r3, [pc, #44]	; (401af0 <prvAddCurrentTaskToDelayedList+0x50>)
  401ac2:	681b      	ldr	r3, [r3, #0]
  401ac4:	429c      	cmp	r4, r3
  401ac6:	d201      	bcs.n	401acc <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  401ac8:	4b09      	ldr	r3, [pc, #36]	; (401af0 <prvAddCurrentTaskToDelayedList+0x50>)
  401aca:	601c      	str	r4, [r3, #0]
  401acc:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401ace:	4b09      	ldr	r3, [pc, #36]	; (401af4 <prvAddCurrentTaskToDelayedList+0x54>)
  401ad0:	6818      	ldr	r0, [r3, #0]
  401ad2:	4b03      	ldr	r3, [pc, #12]	; (401ae0 <prvAddCurrentTaskToDelayedList+0x40>)
  401ad4:	6819      	ldr	r1, [r3, #0]
  401ad6:	3104      	adds	r1, #4
  401ad8:	4b04      	ldr	r3, [pc, #16]	; (401aec <prvAddCurrentTaskToDelayedList+0x4c>)
  401ada:	4798      	blx	r3
  401adc:	bd10      	pop	{r4, pc}
  401ade:	bf00      	nop
  401ae0:	20400a68 	.word	0x20400a68
  401ae4:	20400b60 	.word	0x20400b60
  401ae8:	20400a6c 	.word	0x20400a6c
  401aec:	00400da1 	.word	0x00400da1
  401af0:	20400b18 	.word	0x20400b18
  401af4:	20400a70 	.word	0x20400a70

00401af8 <xTaskGenericCreate>:
{
  401af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401afc:	b083      	sub	sp, #12
  401afe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  401b00:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  401b04:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  401b06:	b160      	cbz	r0, 401b22 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  401b08:	2d04      	cmp	r5, #4
  401b0a:	d915      	bls.n	401b38 <xTaskGenericCreate+0x40>
  401b0c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b10:	b672      	cpsid	i
  401b12:	f383 8811 	msr	BASEPRI, r3
  401b16:	f3bf 8f6f 	isb	sy
  401b1a:	f3bf 8f4f 	dsb	sy
  401b1e:	b662      	cpsie	i
  401b20:	e7fe      	b.n	401b20 <xTaskGenericCreate+0x28>
  401b22:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b26:	b672      	cpsid	i
  401b28:	f383 8811 	msr	BASEPRI, r3
  401b2c:	f3bf 8f6f 	isb	sy
  401b30:	f3bf 8f4f 	dsb	sy
  401b34:	b662      	cpsie	i
  401b36:	e7fe      	b.n	401b36 <xTaskGenericCreate+0x3e>
  401b38:	9001      	str	r0, [sp, #4]
  401b3a:	4698      	mov	r8, r3
  401b3c:	4691      	mov	r9, r2
  401b3e:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401b40:	b936      	cbnz	r6, 401b50 <xTaskGenericCreate+0x58>
  401b42:	0090      	lsls	r0, r2, #2
  401b44:	4b62      	ldr	r3, [pc, #392]	; (401cd0 <xTaskGenericCreate+0x1d8>)
  401b46:	4798      	blx	r3
		if( pxStack != NULL )
  401b48:	4606      	mov	r6, r0
  401b4a:	2800      	cmp	r0, #0
  401b4c:	f000 809e 	beq.w	401c8c <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  401b50:	2058      	movs	r0, #88	; 0x58
  401b52:	4b5f      	ldr	r3, [pc, #380]	; (401cd0 <xTaskGenericCreate+0x1d8>)
  401b54:	4798      	blx	r3
			if( pxNewTCB != NULL )
  401b56:	4604      	mov	r4, r0
  401b58:	2800      	cmp	r0, #0
  401b5a:	f000 8094 	beq.w	401c86 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  401b5e:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401b60:	ea4f 0289 	mov.w	r2, r9, lsl #2
  401b64:	21a5      	movs	r1, #165	; 0xa5
  401b66:	4630      	mov	r0, r6
  401b68:	4b5a      	ldr	r3, [pc, #360]	; (401cd4 <xTaskGenericCreate+0x1dc>)
  401b6a:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  401b6c:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  401b70:	444e      	add	r6, r9
  401b72:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401b74:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401b78:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401b7c:	783b      	ldrb	r3, [r7, #0]
  401b7e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  401b82:	783b      	ldrb	r3, [r7, #0]
  401b84:	2b00      	cmp	r3, #0
  401b86:	f040 8084 	bne.w	401c92 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  401b8a:	2700      	movs	r7, #0
  401b8c:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  401b90:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  401b92:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  401b94:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401b96:	f104 0904 	add.w	r9, r4, #4
  401b9a:	4648      	mov	r0, r9
  401b9c:	f8df b184 	ldr.w	fp, [pc, #388]	; 401d24 <xTaskGenericCreate+0x22c>
  401ba0:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401ba2:	f104 0018 	add.w	r0, r4, #24
  401ba6:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401ba8:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401baa:	f1c5 0305 	rsb	r3, r5, #5
  401bae:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401bb0:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  401bb2:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  401bb4:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401bb8:	4642      	mov	r2, r8
  401bba:	9901      	ldr	r1, [sp, #4]
  401bbc:	4630      	mov	r0, r6
  401bbe:	4b46      	ldr	r3, [pc, #280]	; (401cd8 <xTaskGenericCreate+0x1e0>)
  401bc0:	4798      	blx	r3
  401bc2:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  401bc4:	f1ba 0f00 	cmp.w	sl, #0
  401bc8:	d001      	beq.n	401bce <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401bca:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  401bce:	4b43      	ldr	r3, [pc, #268]	; (401cdc <xTaskGenericCreate+0x1e4>)
  401bd0:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  401bd2:	4a43      	ldr	r2, [pc, #268]	; (401ce0 <xTaskGenericCreate+0x1e8>)
  401bd4:	6813      	ldr	r3, [r2, #0]
  401bd6:	3301      	adds	r3, #1
  401bd8:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401bda:	4b42      	ldr	r3, [pc, #264]	; (401ce4 <xTaskGenericCreate+0x1ec>)
  401bdc:	681b      	ldr	r3, [r3, #0]
  401bde:	2b00      	cmp	r3, #0
  401be0:	d166      	bne.n	401cb0 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  401be2:	4b40      	ldr	r3, [pc, #256]	; (401ce4 <xTaskGenericCreate+0x1ec>)
  401be4:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401be6:	6813      	ldr	r3, [r2, #0]
  401be8:	2b01      	cmp	r3, #1
  401bea:	d121      	bne.n	401c30 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401bec:	4f3e      	ldr	r7, [pc, #248]	; (401ce8 <xTaskGenericCreate+0x1f0>)
  401bee:	4638      	mov	r0, r7
  401bf0:	4e3e      	ldr	r6, [pc, #248]	; (401cec <xTaskGenericCreate+0x1f4>)
  401bf2:	47b0      	blx	r6
  401bf4:	f107 0014 	add.w	r0, r7, #20
  401bf8:	47b0      	blx	r6
  401bfa:	f107 0028 	add.w	r0, r7, #40	; 0x28
  401bfe:	47b0      	blx	r6
  401c00:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  401c04:	47b0      	blx	r6
  401c06:	f107 0050 	add.w	r0, r7, #80	; 0x50
  401c0a:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  401c0c:	f8df 8118 	ldr.w	r8, [pc, #280]	; 401d28 <xTaskGenericCreate+0x230>
  401c10:	4640      	mov	r0, r8
  401c12:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  401c14:	4f36      	ldr	r7, [pc, #216]	; (401cf0 <xTaskGenericCreate+0x1f8>)
  401c16:	4638      	mov	r0, r7
  401c18:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  401c1a:	4836      	ldr	r0, [pc, #216]	; (401cf4 <xTaskGenericCreate+0x1fc>)
  401c1c:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  401c1e:	4836      	ldr	r0, [pc, #216]	; (401cf8 <xTaskGenericCreate+0x200>)
  401c20:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  401c22:	4836      	ldr	r0, [pc, #216]	; (401cfc <xTaskGenericCreate+0x204>)
  401c24:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  401c26:	4b36      	ldr	r3, [pc, #216]	; (401d00 <xTaskGenericCreate+0x208>)
  401c28:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401c2c:	4b35      	ldr	r3, [pc, #212]	; (401d04 <xTaskGenericCreate+0x20c>)
  401c2e:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  401c30:	4a35      	ldr	r2, [pc, #212]	; (401d08 <xTaskGenericCreate+0x210>)
  401c32:	6813      	ldr	r3, [r2, #0]
  401c34:	3301      	adds	r3, #1
  401c36:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401c38:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  401c3a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401c3c:	4a33      	ldr	r2, [pc, #204]	; (401d0c <xTaskGenericCreate+0x214>)
  401c3e:	6811      	ldr	r1, [r2, #0]
  401c40:	2301      	movs	r3, #1
  401c42:	4083      	lsls	r3, r0
  401c44:	430b      	orrs	r3, r1
  401c46:	6013      	str	r3, [r2, #0]
  401c48:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401c4c:	4649      	mov	r1, r9
  401c4e:	4b26      	ldr	r3, [pc, #152]	; (401ce8 <xTaskGenericCreate+0x1f0>)
  401c50:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401c54:	4b2e      	ldr	r3, [pc, #184]	; (401d10 <xTaskGenericCreate+0x218>)
  401c56:	4798      	blx	r3
		taskEXIT_CRITICAL();
  401c58:	4b2e      	ldr	r3, [pc, #184]	; (401d14 <xTaskGenericCreate+0x21c>)
  401c5a:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  401c5c:	4b2e      	ldr	r3, [pc, #184]	; (401d18 <xTaskGenericCreate+0x220>)
  401c5e:	681b      	ldr	r3, [r3, #0]
  401c60:	2b00      	cmp	r3, #0
  401c62:	d031      	beq.n	401cc8 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  401c64:	4b1f      	ldr	r3, [pc, #124]	; (401ce4 <xTaskGenericCreate+0x1ec>)
  401c66:	681b      	ldr	r3, [r3, #0]
  401c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401c6a:	429d      	cmp	r5, r3
  401c6c:	d92e      	bls.n	401ccc <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  401c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401c72:	4b2a      	ldr	r3, [pc, #168]	; (401d1c <xTaskGenericCreate+0x224>)
  401c74:	601a      	str	r2, [r3, #0]
  401c76:	f3bf 8f4f 	dsb	sy
  401c7a:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  401c7e:	2001      	movs	r0, #1
}
  401c80:	b003      	add	sp, #12
  401c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  401c86:	4630      	mov	r0, r6
  401c88:	4b25      	ldr	r3, [pc, #148]	; (401d20 <xTaskGenericCreate+0x228>)
  401c8a:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401c8c:	f04f 30ff 	mov.w	r0, #4294967295
  401c90:	e7f6      	b.n	401c80 <xTaskGenericCreate+0x188>
  401c92:	463b      	mov	r3, r7
  401c94:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401c98:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401c9a:	7859      	ldrb	r1, [r3, #1]
  401c9c:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  401ca0:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401ca4:	2900      	cmp	r1, #0
  401ca6:	f43f af70 	beq.w	401b8a <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401caa:	42bb      	cmp	r3, r7
  401cac:	d1f5      	bne.n	401c9a <xTaskGenericCreate+0x1a2>
  401cae:	e76c      	b.n	401b8a <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  401cb0:	4b19      	ldr	r3, [pc, #100]	; (401d18 <xTaskGenericCreate+0x220>)
  401cb2:	681b      	ldr	r3, [r3, #0]
  401cb4:	2b00      	cmp	r3, #0
  401cb6:	d1bb      	bne.n	401c30 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401cb8:	4b0a      	ldr	r3, [pc, #40]	; (401ce4 <xTaskGenericCreate+0x1ec>)
  401cba:	681b      	ldr	r3, [r3, #0]
  401cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401cbe:	429d      	cmp	r5, r3
  401cc0:	d3b6      	bcc.n	401c30 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  401cc2:	4b08      	ldr	r3, [pc, #32]	; (401ce4 <xTaskGenericCreate+0x1ec>)
  401cc4:	601c      	str	r4, [r3, #0]
  401cc6:	e7b3      	b.n	401c30 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  401cc8:	2001      	movs	r0, #1
  401cca:	e7d9      	b.n	401c80 <xTaskGenericCreate+0x188>
  401ccc:	2001      	movs	r0, #1
	return xReturn;
  401cce:	e7d7      	b.n	401c80 <xTaskGenericCreate+0x188>
  401cd0:	00401115 	.word	0x00401115
  401cd4:	00403a3d 	.word	0x00403a3d
  401cd8:	00400e6d 	.word	0x00400e6d
  401cdc:	00400eb9 	.word	0x00400eb9
  401ce0:	20400ad8 	.word	0x20400ad8
  401ce4:	20400a68 	.word	0x20400a68
  401ce8:	20400a74 	.word	0x20400a74
  401cec:	00400d6d 	.word	0x00400d6d
  401cf0:	20400b04 	.word	0x20400b04
  401cf4:	20400b20 	.word	0x20400b20
  401cf8:	20400b4c 	.word	0x20400b4c
  401cfc:	20400b38 	.word	0x20400b38
  401d00:	20400a6c 	.word	0x20400a6c
  401d04:	20400a70 	.word	0x20400a70
  401d08:	20400ae4 	.word	0x20400ae4
  401d0c:	20400aec 	.word	0x20400aec
  401d10:	00400d89 	.word	0x00400d89
  401d14:	00400f05 	.word	0x00400f05
  401d18:	20400b34 	.word	0x20400b34
  401d1c:	e000ed04 	.word	0xe000ed04
  401d20:	00401145 	.word	0x00401145
  401d24:	00400d83 	.word	0x00400d83
  401d28:	20400af0 	.word	0x20400af0

00401d2c <vTaskStartScheduler>:
{
  401d2c:	b510      	push	{r4, lr}
  401d2e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  401d30:	2300      	movs	r3, #0
  401d32:	9303      	str	r3, [sp, #12]
  401d34:	9302      	str	r3, [sp, #8]
  401d36:	9301      	str	r3, [sp, #4]
  401d38:	9300      	str	r3, [sp, #0]
  401d3a:	2282      	movs	r2, #130	; 0x82
  401d3c:	4916      	ldr	r1, [pc, #88]	; (401d98 <vTaskStartScheduler+0x6c>)
  401d3e:	4817      	ldr	r0, [pc, #92]	; (401d9c <vTaskStartScheduler+0x70>)
  401d40:	4c17      	ldr	r4, [pc, #92]	; (401da0 <vTaskStartScheduler+0x74>)
  401d42:	47a0      	blx	r4
		if( xReturn == pdPASS )
  401d44:	2801      	cmp	r0, #1
  401d46:	d00b      	beq.n	401d60 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  401d48:	bb20      	cbnz	r0, 401d94 <vTaskStartScheduler+0x68>
  401d4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d4e:	b672      	cpsid	i
  401d50:	f383 8811 	msr	BASEPRI, r3
  401d54:	f3bf 8f6f 	isb	sy
  401d58:	f3bf 8f4f 	dsb	sy
  401d5c:	b662      	cpsie	i
  401d5e:	e7fe      	b.n	401d5e <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  401d60:	4b10      	ldr	r3, [pc, #64]	; (401da4 <vTaskStartScheduler+0x78>)
  401d62:	4798      	blx	r3
	if( xReturn == pdPASS )
  401d64:	2801      	cmp	r0, #1
  401d66:	d1ef      	bne.n	401d48 <vTaskStartScheduler+0x1c>
  401d68:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d6c:	b672      	cpsid	i
  401d6e:	f383 8811 	msr	BASEPRI, r3
  401d72:	f3bf 8f6f 	isb	sy
  401d76:	f3bf 8f4f 	dsb	sy
  401d7a:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  401d7c:	f04f 32ff 	mov.w	r2, #4294967295
  401d80:	4b09      	ldr	r3, [pc, #36]	; (401da8 <vTaskStartScheduler+0x7c>)
  401d82:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  401d84:	2201      	movs	r2, #1
  401d86:	4b09      	ldr	r3, [pc, #36]	; (401dac <vTaskStartScheduler+0x80>)
  401d88:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  401d8a:	2200      	movs	r2, #0
  401d8c:	4b08      	ldr	r3, [pc, #32]	; (401db0 <vTaskStartScheduler+0x84>)
  401d8e:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  401d90:	4b08      	ldr	r3, [pc, #32]	; (401db4 <vTaskStartScheduler+0x88>)
  401d92:	4798      	blx	r3
}
  401d94:	b004      	add	sp, #16
  401d96:	bd10      	pop	{r4, pc}
  401d98:	00406398 	.word	0x00406398
  401d9c:	004020d1 	.word	0x004020d1
  401da0:	00401af9 	.word	0x00401af9
  401da4:	00402711 	.word	0x00402711
  401da8:	20400b18 	.word	0x20400b18
  401dac:	20400b34 	.word	0x20400b34
  401db0:	20400b60 	.word	0x20400b60
  401db4:	00400fed 	.word	0x00400fed

00401db8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  401db8:	4a02      	ldr	r2, [pc, #8]	; (401dc4 <vTaskSuspendAll+0xc>)
  401dba:	6813      	ldr	r3, [r2, #0]
  401dbc:	3301      	adds	r3, #1
  401dbe:	6013      	str	r3, [r2, #0]
  401dc0:	4770      	bx	lr
  401dc2:	bf00      	nop
  401dc4:	20400ae0 	.word	0x20400ae0

00401dc8 <xTaskGetTickCount>:
		xTicks = xTickCount;
  401dc8:	4b01      	ldr	r3, [pc, #4]	; (401dd0 <xTaskGetTickCount+0x8>)
  401dca:	6818      	ldr	r0, [r3, #0]
}
  401dcc:	4770      	bx	lr
  401dce:	bf00      	nop
  401dd0:	20400b60 	.word	0x20400b60

00401dd4 <xTaskIncrementTick>:
{
  401dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401dd8:	4b42      	ldr	r3, [pc, #264]	; (401ee4 <xTaskIncrementTick+0x110>)
  401dda:	681b      	ldr	r3, [r3, #0]
  401ddc:	2b00      	cmp	r3, #0
  401dde:	d178      	bne.n	401ed2 <xTaskIncrementTick+0xfe>
		++xTickCount;
  401de0:	4b41      	ldr	r3, [pc, #260]	; (401ee8 <xTaskIncrementTick+0x114>)
  401de2:	681a      	ldr	r2, [r3, #0]
  401de4:	3201      	adds	r2, #1
  401de6:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  401de8:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  401dea:	b9d6      	cbnz	r6, 401e22 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  401dec:	4b3f      	ldr	r3, [pc, #252]	; (401eec <xTaskIncrementTick+0x118>)
  401dee:	681b      	ldr	r3, [r3, #0]
  401df0:	681b      	ldr	r3, [r3, #0]
  401df2:	b153      	cbz	r3, 401e0a <xTaskIncrementTick+0x36>
  401df4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401df8:	b672      	cpsid	i
  401dfa:	f383 8811 	msr	BASEPRI, r3
  401dfe:	f3bf 8f6f 	isb	sy
  401e02:	f3bf 8f4f 	dsb	sy
  401e06:	b662      	cpsie	i
  401e08:	e7fe      	b.n	401e08 <xTaskIncrementTick+0x34>
  401e0a:	4a38      	ldr	r2, [pc, #224]	; (401eec <xTaskIncrementTick+0x118>)
  401e0c:	6811      	ldr	r1, [r2, #0]
  401e0e:	4b38      	ldr	r3, [pc, #224]	; (401ef0 <xTaskIncrementTick+0x11c>)
  401e10:	6818      	ldr	r0, [r3, #0]
  401e12:	6010      	str	r0, [r2, #0]
  401e14:	6019      	str	r1, [r3, #0]
  401e16:	4a37      	ldr	r2, [pc, #220]	; (401ef4 <xTaskIncrementTick+0x120>)
  401e18:	6813      	ldr	r3, [r2, #0]
  401e1a:	3301      	adds	r3, #1
  401e1c:	6013      	str	r3, [r2, #0]
  401e1e:	4b36      	ldr	r3, [pc, #216]	; (401ef8 <xTaskIncrementTick+0x124>)
  401e20:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  401e22:	4b36      	ldr	r3, [pc, #216]	; (401efc <xTaskIncrementTick+0x128>)
  401e24:	681b      	ldr	r3, [r3, #0]
  401e26:	429e      	cmp	r6, r3
  401e28:	d218      	bcs.n	401e5c <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  401e2a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401e2c:	4b34      	ldr	r3, [pc, #208]	; (401f00 <xTaskIncrementTick+0x12c>)
  401e2e:	681b      	ldr	r3, [r3, #0]
  401e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401e32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401e36:	4a33      	ldr	r2, [pc, #204]	; (401f04 <xTaskIncrementTick+0x130>)
  401e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  401e3c:	2b02      	cmp	r3, #2
  401e3e:	bf28      	it	cs
  401e40:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  401e42:	4b31      	ldr	r3, [pc, #196]	; (401f08 <xTaskIncrementTick+0x134>)
  401e44:	681b      	ldr	r3, [r3, #0]
  401e46:	b90b      	cbnz	r3, 401e4c <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  401e48:	4b30      	ldr	r3, [pc, #192]	; (401f0c <xTaskIncrementTick+0x138>)
  401e4a:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  401e4c:	4b30      	ldr	r3, [pc, #192]	; (401f10 <xTaskIncrementTick+0x13c>)
  401e4e:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  401e50:	2b00      	cmp	r3, #0
}
  401e52:	bf0c      	ite	eq
  401e54:	4620      	moveq	r0, r4
  401e56:	2001      	movne	r0, #1
  401e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401e5c:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401e5e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 401eec <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401e62:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 401f1c <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  401e66:	4f2b      	ldr	r7, [pc, #172]	; (401f14 <xTaskIncrementTick+0x140>)
  401e68:	e01f      	b.n	401eaa <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  401e6a:	f04f 32ff 	mov.w	r2, #4294967295
  401e6e:	4b23      	ldr	r3, [pc, #140]	; (401efc <xTaskIncrementTick+0x128>)
  401e70:	601a      	str	r2, [r3, #0]
						break;
  401e72:	e7db      	b.n	401e2c <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  401e74:	4a21      	ldr	r2, [pc, #132]	; (401efc <xTaskIncrementTick+0x128>)
  401e76:	6013      	str	r3, [r2, #0]
							break;
  401e78:	e7d8      	b.n	401e2c <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401e7a:	f105 0018 	add.w	r0, r5, #24
  401e7e:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  401e80:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  401e82:	683a      	ldr	r2, [r7, #0]
  401e84:	2301      	movs	r3, #1
  401e86:	4083      	lsls	r3, r0
  401e88:	4313      	orrs	r3, r2
  401e8a:	603b      	str	r3, [r7, #0]
  401e8c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401e90:	4651      	mov	r1, sl
  401e92:	4b1c      	ldr	r3, [pc, #112]	; (401f04 <xTaskIncrementTick+0x130>)
  401e94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401e98:	4b1f      	ldr	r3, [pc, #124]	; (401f18 <xTaskIncrementTick+0x144>)
  401e9a:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401e9c:	4b18      	ldr	r3, [pc, #96]	; (401f00 <xTaskIncrementTick+0x12c>)
  401e9e:	681b      	ldr	r3, [r3, #0]
  401ea0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  401ea4:	429a      	cmp	r2, r3
  401ea6:	bf28      	it	cs
  401ea8:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401eaa:	f8d9 3000 	ldr.w	r3, [r9]
  401eae:	681b      	ldr	r3, [r3, #0]
  401eb0:	2b00      	cmp	r3, #0
  401eb2:	d0da      	beq.n	401e6a <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401eb4:	f8d9 3000 	ldr.w	r3, [r9]
  401eb8:	68db      	ldr	r3, [r3, #12]
  401eba:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401ebc:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  401ebe:	429e      	cmp	r6, r3
  401ec0:	d3d8      	bcc.n	401e74 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401ec2:	f105 0a04 	add.w	sl, r5, #4
  401ec6:	4650      	mov	r0, sl
  401ec8:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401eca:	6aab      	ldr	r3, [r5, #40]	; 0x28
  401ecc:	2b00      	cmp	r3, #0
  401ece:	d1d4      	bne.n	401e7a <xTaskIncrementTick+0xa6>
  401ed0:	e7d6      	b.n	401e80 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  401ed2:	4a0d      	ldr	r2, [pc, #52]	; (401f08 <xTaskIncrementTick+0x134>)
  401ed4:	6813      	ldr	r3, [r2, #0]
  401ed6:	3301      	adds	r3, #1
  401ed8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  401eda:	4b0c      	ldr	r3, [pc, #48]	; (401f0c <xTaskIncrementTick+0x138>)
  401edc:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  401ede:	2400      	movs	r4, #0
  401ee0:	e7b4      	b.n	401e4c <xTaskIncrementTick+0x78>
  401ee2:	bf00      	nop
  401ee4:	20400ae0 	.word	0x20400ae0
  401ee8:	20400b60 	.word	0x20400b60
  401eec:	20400a6c 	.word	0x20400a6c
  401ef0:	20400a70 	.word	0x20400a70
  401ef4:	20400b1c 	.word	0x20400b1c
  401ef8:	00401a75 	.word	0x00401a75
  401efc:	20400b18 	.word	0x20400b18
  401f00:	20400a68 	.word	0x20400a68
  401f04:	20400a74 	.word	0x20400a74
  401f08:	20400adc 	.word	0x20400adc
  401f0c:	00402c81 	.word	0x00402c81
  401f10:	20400b64 	.word	0x20400b64
  401f14:	20400aec 	.word	0x20400aec
  401f18:	00400d89 	.word	0x00400d89
  401f1c:	00400dd5 	.word	0x00400dd5

00401f20 <xTaskResumeAll>:
{
  401f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  401f24:	4b38      	ldr	r3, [pc, #224]	; (402008 <xTaskResumeAll+0xe8>)
  401f26:	681b      	ldr	r3, [r3, #0]
  401f28:	b953      	cbnz	r3, 401f40 <xTaskResumeAll+0x20>
  401f2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f2e:	b672      	cpsid	i
  401f30:	f383 8811 	msr	BASEPRI, r3
  401f34:	f3bf 8f6f 	isb	sy
  401f38:	f3bf 8f4f 	dsb	sy
  401f3c:	b662      	cpsie	i
  401f3e:	e7fe      	b.n	401f3e <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  401f40:	4b32      	ldr	r3, [pc, #200]	; (40200c <xTaskResumeAll+0xec>)
  401f42:	4798      	blx	r3
		--uxSchedulerSuspended;
  401f44:	4b30      	ldr	r3, [pc, #192]	; (402008 <xTaskResumeAll+0xe8>)
  401f46:	681a      	ldr	r2, [r3, #0]
  401f48:	3a01      	subs	r2, #1
  401f4a:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401f4c:	681b      	ldr	r3, [r3, #0]
  401f4e:	2b00      	cmp	r3, #0
  401f50:	d155      	bne.n	401ffe <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  401f52:	4b2f      	ldr	r3, [pc, #188]	; (402010 <xTaskResumeAll+0xf0>)
  401f54:	681b      	ldr	r3, [r3, #0]
  401f56:	2b00      	cmp	r3, #0
  401f58:	d132      	bne.n	401fc0 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  401f5a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  401f5c:	4b2d      	ldr	r3, [pc, #180]	; (402014 <xTaskResumeAll+0xf4>)
  401f5e:	4798      	blx	r3
}
  401f60:	4620      	mov	r0, r4
  401f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  401f66:	68fb      	ldr	r3, [r7, #12]
  401f68:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401f6a:	f104 0018 	add.w	r0, r4, #24
  401f6e:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401f70:	f104 0804 	add.w	r8, r4, #4
  401f74:	4640      	mov	r0, r8
  401f76:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  401f78:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401f7a:	682a      	ldr	r2, [r5, #0]
  401f7c:	2301      	movs	r3, #1
  401f7e:	4083      	lsls	r3, r0
  401f80:	4313      	orrs	r3, r2
  401f82:	602b      	str	r3, [r5, #0]
  401f84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401f88:	4641      	mov	r1, r8
  401f8a:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  401f8e:	4b22      	ldr	r3, [pc, #136]	; (402018 <xTaskResumeAll+0xf8>)
  401f90:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401f92:	4b22      	ldr	r3, [pc, #136]	; (40201c <xTaskResumeAll+0xfc>)
  401f94:	681b      	ldr	r3, [r3, #0]
  401f96:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401f9a:	429a      	cmp	r2, r3
  401f9c:	d20c      	bcs.n	401fb8 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401f9e:	683b      	ldr	r3, [r7, #0]
  401fa0:	2b00      	cmp	r3, #0
  401fa2:	d1e0      	bne.n	401f66 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  401fa4:	4b1e      	ldr	r3, [pc, #120]	; (402020 <xTaskResumeAll+0x100>)
  401fa6:	681b      	ldr	r3, [r3, #0]
  401fa8:	b1db      	cbz	r3, 401fe2 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401faa:	4b1d      	ldr	r3, [pc, #116]	; (402020 <xTaskResumeAll+0x100>)
  401fac:	681b      	ldr	r3, [r3, #0]
  401fae:	b1c3      	cbz	r3, 401fe2 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  401fb0:	4e1c      	ldr	r6, [pc, #112]	; (402024 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  401fb2:	4d1d      	ldr	r5, [pc, #116]	; (402028 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  401fb4:	4c1a      	ldr	r4, [pc, #104]	; (402020 <xTaskResumeAll+0x100>)
  401fb6:	e00e      	b.n	401fd6 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  401fb8:	2201      	movs	r2, #1
  401fba:	4b1b      	ldr	r3, [pc, #108]	; (402028 <xTaskResumeAll+0x108>)
  401fbc:	601a      	str	r2, [r3, #0]
  401fbe:	e7ee      	b.n	401f9e <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401fc0:	4f1a      	ldr	r7, [pc, #104]	; (40202c <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401fc2:	4e1b      	ldr	r6, [pc, #108]	; (402030 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  401fc4:	4d1b      	ldr	r5, [pc, #108]	; (402034 <xTaskResumeAll+0x114>)
  401fc6:	f8df 9074 	ldr.w	r9, [pc, #116]	; 40203c <xTaskResumeAll+0x11c>
  401fca:	e7e8      	b.n	401f9e <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  401fcc:	6823      	ldr	r3, [r4, #0]
  401fce:	3b01      	subs	r3, #1
  401fd0:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401fd2:	6823      	ldr	r3, [r4, #0]
  401fd4:	b12b      	cbz	r3, 401fe2 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  401fd6:	47b0      	blx	r6
  401fd8:	2800      	cmp	r0, #0
  401fda:	d0f7      	beq.n	401fcc <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  401fdc:	2301      	movs	r3, #1
  401fde:	602b      	str	r3, [r5, #0]
  401fe0:	e7f4      	b.n	401fcc <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  401fe2:	4b11      	ldr	r3, [pc, #68]	; (402028 <xTaskResumeAll+0x108>)
  401fe4:	681b      	ldr	r3, [r3, #0]
  401fe6:	2b01      	cmp	r3, #1
  401fe8:	d10b      	bne.n	402002 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  401fea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401fee:	4b12      	ldr	r3, [pc, #72]	; (402038 <xTaskResumeAll+0x118>)
  401ff0:	601a      	str	r2, [r3, #0]
  401ff2:	f3bf 8f4f 	dsb	sy
  401ff6:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  401ffa:	2401      	movs	r4, #1
  401ffc:	e7ae      	b.n	401f5c <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  401ffe:	2400      	movs	r4, #0
  402000:	e7ac      	b.n	401f5c <xTaskResumeAll+0x3c>
  402002:	2400      	movs	r4, #0
  402004:	e7aa      	b.n	401f5c <xTaskResumeAll+0x3c>
  402006:	bf00      	nop
  402008:	20400ae0 	.word	0x20400ae0
  40200c:	00400eb9 	.word	0x00400eb9
  402010:	20400ad8 	.word	0x20400ad8
  402014:	00400f05 	.word	0x00400f05
  402018:	00400d89 	.word	0x00400d89
  40201c:	20400a68 	.word	0x20400a68
  402020:	20400adc 	.word	0x20400adc
  402024:	00401dd5 	.word	0x00401dd5
  402028:	20400b64 	.word	0x20400b64
  40202c:	20400b20 	.word	0x20400b20
  402030:	00400dd5 	.word	0x00400dd5
  402034:	20400aec 	.word	0x20400aec
  402038:	e000ed04 	.word	0xe000ed04
  40203c:	20400a74 	.word	0x20400a74

00402040 <vTaskDelay>:
	{
  402040:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  402042:	2800      	cmp	r0, #0
  402044:	d029      	beq.n	40209a <vTaskDelay+0x5a>
  402046:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  402048:	4b18      	ldr	r3, [pc, #96]	; (4020ac <vTaskDelay+0x6c>)
  40204a:	681b      	ldr	r3, [r3, #0]
  40204c:	b153      	cbz	r3, 402064 <vTaskDelay+0x24>
  40204e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402052:	b672      	cpsid	i
  402054:	f383 8811 	msr	BASEPRI, r3
  402058:	f3bf 8f6f 	isb	sy
  40205c:	f3bf 8f4f 	dsb	sy
  402060:	b662      	cpsie	i
  402062:	e7fe      	b.n	402062 <vTaskDelay+0x22>
			vTaskSuspendAll();
  402064:	4b12      	ldr	r3, [pc, #72]	; (4020b0 <vTaskDelay+0x70>)
  402066:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  402068:	4b12      	ldr	r3, [pc, #72]	; (4020b4 <vTaskDelay+0x74>)
  40206a:	681b      	ldr	r3, [r3, #0]
  40206c:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40206e:	4b12      	ldr	r3, [pc, #72]	; (4020b8 <vTaskDelay+0x78>)
  402070:	6818      	ldr	r0, [r3, #0]
  402072:	3004      	adds	r0, #4
  402074:	4b11      	ldr	r3, [pc, #68]	; (4020bc <vTaskDelay+0x7c>)
  402076:	4798      	blx	r3
  402078:	b948      	cbnz	r0, 40208e <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40207a:	4b0f      	ldr	r3, [pc, #60]	; (4020b8 <vTaskDelay+0x78>)
  40207c:	681a      	ldr	r2, [r3, #0]
  40207e:	4910      	ldr	r1, [pc, #64]	; (4020c0 <vTaskDelay+0x80>)
  402080:	680b      	ldr	r3, [r1, #0]
  402082:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402084:	2201      	movs	r2, #1
  402086:	4082      	lsls	r2, r0
  402088:	ea23 0302 	bic.w	r3, r3, r2
  40208c:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40208e:	4620      	mov	r0, r4
  402090:	4b0c      	ldr	r3, [pc, #48]	; (4020c4 <vTaskDelay+0x84>)
  402092:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  402094:	4b0c      	ldr	r3, [pc, #48]	; (4020c8 <vTaskDelay+0x88>)
  402096:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  402098:	b938      	cbnz	r0, 4020aa <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  40209a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40209e:	4b0b      	ldr	r3, [pc, #44]	; (4020cc <vTaskDelay+0x8c>)
  4020a0:	601a      	str	r2, [r3, #0]
  4020a2:	f3bf 8f4f 	dsb	sy
  4020a6:	f3bf 8f6f 	isb	sy
  4020aa:	bd10      	pop	{r4, pc}
  4020ac:	20400ae0 	.word	0x20400ae0
  4020b0:	00401db9 	.word	0x00401db9
  4020b4:	20400b60 	.word	0x20400b60
  4020b8:	20400a68 	.word	0x20400a68
  4020bc:	00400dd5 	.word	0x00400dd5
  4020c0:	20400aec 	.word	0x20400aec
  4020c4:	00401aa1 	.word	0x00401aa1
  4020c8:	00401f21 	.word	0x00401f21
  4020cc:	e000ed04 	.word	0xe000ed04

004020d0 <prvIdleTask>:
{
  4020d0:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4020d2:	f8df 8088 	ldr.w	r8, [pc, #136]	; 40215c <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4020d6:	4e19      	ldr	r6, [pc, #100]	; (40213c <prvIdleTask+0x6c>)
				taskYIELD();
  4020d8:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402160 <prvIdleTask+0x90>
  4020dc:	e02a      	b.n	402134 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4020de:	4b18      	ldr	r3, [pc, #96]	; (402140 <prvIdleTask+0x70>)
  4020e0:	681b      	ldr	r3, [r3, #0]
  4020e2:	2b01      	cmp	r3, #1
  4020e4:	d81e      	bhi.n	402124 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4020e6:	682b      	ldr	r3, [r5, #0]
  4020e8:	2b00      	cmp	r3, #0
  4020ea:	d0f8      	beq.n	4020de <prvIdleTask+0xe>
			vTaskSuspendAll();
  4020ec:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4020ee:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4020f0:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4020f2:	2c00      	cmp	r4, #0
  4020f4:	d0f7      	beq.n	4020e6 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  4020f6:	4b13      	ldr	r3, [pc, #76]	; (402144 <prvIdleTask+0x74>)
  4020f8:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  4020fa:	68f3      	ldr	r3, [r6, #12]
  4020fc:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4020fe:	1d20      	adds	r0, r4, #4
  402100:	4b11      	ldr	r3, [pc, #68]	; (402148 <prvIdleTask+0x78>)
  402102:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  402104:	4a11      	ldr	r2, [pc, #68]	; (40214c <prvIdleTask+0x7c>)
  402106:	6813      	ldr	r3, [r2, #0]
  402108:	3b01      	subs	r3, #1
  40210a:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  40210c:	682b      	ldr	r3, [r5, #0]
  40210e:	3b01      	subs	r3, #1
  402110:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  402112:	4b0f      	ldr	r3, [pc, #60]	; (402150 <prvIdleTask+0x80>)
  402114:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  402116:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402118:	f8df a048 	ldr.w	sl, [pc, #72]	; 402164 <prvIdleTask+0x94>
  40211c:	47d0      	blx	sl
		vPortFree( pxTCB );
  40211e:	4620      	mov	r0, r4
  402120:	47d0      	blx	sl
  402122:	e7e0      	b.n	4020e6 <prvIdleTask+0x16>
				taskYIELD();
  402124:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402128:	f8c9 3000 	str.w	r3, [r9]
  40212c:	f3bf 8f4f 	dsb	sy
  402130:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402134:	4d07      	ldr	r5, [pc, #28]	; (402154 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  402136:	4f08      	ldr	r7, [pc, #32]	; (402158 <prvIdleTask+0x88>)
  402138:	e7d5      	b.n	4020e6 <prvIdleTask+0x16>
  40213a:	bf00      	nop
  40213c:	20400b4c 	.word	0x20400b4c
  402140:	20400a74 	.word	0x20400a74
  402144:	00400eb9 	.word	0x00400eb9
  402148:	00400dd5 	.word	0x00400dd5
  40214c:	20400ad8 	.word	0x20400ad8
  402150:	00400f05 	.word	0x00400f05
  402154:	20400ae8 	.word	0x20400ae8
  402158:	00401f21 	.word	0x00401f21
  40215c:	00401db9 	.word	0x00401db9
  402160:	e000ed04 	.word	0xe000ed04
  402164:	00401145 	.word	0x00401145

00402168 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402168:	4b2d      	ldr	r3, [pc, #180]	; (402220 <vTaskSwitchContext+0xb8>)
  40216a:	681b      	ldr	r3, [r3, #0]
  40216c:	2b00      	cmp	r3, #0
  40216e:	d12c      	bne.n	4021ca <vTaskSwitchContext+0x62>
{
  402170:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  402172:	2200      	movs	r2, #0
  402174:	4b2b      	ldr	r3, [pc, #172]	; (402224 <vTaskSwitchContext+0xbc>)
  402176:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402178:	4b2b      	ldr	r3, [pc, #172]	; (402228 <vTaskSwitchContext+0xc0>)
  40217a:	681b      	ldr	r3, [r3, #0]
  40217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40217e:	681a      	ldr	r2, [r3, #0]
  402180:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402184:	d103      	bne.n	40218e <vTaskSwitchContext+0x26>
  402186:	685a      	ldr	r2, [r3, #4]
  402188:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40218c:	d021      	beq.n	4021d2 <vTaskSwitchContext+0x6a>
  40218e:	4b26      	ldr	r3, [pc, #152]	; (402228 <vTaskSwitchContext+0xc0>)
  402190:	6818      	ldr	r0, [r3, #0]
  402192:	6819      	ldr	r1, [r3, #0]
  402194:	3134      	adds	r1, #52	; 0x34
  402196:	4b25      	ldr	r3, [pc, #148]	; (40222c <vTaskSwitchContext+0xc4>)
  402198:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40219a:	4b25      	ldr	r3, [pc, #148]	; (402230 <vTaskSwitchContext+0xc8>)
  40219c:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  40219e:	fab3 f383 	clz	r3, r3
  4021a2:	b2db      	uxtb	r3, r3
  4021a4:	f1c3 031f 	rsb	r3, r3, #31
  4021a8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4021ac:	4a21      	ldr	r2, [pc, #132]	; (402234 <vTaskSwitchContext+0xcc>)
  4021ae:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4021b2:	b9ba      	cbnz	r2, 4021e4 <vTaskSwitchContext+0x7c>
	__asm volatile
  4021b4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021b8:	b672      	cpsid	i
  4021ba:	f383 8811 	msr	BASEPRI, r3
  4021be:	f3bf 8f6f 	isb	sy
  4021c2:	f3bf 8f4f 	dsb	sy
  4021c6:	b662      	cpsie	i
  4021c8:	e7fe      	b.n	4021c8 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  4021ca:	2201      	movs	r2, #1
  4021cc:	4b15      	ldr	r3, [pc, #84]	; (402224 <vTaskSwitchContext+0xbc>)
  4021ce:	601a      	str	r2, [r3, #0]
  4021d0:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4021d2:	689a      	ldr	r2, [r3, #8]
  4021d4:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4021d8:	d1d9      	bne.n	40218e <vTaskSwitchContext+0x26>
  4021da:	68db      	ldr	r3, [r3, #12]
  4021dc:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4021e0:	d1d5      	bne.n	40218e <vTaskSwitchContext+0x26>
  4021e2:	e7da      	b.n	40219a <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4021e4:	4a13      	ldr	r2, [pc, #76]	; (402234 <vTaskSwitchContext+0xcc>)
  4021e6:	0099      	lsls	r1, r3, #2
  4021e8:	18c8      	adds	r0, r1, r3
  4021ea:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4021ee:	6844      	ldr	r4, [r0, #4]
  4021f0:	6864      	ldr	r4, [r4, #4]
  4021f2:	6044      	str	r4, [r0, #4]
  4021f4:	4419      	add	r1, r3
  4021f6:	4602      	mov	r2, r0
  4021f8:	3208      	adds	r2, #8
  4021fa:	4294      	cmp	r4, r2
  4021fc:	d009      	beq.n	402212 <vTaskSwitchContext+0xaa>
  4021fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402202:	4a0c      	ldr	r2, [pc, #48]	; (402234 <vTaskSwitchContext+0xcc>)
  402204:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402208:	685b      	ldr	r3, [r3, #4]
  40220a:	68da      	ldr	r2, [r3, #12]
  40220c:	4b06      	ldr	r3, [pc, #24]	; (402228 <vTaskSwitchContext+0xc0>)
  40220e:	601a      	str	r2, [r3, #0]
  402210:	bd10      	pop	{r4, pc}
  402212:	6860      	ldr	r0, [r4, #4]
  402214:	4a07      	ldr	r2, [pc, #28]	; (402234 <vTaskSwitchContext+0xcc>)
  402216:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  40221a:	6050      	str	r0, [r2, #4]
  40221c:	e7ef      	b.n	4021fe <vTaskSwitchContext+0x96>
  40221e:	bf00      	nop
  402220:	20400ae0 	.word	0x20400ae0
  402224:	20400b64 	.word	0x20400b64
  402228:	20400a68 	.word	0x20400a68
  40222c:	00402c69 	.word	0x00402c69
  402230:	20400aec 	.word	0x20400aec
  402234:	20400a74 	.word	0x20400a74

00402238 <vTaskPlaceOnEventList>:
{
  402238:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  40223a:	b1e0      	cbz	r0, 402276 <vTaskPlaceOnEventList+0x3e>
  40223c:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40223e:	4d17      	ldr	r5, [pc, #92]	; (40229c <vTaskPlaceOnEventList+0x64>)
  402240:	6829      	ldr	r1, [r5, #0]
  402242:	3118      	adds	r1, #24
  402244:	4b16      	ldr	r3, [pc, #88]	; (4022a0 <vTaskPlaceOnEventList+0x68>)
  402246:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402248:	6828      	ldr	r0, [r5, #0]
  40224a:	3004      	adds	r0, #4
  40224c:	4b15      	ldr	r3, [pc, #84]	; (4022a4 <vTaskPlaceOnEventList+0x6c>)
  40224e:	4798      	blx	r3
  402250:	b940      	cbnz	r0, 402264 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402252:	682a      	ldr	r2, [r5, #0]
  402254:	4914      	ldr	r1, [pc, #80]	; (4022a8 <vTaskPlaceOnEventList+0x70>)
  402256:	680b      	ldr	r3, [r1, #0]
  402258:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40225a:	2201      	movs	r2, #1
  40225c:	4082      	lsls	r2, r0
  40225e:	ea23 0302 	bic.w	r3, r3, r2
  402262:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402264:	f1b4 3fff 	cmp.w	r4, #4294967295
  402268:	d010      	beq.n	40228c <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  40226a:	4b10      	ldr	r3, [pc, #64]	; (4022ac <vTaskPlaceOnEventList+0x74>)
  40226c:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40226e:	4420      	add	r0, r4
  402270:	4b0f      	ldr	r3, [pc, #60]	; (4022b0 <vTaskPlaceOnEventList+0x78>)
  402272:	4798      	blx	r3
  402274:	bd38      	pop	{r3, r4, r5, pc}
  402276:	f04f 0380 	mov.w	r3, #128	; 0x80
  40227a:	b672      	cpsid	i
  40227c:	f383 8811 	msr	BASEPRI, r3
  402280:	f3bf 8f6f 	isb	sy
  402284:	f3bf 8f4f 	dsb	sy
  402288:	b662      	cpsie	i
  40228a:	e7fe      	b.n	40228a <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40228c:	4b03      	ldr	r3, [pc, #12]	; (40229c <vTaskPlaceOnEventList+0x64>)
  40228e:	6819      	ldr	r1, [r3, #0]
  402290:	3104      	adds	r1, #4
  402292:	4808      	ldr	r0, [pc, #32]	; (4022b4 <vTaskPlaceOnEventList+0x7c>)
  402294:	4b08      	ldr	r3, [pc, #32]	; (4022b8 <vTaskPlaceOnEventList+0x80>)
  402296:	4798      	blx	r3
  402298:	bd38      	pop	{r3, r4, r5, pc}
  40229a:	bf00      	nop
  40229c:	20400a68 	.word	0x20400a68
  4022a0:	00400da1 	.word	0x00400da1
  4022a4:	00400dd5 	.word	0x00400dd5
  4022a8:	20400aec 	.word	0x20400aec
  4022ac:	20400b60 	.word	0x20400b60
  4022b0:	00401aa1 	.word	0x00401aa1
  4022b4:	20400b38 	.word	0x20400b38
  4022b8:	00400d89 	.word	0x00400d89

004022bc <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  4022bc:	b1e8      	cbz	r0, 4022fa <vTaskPlaceOnEventListRestricted+0x3e>
	{
  4022be:	b570      	push	{r4, r5, r6, lr}
  4022c0:	4615      	mov	r5, r2
  4022c2:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4022c4:	4e16      	ldr	r6, [pc, #88]	; (402320 <vTaskPlaceOnEventListRestricted+0x64>)
  4022c6:	6831      	ldr	r1, [r6, #0]
  4022c8:	3118      	adds	r1, #24
  4022ca:	4b16      	ldr	r3, [pc, #88]	; (402324 <vTaskPlaceOnEventListRestricted+0x68>)
  4022cc:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4022ce:	6830      	ldr	r0, [r6, #0]
  4022d0:	3004      	adds	r0, #4
  4022d2:	4b15      	ldr	r3, [pc, #84]	; (402328 <vTaskPlaceOnEventListRestricted+0x6c>)
  4022d4:	4798      	blx	r3
  4022d6:	b940      	cbnz	r0, 4022ea <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4022d8:	6832      	ldr	r2, [r6, #0]
  4022da:	4914      	ldr	r1, [pc, #80]	; (40232c <vTaskPlaceOnEventListRestricted+0x70>)
  4022dc:	680b      	ldr	r3, [r1, #0]
  4022de:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4022e0:	2201      	movs	r2, #1
  4022e2:	4082      	lsls	r2, r0
  4022e4:	ea23 0302 	bic.w	r3, r3, r2
  4022e8:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4022ea:	2d01      	cmp	r5, #1
  4022ec:	d010      	beq.n	402310 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  4022ee:	4b10      	ldr	r3, [pc, #64]	; (402330 <vTaskPlaceOnEventListRestricted+0x74>)
  4022f0:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4022f2:	4420      	add	r0, r4
  4022f4:	4b0f      	ldr	r3, [pc, #60]	; (402334 <vTaskPlaceOnEventListRestricted+0x78>)
  4022f6:	4798      	blx	r3
  4022f8:	bd70      	pop	{r4, r5, r6, pc}
  4022fa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022fe:	b672      	cpsid	i
  402300:	f383 8811 	msr	BASEPRI, r3
  402304:	f3bf 8f6f 	isb	sy
  402308:	f3bf 8f4f 	dsb	sy
  40230c:	b662      	cpsie	i
  40230e:	e7fe      	b.n	40230e <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402310:	4b03      	ldr	r3, [pc, #12]	; (402320 <vTaskPlaceOnEventListRestricted+0x64>)
  402312:	6819      	ldr	r1, [r3, #0]
  402314:	3104      	adds	r1, #4
  402316:	4808      	ldr	r0, [pc, #32]	; (402338 <vTaskPlaceOnEventListRestricted+0x7c>)
  402318:	4b02      	ldr	r3, [pc, #8]	; (402324 <vTaskPlaceOnEventListRestricted+0x68>)
  40231a:	4798      	blx	r3
  40231c:	bd70      	pop	{r4, r5, r6, pc}
  40231e:	bf00      	nop
  402320:	20400a68 	.word	0x20400a68
  402324:	00400d89 	.word	0x00400d89
  402328:	00400dd5 	.word	0x00400dd5
  40232c:	20400aec 	.word	0x20400aec
  402330:	20400b60 	.word	0x20400b60
  402334:	00401aa1 	.word	0x00401aa1
  402338:	20400b38 	.word	0x20400b38

0040233c <xTaskRemoveFromEventList>:
{
  40233c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40233e:	68c3      	ldr	r3, [r0, #12]
  402340:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402342:	b324      	cbz	r4, 40238e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402344:	f104 0518 	add.w	r5, r4, #24
  402348:	4628      	mov	r0, r5
  40234a:	4b1a      	ldr	r3, [pc, #104]	; (4023b4 <xTaskRemoveFromEventList+0x78>)
  40234c:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40234e:	4b1a      	ldr	r3, [pc, #104]	; (4023b8 <xTaskRemoveFromEventList+0x7c>)
  402350:	681b      	ldr	r3, [r3, #0]
  402352:	bb3b      	cbnz	r3, 4023a4 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402354:	1d25      	adds	r5, r4, #4
  402356:	4628      	mov	r0, r5
  402358:	4b16      	ldr	r3, [pc, #88]	; (4023b4 <xTaskRemoveFromEventList+0x78>)
  40235a:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  40235c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40235e:	4a17      	ldr	r2, [pc, #92]	; (4023bc <xTaskRemoveFromEventList+0x80>)
  402360:	6811      	ldr	r1, [r2, #0]
  402362:	2301      	movs	r3, #1
  402364:	4083      	lsls	r3, r0
  402366:	430b      	orrs	r3, r1
  402368:	6013      	str	r3, [r2, #0]
  40236a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40236e:	4629      	mov	r1, r5
  402370:	4b13      	ldr	r3, [pc, #76]	; (4023c0 <xTaskRemoveFromEventList+0x84>)
  402372:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402376:	4b13      	ldr	r3, [pc, #76]	; (4023c4 <xTaskRemoveFromEventList+0x88>)
  402378:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  40237a:	4b13      	ldr	r3, [pc, #76]	; (4023c8 <xTaskRemoveFromEventList+0x8c>)
  40237c:	681b      	ldr	r3, [r3, #0]
  40237e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402382:	429a      	cmp	r2, r3
  402384:	d913      	bls.n	4023ae <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402386:	2001      	movs	r0, #1
  402388:	4b10      	ldr	r3, [pc, #64]	; (4023cc <xTaskRemoveFromEventList+0x90>)
  40238a:	6018      	str	r0, [r3, #0]
  40238c:	bd38      	pop	{r3, r4, r5, pc}
  40238e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402392:	b672      	cpsid	i
  402394:	f383 8811 	msr	BASEPRI, r3
  402398:	f3bf 8f6f 	isb	sy
  40239c:	f3bf 8f4f 	dsb	sy
  4023a0:	b662      	cpsie	i
  4023a2:	e7fe      	b.n	4023a2 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4023a4:	4629      	mov	r1, r5
  4023a6:	480a      	ldr	r0, [pc, #40]	; (4023d0 <xTaskRemoveFromEventList+0x94>)
  4023a8:	4b06      	ldr	r3, [pc, #24]	; (4023c4 <xTaskRemoveFromEventList+0x88>)
  4023aa:	4798      	blx	r3
  4023ac:	e7e5      	b.n	40237a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  4023ae:	2000      	movs	r0, #0
}
  4023b0:	bd38      	pop	{r3, r4, r5, pc}
  4023b2:	bf00      	nop
  4023b4:	00400dd5 	.word	0x00400dd5
  4023b8:	20400ae0 	.word	0x20400ae0
  4023bc:	20400aec 	.word	0x20400aec
  4023c0:	20400a74 	.word	0x20400a74
  4023c4:	00400d89 	.word	0x00400d89
  4023c8:	20400a68 	.word	0x20400a68
  4023cc:	20400b64 	.word	0x20400b64
  4023d0:	20400b20 	.word	0x20400b20

004023d4 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  4023d4:	b130      	cbz	r0, 4023e4 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4023d6:	4a09      	ldr	r2, [pc, #36]	; (4023fc <vTaskSetTimeOutState+0x28>)
  4023d8:	6812      	ldr	r2, [r2, #0]
  4023da:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4023dc:	4a08      	ldr	r2, [pc, #32]	; (402400 <vTaskSetTimeOutState+0x2c>)
  4023de:	6812      	ldr	r2, [r2, #0]
  4023e0:	6042      	str	r2, [r0, #4]
  4023e2:	4770      	bx	lr
  4023e4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023e8:	b672      	cpsid	i
  4023ea:	f383 8811 	msr	BASEPRI, r3
  4023ee:	f3bf 8f6f 	isb	sy
  4023f2:	f3bf 8f4f 	dsb	sy
  4023f6:	b662      	cpsie	i
  4023f8:	e7fe      	b.n	4023f8 <vTaskSetTimeOutState+0x24>
  4023fa:	bf00      	nop
  4023fc:	20400b1c 	.word	0x20400b1c
  402400:	20400b60 	.word	0x20400b60

00402404 <xTaskCheckForTimeOut>:
{
  402404:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  402406:	b1c0      	cbz	r0, 40243a <xTaskCheckForTimeOut+0x36>
  402408:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  40240a:	b309      	cbz	r1, 402450 <xTaskCheckForTimeOut+0x4c>
  40240c:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  40240e:	4b1d      	ldr	r3, [pc, #116]	; (402484 <xTaskCheckForTimeOut+0x80>)
  402410:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  402412:	4b1d      	ldr	r3, [pc, #116]	; (402488 <xTaskCheckForTimeOut+0x84>)
  402414:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  402416:	682b      	ldr	r3, [r5, #0]
  402418:	f1b3 3fff 	cmp.w	r3, #4294967295
  40241c:	d02e      	beq.n	40247c <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  40241e:	491b      	ldr	r1, [pc, #108]	; (40248c <xTaskCheckForTimeOut+0x88>)
  402420:	6809      	ldr	r1, [r1, #0]
  402422:	6820      	ldr	r0, [r4, #0]
  402424:	4288      	cmp	r0, r1
  402426:	d002      	beq.n	40242e <xTaskCheckForTimeOut+0x2a>
  402428:	6861      	ldr	r1, [r4, #4]
  40242a:	428a      	cmp	r2, r1
  40242c:	d228      	bcs.n	402480 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  40242e:	6861      	ldr	r1, [r4, #4]
  402430:	1a50      	subs	r0, r2, r1
  402432:	4283      	cmp	r3, r0
  402434:	d817      	bhi.n	402466 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  402436:	2401      	movs	r4, #1
  402438:	e01c      	b.n	402474 <xTaskCheckForTimeOut+0x70>
  40243a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40243e:	b672      	cpsid	i
  402440:	f383 8811 	msr	BASEPRI, r3
  402444:	f3bf 8f6f 	isb	sy
  402448:	f3bf 8f4f 	dsb	sy
  40244c:	b662      	cpsie	i
  40244e:	e7fe      	b.n	40244e <xTaskCheckForTimeOut+0x4a>
  402450:	f04f 0380 	mov.w	r3, #128	; 0x80
  402454:	b672      	cpsid	i
  402456:	f383 8811 	msr	BASEPRI, r3
  40245a:	f3bf 8f6f 	isb	sy
  40245e:	f3bf 8f4f 	dsb	sy
  402462:	b662      	cpsie	i
  402464:	e7fe      	b.n	402464 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402466:	1a9b      	subs	r3, r3, r2
  402468:	440b      	add	r3, r1
  40246a:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  40246c:	4620      	mov	r0, r4
  40246e:	4b08      	ldr	r3, [pc, #32]	; (402490 <xTaskCheckForTimeOut+0x8c>)
  402470:	4798      	blx	r3
			xReturn = pdFALSE;
  402472:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402474:	4b07      	ldr	r3, [pc, #28]	; (402494 <xTaskCheckForTimeOut+0x90>)
  402476:	4798      	blx	r3
}
  402478:	4620      	mov	r0, r4
  40247a:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  40247c:	2400      	movs	r4, #0
  40247e:	e7f9      	b.n	402474 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402480:	2401      	movs	r4, #1
  402482:	e7f7      	b.n	402474 <xTaskCheckForTimeOut+0x70>
  402484:	00400eb9 	.word	0x00400eb9
  402488:	20400b60 	.word	0x20400b60
  40248c:	20400b1c 	.word	0x20400b1c
  402490:	004023d5 	.word	0x004023d5
  402494:	00400f05 	.word	0x00400f05

00402498 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402498:	2201      	movs	r2, #1
  40249a:	4b01      	ldr	r3, [pc, #4]	; (4024a0 <vTaskMissedYield+0x8>)
  40249c:	601a      	str	r2, [r3, #0]
  40249e:	4770      	bx	lr
  4024a0:	20400b64 	.word	0x20400b64

004024a4 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  4024a4:	4b05      	ldr	r3, [pc, #20]	; (4024bc <xTaskGetSchedulerState+0x18>)
  4024a6:	681b      	ldr	r3, [r3, #0]
  4024a8:	b133      	cbz	r3, 4024b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4024aa:	4b05      	ldr	r3, [pc, #20]	; (4024c0 <xTaskGetSchedulerState+0x1c>)
  4024ac:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4024ae:	2b00      	cmp	r3, #0
  4024b0:	bf0c      	ite	eq
  4024b2:	2002      	moveq	r0, #2
  4024b4:	2000      	movne	r0, #0
  4024b6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  4024b8:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  4024ba:	4770      	bx	lr
  4024bc:	20400b34 	.word	0x20400b34
  4024c0:	20400ae0 	.word	0x20400ae0

004024c4 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  4024c4:	2800      	cmp	r0, #0
  4024c6:	d044      	beq.n	402552 <vTaskPriorityInherit+0x8e>
	{
  4024c8:	b538      	push	{r3, r4, r5, lr}
  4024ca:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  4024cc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4024ce:	4921      	ldr	r1, [pc, #132]	; (402554 <vTaskPriorityInherit+0x90>)
  4024d0:	6809      	ldr	r1, [r1, #0]
  4024d2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4024d4:	428a      	cmp	r2, r1
  4024d6:	d214      	bcs.n	402502 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  4024d8:	6981      	ldr	r1, [r0, #24]
  4024da:	2900      	cmp	r1, #0
  4024dc:	db05      	blt.n	4024ea <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4024de:	491d      	ldr	r1, [pc, #116]	; (402554 <vTaskPriorityInherit+0x90>)
  4024e0:	6809      	ldr	r1, [r1, #0]
  4024e2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4024e4:	f1c1 0105 	rsb	r1, r1, #5
  4024e8:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4024ea:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4024ee:	491a      	ldr	r1, [pc, #104]	; (402558 <vTaskPriorityInherit+0x94>)
  4024f0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4024f4:	6961      	ldr	r1, [r4, #20]
  4024f6:	4291      	cmp	r1, r2
  4024f8:	d004      	beq.n	402504 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4024fa:	4a16      	ldr	r2, [pc, #88]	; (402554 <vTaskPriorityInherit+0x90>)
  4024fc:	6812      	ldr	r2, [r2, #0]
  4024fe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402500:	62e2      	str	r2, [r4, #44]	; 0x2c
  402502:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402504:	1d25      	adds	r5, r4, #4
  402506:	4628      	mov	r0, r5
  402508:	4b14      	ldr	r3, [pc, #80]	; (40255c <vTaskPriorityInherit+0x98>)
  40250a:	4798      	blx	r3
  40250c:	b970      	cbnz	r0, 40252c <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40250e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402510:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402514:	4a10      	ldr	r2, [pc, #64]	; (402558 <vTaskPriorityInherit+0x94>)
  402516:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40251a:	b93a      	cbnz	r2, 40252c <vTaskPriorityInherit+0x68>
  40251c:	4810      	ldr	r0, [pc, #64]	; (402560 <vTaskPriorityInherit+0x9c>)
  40251e:	6802      	ldr	r2, [r0, #0]
  402520:	2101      	movs	r1, #1
  402522:	fa01 f303 	lsl.w	r3, r1, r3
  402526:	ea22 0303 	bic.w	r3, r2, r3
  40252a:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40252c:	4b09      	ldr	r3, [pc, #36]	; (402554 <vTaskPriorityInherit+0x90>)
  40252e:	681b      	ldr	r3, [r3, #0]
  402530:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402532:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  402534:	4a0a      	ldr	r2, [pc, #40]	; (402560 <vTaskPriorityInherit+0x9c>)
  402536:	6811      	ldr	r1, [r2, #0]
  402538:	2301      	movs	r3, #1
  40253a:	4083      	lsls	r3, r0
  40253c:	430b      	orrs	r3, r1
  40253e:	6013      	str	r3, [r2, #0]
  402540:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402544:	4629      	mov	r1, r5
  402546:	4b04      	ldr	r3, [pc, #16]	; (402558 <vTaskPriorityInherit+0x94>)
  402548:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40254c:	4b05      	ldr	r3, [pc, #20]	; (402564 <vTaskPriorityInherit+0xa0>)
  40254e:	4798      	blx	r3
  402550:	bd38      	pop	{r3, r4, r5, pc}
  402552:	4770      	bx	lr
  402554:	20400a68 	.word	0x20400a68
  402558:	20400a74 	.word	0x20400a74
  40255c:	00400dd5 	.word	0x00400dd5
  402560:	20400aec 	.word	0x20400aec
  402564:	00400d89 	.word	0x00400d89

00402568 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402568:	2800      	cmp	r0, #0
  40256a:	d04d      	beq.n	402608 <xTaskPriorityDisinherit+0xa0>
	{
  40256c:	b538      	push	{r3, r4, r5, lr}
  40256e:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402570:	4a27      	ldr	r2, [pc, #156]	; (402610 <xTaskPriorityDisinherit+0xa8>)
  402572:	6812      	ldr	r2, [r2, #0]
  402574:	4290      	cmp	r0, r2
  402576:	d00a      	beq.n	40258e <xTaskPriorityDisinherit+0x26>
  402578:	f04f 0380 	mov.w	r3, #128	; 0x80
  40257c:	b672      	cpsid	i
  40257e:	f383 8811 	msr	BASEPRI, r3
  402582:	f3bf 8f6f 	isb	sy
  402586:	f3bf 8f4f 	dsb	sy
  40258a:	b662      	cpsie	i
  40258c:	e7fe      	b.n	40258c <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  40258e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402590:	b952      	cbnz	r2, 4025a8 <xTaskPriorityDisinherit+0x40>
  402592:	f04f 0380 	mov.w	r3, #128	; 0x80
  402596:	b672      	cpsid	i
  402598:	f383 8811 	msr	BASEPRI, r3
  40259c:	f3bf 8f6f 	isb	sy
  4025a0:	f3bf 8f4f 	dsb	sy
  4025a4:	b662      	cpsie	i
  4025a6:	e7fe      	b.n	4025a6 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  4025a8:	3a01      	subs	r2, #1
  4025aa:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4025ac:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  4025ae:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  4025b0:	4288      	cmp	r0, r1
  4025b2:	d02b      	beq.n	40260c <xTaskPriorityDisinherit+0xa4>
  4025b4:	bb52      	cbnz	r2, 40260c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4025b6:	1d25      	adds	r5, r4, #4
  4025b8:	4628      	mov	r0, r5
  4025ba:	4b16      	ldr	r3, [pc, #88]	; (402614 <xTaskPriorityDisinherit+0xac>)
  4025bc:	4798      	blx	r3
  4025be:	b968      	cbnz	r0, 4025dc <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4025c0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  4025c2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4025c6:	4b14      	ldr	r3, [pc, #80]	; (402618 <xTaskPriorityDisinherit+0xb0>)
  4025c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4025cc:	b933      	cbnz	r3, 4025dc <xTaskPriorityDisinherit+0x74>
  4025ce:	4813      	ldr	r0, [pc, #76]	; (40261c <xTaskPriorityDisinherit+0xb4>)
  4025d0:	6803      	ldr	r3, [r0, #0]
  4025d2:	2201      	movs	r2, #1
  4025d4:	408a      	lsls	r2, r1
  4025d6:	ea23 0302 	bic.w	r3, r3, r2
  4025da:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  4025dc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  4025de:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4025e0:	f1c0 0305 	rsb	r3, r0, #5
  4025e4:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  4025e6:	4a0d      	ldr	r2, [pc, #52]	; (40261c <xTaskPriorityDisinherit+0xb4>)
  4025e8:	6811      	ldr	r1, [r2, #0]
  4025ea:	2401      	movs	r4, #1
  4025ec:	fa04 f300 	lsl.w	r3, r4, r0
  4025f0:	430b      	orrs	r3, r1
  4025f2:	6013      	str	r3, [r2, #0]
  4025f4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4025f8:	4629      	mov	r1, r5
  4025fa:	4b07      	ldr	r3, [pc, #28]	; (402618 <xTaskPriorityDisinherit+0xb0>)
  4025fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402600:	4b07      	ldr	r3, [pc, #28]	; (402620 <xTaskPriorityDisinherit+0xb8>)
  402602:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  402604:	4620      	mov	r0, r4
  402606:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  402608:	2000      	movs	r0, #0
  40260a:	4770      	bx	lr
  40260c:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40260e:	bd38      	pop	{r3, r4, r5, pc}
  402610:	20400a68 	.word	0x20400a68
  402614:	00400dd5 	.word	0x00400dd5
  402618:	20400a74 	.word	0x20400a74
  40261c:	20400aec 	.word	0x20400aec
  402620:	00400d89 	.word	0x00400d89

00402624 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  402624:	4b05      	ldr	r3, [pc, #20]	; (40263c <pvTaskIncrementMutexHeldCount+0x18>)
  402626:	681b      	ldr	r3, [r3, #0]
  402628:	b123      	cbz	r3, 402634 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  40262a:	4b04      	ldr	r3, [pc, #16]	; (40263c <pvTaskIncrementMutexHeldCount+0x18>)
  40262c:	681a      	ldr	r2, [r3, #0]
  40262e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  402630:	3301      	adds	r3, #1
  402632:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  402634:	4b01      	ldr	r3, [pc, #4]	; (40263c <pvTaskIncrementMutexHeldCount+0x18>)
  402636:	6818      	ldr	r0, [r3, #0]
	}
  402638:	4770      	bx	lr
  40263a:	bf00      	nop
  40263c:	20400a68 	.word	0x20400a68

00402640 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402640:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402642:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402644:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  402646:	4291      	cmp	r1, r2
  402648:	d80c      	bhi.n	402664 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  40264a:	1ad2      	subs	r2, r2, r3
  40264c:	6983      	ldr	r3, [r0, #24]
  40264e:	429a      	cmp	r2, r3
  402650:	d301      	bcc.n	402656 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402652:	2001      	movs	r0, #1
  402654:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402656:	1d01      	adds	r1, r0, #4
  402658:	4b09      	ldr	r3, [pc, #36]	; (402680 <prvInsertTimerInActiveList+0x40>)
  40265a:	6818      	ldr	r0, [r3, #0]
  40265c:	4b09      	ldr	r3, [pc, #36]	; (402684 <prvInsertTimerInActiveList+0x44>)
  40265e:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402660:	2000      	movs	r0, #0
  402662:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402664:	429a      	cmp	r2, r3
  402666:	d203      	bcs.n	402670 <prvInsertTimerInActiveList+0x30>
  402668:	4299      	cmp	r1, r3
  40266a:	d301      	bcc.n	402670 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  40266c:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  40266e:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402670:	1d01      	adds	r1, r0, #4
  402672:	4b05      	ldr	r3, [pc, #20]	; (402688 <prvInsertTimerInActiveList+0x48>)
  402674:	6818      	ldr	r0, [r3, #0]
  402676:	4b03      	ldr	r3, [pc, #12]	; (402684 <prvInsertTimerInActiveList+0x44>)
  402678:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  40267a:	2000      	movs	r0, #0
  40267c:	bd08      	pop	{r3, pc}
  40267e:	bf00      	nop
  402680:	20400b6c 	.word	0x20400b6c
  402684:	00400da1 	.word	0x00400da1
  402688:	20400b68 	.word	0x20400b68

0040268c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  40268c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40268e:	4b15      	ldr	r3, [pc, #84]	; (4026e4 <prvCheckForValidListAndQueue+0x58>)
  402690:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402692:	4b15      	ldr	r3, [pc, #84]	; (4026e8 <prvCheckForValidListAndQueue+0x5c>)
  402694:	681b      	ldr	r3, [r3, #0]
  402696:	b113      	cbz	r3, 40269e <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402698:	4b14      	ldr	r3, [pc, #80]	; (4026ec <prvCheckForValidListAndQueue+0x60>)
  40269a:	4798      	blx	r3
  40269c:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  40269e:	4d14      	ldr	r5, [pc, #80]	; (4026f0 <prvCheckForValidListAndQueue+0x64>)
  4026a0:	4628      	mov	r0, r5
  4026a2:	4e14      	ldr	r6, [pc, #80]	; (4026f4 <prvCheckForValidListAndQueue+0x68>)
  4026a4:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  4026a6:	4c14      	ldr	r4, [pc, #80]	; (4026f8 <prvCheckForValidListAndQueue+0x6c>)
  4026a8:	4620      	mov	r0, r4
  4026aa:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  4026ac:	4b13      	ldr	r3, [pc, #76]	; (4026fc <prvCheckForValidListAndQueue+0x70>)
  4026ae:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4026b0:	4b13      	ldr	r3, [pc, #76]	; (402700 <prvCheckForValidListAndQueue+0x74>)
  4026b2:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  4026b4:	2200      	movs	r2, #0
  4026b6:	2110      	movs	r1, #16
  4026b8:	2005      	movs	r0, #5
  4026ba:	4b12      	ldr	r3, [pc, #72]	; (402704 <prvCheckForValidListAndQueue+0x78>)
  4026bc:	4798      	blx	r3
  4026be:	4b0a      	ldr	r3, [pc, #40]	; (4026e8 <prvCheckForValidListAndQueue+0x5c>)
  4026c0:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  4026c2:	b118      	cbz	r0, 4026cc <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  4026c4:	4910      	ldr	r1, [pc, #64]	; (402708 <prvCheckForValidListAndQueue+0x7c>)
  4026c6:	4b11      	ldr	r3, [pc, #68]	; (40270c <prvCheckForValidListAndQueue+0x80>)
  4026c8:	4798      	blx	r3
  4026ca:	e7e5      	b.n	402698 <prvCheckForValidListAndQueue+0xc>
  4026cc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026d0:	b672      	cpsid	i
  4026d2:	f383 8811 	msr	BASEPRI, r3
  4026d6:	f3bf 8f6f 	isb	sy
  4026da:	f3bf 8f4f 	dsb	sy
  4026de:	b662      	cpsie	i
  4026e0:	e7fe      	b.n	4026e0 <prvCheckForValidListAndQueue+0x54>
  4026e2:	bf00      	nop
  4026e4:	00400eb9 	.word	0x00400eb9
  4026e8:	20400b9c 	.word	0x20400b9c
  4026ec:	00400f05 	.word	0x00400f05
  4026f0:	20400b70 	.word	0x20400b70
  4026f4:	00400d6d 	.word	0x00400d6d
  4026f8:	20400b84 	.word	0x20400b84
  4026fc:	20400b68 	.word	0x20400b68
  402700:	20400b6c 	.word	0x20400b6c
  402704:	004013d9 	.word	0x004013d9
  402708:	004063a0 	.word	0x004063a0
  40270c:	004019e9 	.word	0x004019e9

00402710 <xTimerCreateTimerTask>:
{
  402710:	b510      	push	{r4, lr}
  402712:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  402714:	4b0f      	ldr	r3, [pc, #60]	; (402754 <xTimerCreateTimerTask+0x44>)
  402716:	4798      	blx	r3
	if( xTimerQueue != NULL )
  402718:	4b0f      	ldr	r3, [pc, #60]	; (402758 <xTimerCreateTimerTask+0x48>)
  40271a:	681b      	ldr	r3, [r3, #0]
  40271c:	b173      	cbz	r3, 40273c <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  40271e:	2300      	movs	r3, #0
  402720:	9303      	str	r3, [sp, #12]
  402722:	9302      	str	r3, [sp, #8]
  402724:	9301      	str	r3, [sp, #4]
  402726:	2204      	movs	r2, #4
  402728:	9200      	str	r2, [sp, #0]
  40272a:	f44f 7282 	mov.w	r2, #260	; 0x104
  40272e:	490b      	ldr	r1, [pc, #44]	; (40275c <xTimerCreateTimerTask+0x4c>)
  402730:	480b      	ldr	r0, [pc, #44]	; (402760 <xTimerCreateTimerTask+0x50>)
  402732:	4c0c      	ldr	r4, [pc, #48]	; (402764 <xTimerCreateTimerTask+0x54>)
  402734:	47a0      	blx	r4
	configASSERT( xReturn );
  402736:	b108      	cbz	r0, 40273c <xTimerCreateTimerTask+0x2c>
}
  402738:	b004      	add	sp, #16
  40273a:	bd10      	pop	{r4, pc}
  40273c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402740:	b672      	cpsid	i
  402742:	f383 8811 	msr	BASEPRI, r3
  402746:	f3bf 8f6f 	isb	sy
  40274a:	f3bf 8f4f 	dsb	sy
  40274e:	b662      	cpsie	i
  402750:	e7fe      	b.n	402750 <xTimerCreateTimerTask+0x40>
  402752:	bf00      	nop
  402754:	0040268d 	.word	0x0040268d
  402758:	20400b9c 	.word	0x20400b9c
  40275c:	004063a8 	.word	0x004063a8
  402760:	00402891 	.word	0x00402891
  402764:	00401af9 	.word	0x00401af9

00402768 <xTimerGenericCommand>:
	configASSERT( xTimer );
  402768:	b1d8      	cbz	r0, 4027a2 <xTimerGenericCommand+0x3a>
{
  40276a:	b530      	push	{r4, r5, lr}
  40276c:	b085      	sub	sp, #20
  40276e:	4615      	mov	r5, r2
  402770:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  402772:	4a15      	ldr	r2, [pc, #84]	; (4027c8 <xTimerGenericCommand+0x60>)
  402774:	6810      	ldr	r0, [r2, #0]
  402776:	b320      	cbz	r0, 4027c2 <xTimerGenericCommand+0x5a>
  402778:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  40277a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  40277c:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  40277e:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402780:	2905      	cmp	r1, #5
  402782:	dc19      	bgt.n	4027b8 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402784:	4b11      	ldr	r3, [pc, #68]	; (4027cc <xTimerGenericCommand+0x64>)
  402786:	4798      	blx	r3
  402788:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  40278a:	f04f 0300 	mov.w	r3, #0
  40278e:	bf0c      	ite	eq
  402790:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402792:	461a      	movne	r2, r3
  402794:	4669      	mov	r1, sp
  402796:	480c      	ldr	r0, [pc, #48]	; (4027c8 <xTimerGenericCommand+0x60>)
  402798:	6800      	ldr	r0, [r0, #0]
  40279a:	4c0d      	ldr	r4, [pc, #52]	; (4027d0 <xTimerGenericCommand+0x68>)
  40279c:	47a0      	blx	r4
}
  40279e:	b005      	add	sp, #20
  4027a0:	bd30      	pop	{r4, r5, pc}
  4027a2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4027a6:	b672      	cpsid	i
  4027a8:	f383 8811 	msr	BASEPRI, r3
  4027ac:	f3bf 8f6f 	isb	sy
  4027b0:	f3bf 8f4f 	dsb	sy
  4027b4:	b662      	cpsie	i
  4027b6:	e7fe      	b.n	4027b6 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  4027b8:	2300      	movs	r3, #0
  4027ba:	4669      	mov	r1, sp
  4027bc:	4c05      	ldr	r4, [pc, #20]	; (4027d4 <xTimerGenericCommand+0x6c>)
  4027be:	47a0      	blx	r4
  4027c0:	e7ed      	b.n	40279e <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  4027c2:	2000      	movs	r0, #0
	return xReturn;
  4027c4:	e7eb      	b.n	40279e <xTimerGenericCommand+0x36>
  4027c6:	bf00      	nop
  4027c8:	20400b9c 	.word	0x20400b9c
  4027cc:	004024a5 	.word	0x004024a5
  4027d0:	00401455 	.word	0x00401455
  4027d4:	00401639 	.word	0x00401639

004027d8 <prvSampleTimeNow>:
{
  4027d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4027dc:	b082      	sub	sp, #8
  4027de:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  4027e0:	4b24      	ldr	r3, [pc, #144]	; (402874 <prvSampleTimeNow+0x9c>)
  4027e2:	4798      	blx	r3
  4027e4:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  4027e6:	4b24      	ldr	r3, [pc, #144]	; (402878 <prvSampleTimeNow+0xa0>)
  4027e8:	681b      	ldr	r3, [r3, #0]
  4027ea:	4298      	cmp	r0, r3
  4027ec:	d31b      	bcc.n	402826 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  4027ee:	2300      	movs	r3, #0
  4027f0:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  4027f4:	4b20      	ldr	r3, [pc, #128]	; (402878 <prvSampleTimeNow+0xa0>)
  4027f6:	601f      	str	r7, [r3, #0]
}
  4027f8:	4638      	mov	r0, r7
  4027fa:	b002      	add	sp, #8
  4027fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402800:	2100      	movs	r1, #0
  402802:	9100      	str	r1, [sp, #0]
  402804:	460b      	mov	r3, r1
  402806:	4652      	mov	r2, sl
  402808:	4620      	mov	r0, r4
  40280a:	4c1c      	ldr	r4, [pc, #112]	; (40287c <prvSampleTimeNow+0xa4>)
  40280c:	47a0      	blx	r4
				configASSERT( xResult );
  40280e:	b960      	cbnz	r0, 40282a <prvSampleTimeNow+0x52>
  402810:	f04f 0380 	mov.w	r3, #128	; 0x80
  402814:	b672      	cpsid	i
  402816:	f383 8811 	msr	BASEPRI, r3
  40281a:	f3bf 8f6f 	isb	sy
  40281e:	f3bf 8f4f 	dsb	sy
  402822:	b662      	cpsie	i
  402824:	e7fe      	b.n	402824 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402826:	4d16      	ldr	r5, [pc, #88]	; (402880 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402828:	4e16      	ldr	r6, [pc, #88]	; (402884 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40282a:	682b      	ldr	r3, [r5, #0]
  40282c:	681a      	ldr	r2, [r3, #0]
  40282e:	b1c2      	cbz	r2, 402862 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402830:	68db      	ldr	r3, [r3, #12]
  402832:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402836:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402838:	f104 0904 	add.w	r9, r4, #4
  40283c:	4648      	mov	r0, r9
  40283e:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402840:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402842:	4620      	mov	r0, r4
  402844:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402846:	69e3      	ldr	r3, [r4, #28]
  402848:	2b01      	cmp	r3, #1
  40284a:	d1ee      	bne.n	40282a <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  40284c:	69a3      	ldr	r3, [r4, #24]
  40284e:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402850:	459a      	cmp	sl, r3
  402852:	d2d5      	bcs.n	402800 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402854:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402856:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402858:	4649      	mov	r1, r9
  40285a:	6828      	ldr	r0, [r5, #0]
  40285c:	4b0a      	ldr	r3, [pc, #40]	; (402888 <prvSampleTimeNow+0xb0>)
  40285e:	4798      	blx	r3
  402860:	e7e3      	b.n	40282a <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  402862:	4a0a      	ldr	r2, [pc, #40]	; (40288c <prvSampleTimeNow+0xb4>)
  402864:	6810      	ldr	r0, [r2, #0]
  402866:	4906      	ldr	r1, [pc, #24]	; (402880 <prvSampleTimeNow+0xa8>)
  402868:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  40286a:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  40286c:	2301      	movs	r3, #1
  40286e:	f8c8 3000 	str.w	r3, [r8]
  402872:	e7bf      	b.n	4027f4 <prvSampleTimeNow+0x1c>
  402874:	00401dc9 	.word	0x00401dc9
  402878:	20400b98 	.word	0x20400b98
  40287c:	00402769 	.word	0x00402769
  402880:	20400b68 	.word	0x20400b68
  402884:	00400dd5 	.word	0x00400dd5
  402888:	00400da1 	.word	0x00400da1
  40288c:	20400b6c 	.word	0x20400b6c

00402890 <prvTimerTask>:
{
  402890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402894:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402896:	4e75      	ldr	r6, [pc, #468]	; (402a6c <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  402898:	4f75      	ldr	r7, [pc, #468]	; (402a70 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  40289a:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 402a98 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40289e:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 402a9c <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4028a2:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  4028a4:	681a      	ldr	r2, [r3, #0]
  4028a6:	2a00      	cmp	r2, #0
  4028a8:	f000 80ce 	beq.w	402a48 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4028ac:	68db      	ldr	r3, [r3, #12]
  4028ae:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  4028b0:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4028b2:	a804      	add	r0, sp, #16
  4028b4:	4b6f      	ldr	r3, [pc, #444]	; (402a74 <prvTimerTask+0x1e4>)
  4028b6:	4798      	blx	r3
  4028b8:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4028ba:	9b04      	ldr	r3, [sp, #16]
  4028bc:	2b00      	cmp	r3, #0
  4028be:	d144      	bne.n	40294a <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4028c0:	42a0      	cmp	r0, r4
  4028c2:	d212      	bcs.n	4028ea <prvTimerTask+0x5a>
  4028c4:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  4028c6:	1b61      	subs	r1, r4, r5
  4028c8:	4b6b      	ldr	r3, [pc, #428]	; (402a78 <prvTimerTask+0x1e8>)
  4028ca:	6818      	ldr	r0, [r3, #0]
  4028cc:	4b6b      	ldr	r3, [pc, #428]	; (402a7c <prvTimerTask+0x1ec>)
  4028ce:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4028d0:	4b6b      	ldr	r3, [pc, #428]	; (402a80 <prvTimerTask+0x1f0>)
  4028d2:	4798      	blx	r3
  4028d4:	2800      	cmp	r0, #0
  4028d6:	d13a      	bne.n	40294e <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  4028d8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4028dc:	f8c9 3000 	str.w	r3, [r9]
  4028e0:	f3bf 8f4f 	dsb	sy
  4028e4:	f3bf 8f6f 	isb	sy
  4028e8:	e031      	b.n	40294e <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  4028ea:	4b65      	ldr	r3, [pc, #404]	; (402a80 <prvTimerTask+0x1f0>)
  4028ec:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4028ee:	6833      	ldr	r3, [r6, #0]
  4028f0:	68db      	ldr	r3, [r3, #12]
  4028f2:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4028f6:	f10a 0004 	add.w	r0, sl, #4
  4028fa:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4028fc:	f8da 301c 	ldr.w	r3, [sl, #28]
  402900:	2b01      	cmp	r3, #1
  402902:	d004      	beq.n	40290e <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402904:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402908:	4650      	mov	r0, sl
  40290a:	4798      	blx	r3
  40290c:	e01f      	b.n	40294e <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  40290e:	f8da 1018 	ldr.w	r1, [sl, #24]
  402912:	4623      	mov	r3, r4
  402914:	462a      	mov	r2, r5
  402916:	4421      	add	r1, r4
  402918:	4650      	mov	r0, sl
  40291a:	4d5a      	ldr	r5, [pc, #360]	; (402a84 <prvTimerTask+0x1f4>)
  40291c:	47a8      	blx	r5
  40291e:	2801      	cmp	r0, #1
  402920:	d1f0      	bne.n	402904 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402922:	2100      	movs	r1, #0
  402924:	9100      	str	r1, [sp, #0]
  402926:	460b      	mov	r3, r1
  402928:	4622      	mov	r2, r4
  40292a:	4650      	mov	r0, sl
  40292c:	4c56      	ldr	r4, [pc, #344]	; (402a88 <prvTimerTask+0x1f8>)
  40292e:	47a0      	blx	r4
			configASSERT( xResult );
  402930:	2800      	cmp	r0, #0
  402932:	d1e7      	bne.n	402904 <prvTimerTask+0x74>
  402934:	f04f 0380 	mov.w	r3, #128	; 0x80
  402938:	b672      	cpsid	i
  40293a:	f383 8811 	msr	BASEPRI, r3
  40293e:	f3bf 8f6f 	isb	sy
  402942:	f3bf 8f4f 	dsb	sy
  402946:	b662      	cpsie	i
  402948:	e7fe      	b.n	402948 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  40294a:	4b4d      	ldr	r3, [pc, #308]	; (402a80 <prvTimerTask+0x1f0>)
  40294c:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40294e:	4d4a      	ldr	r5, [pc, #296]	; (402a78 <prvTimerTask+0x1e8>)
  402950:	4c4e      	ldr	r4, [pc, #312]	; (402a8c <prvTimerTask+0x1fc>)
  402952:	e006      	b.n	402962 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  402954:	9907      	ldr	r1, [sp, #28]
  402956:	9806      	ldr	r0, [sp, #24]
  402958:	9b05      	ldr	r3, [sp, #20]
  40295a:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  40295c:	9b04      	ldr	r3, [sp, #16]
  40295e:	2b00      	cmp	r3, #0
  402960:	da09      	bge.n	402976 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402962:	2300      	movs	r3, #0
  402964:	461a      	mov	r2, r3
  402966:	a904      	add	r1, sp, #16
  402968:	6828      	ldr	r0, [r5, #0]
  40296a:	47a0      	blx	r4
  40296c:	2800      	cmp	r0, #0
  40296e:	d098      	beq.n	4028a2 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  402970:	9b04      	ldr	r3, [sp, #16]
  402972:	2b00      	cmp	r3, #0
  402974:	dbee      	blt.n	402954 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  402976:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  40297a:	f8da 3014 	ldr.w	r3, [sl, #20]
  40297e:	b113      	cbz	r3, 402986 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402980:	f10a 0004 	add.w	r0, sl, #4
  402984:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402986:	a803      	add	r0, sp, #12
  402988:	4b3a      	ldr	r3, [pc, #232]	; (402a74 <prvTimerTask+0x1e4>)
  40298a:	4798      	blx	r3
			switch( xMessage.xMessageID )
  40298c:	9b04      	ldr	r3, [sp, #16]
  40298e:	2b09      	cmp	r3, #9
  402990:	d8e7      	bhi.n	402962 <prvTimerTask+0xd2>
  402992:	a201      	add	r2, pc, #4	; (adr r2, 402998 <prvTimerTask+0x108>)
  402994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402998:	004029c1 	.word	0x004029c1
  40299c:	004029c1 	.word	0x004029c1
  4029a0:	004029c1 	.word	0x004029c1
  4029a4:	00402963 	.word	0x00402963
  4029a8:	00402a15 	.word	0x00402a15
  4029ac:	00402a41 	.word	0x00402a41
  4029b0:	004029c1 	.word	0x004029c1
  4029b4:	004029c1 	.word	0x004029c1
  4029b8:	00402963 	.word	0x00402963
  4029bc:	00402a15 	.word	0x00402a15
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  4029c0:	9c05      	ldr	r4, [sp, #20]
  4029c2:	f8da 1018 	ldr.w	r1, [sl, #24]
  4029c6:	4623      	mov	r3, r4
  4029c8:	4602      	mov	r2, r0
  4029ca:	4421      	add	r1, r4
  4029cc:	4650      	mov	r0, sl
  4029ce:	4c2d      	ldr	r4, [pc, #180]	; (402a84 <prvTimerTask+0x1f4>)
  4029d0:	47a0      	blx	r4
  4029d2:	2801      	cmp	r0, #1
  4029d4:	d1bc      	bne.n	402950 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4029d6:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  4029da:	4650      	mov	r0, sl
  4029dc:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4029de:	f8da 301c 	ldr.w	r3, [sl, #28]
  4029e2:	2b01      	cmp	r3, #1
  4029e4:	d1b4      	bne.n	402950 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4029e6:	f8da 2018 	ldr.w	r2, [sl, #24]
  4029ea:	2100      	movs	r1, #0
  4029ec:	9100      	str	r1, [sp, #0]
  4029ee:	460b      	mov	r3, r1
  4029f0:	9805      	ldr	r0, [sp, #20]
  4029f2:	4402      	add	r2, r0
  4029f4:	4650      	mov	r0, sl
  4029f6:	4c24      	ldr	r4, [pc, #144]	; (402a88 <prvTimerTask+0x1f8>)
  4029f8:	47a0      	blx	r4
							configASSERT( xResult );
  4029fa:	2800      	cmp	r0, #0
  4029fc:	d1a8      	bne.n	402950 <prvTimerTask+0xc0>
  4029fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a02:	b672      	cpsid	i
  402a04:	f383 8811 	msr	BASEPRI, r3
  402a08:	f3bf 8f6f 	isb	sy
  402a0c:	f3bf 8f4f 	dsb	sy
  402a10:	b662      	cpsie	i
  402a12:	e7fe      	b.n	402a12 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  402a14:	9905      	ldr	r1, [sp, #20]
  402a16:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402a1a:	b131      	cbz	r1, 402a2a <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402a1c:	4603      	mov	r3, r0
  402a1e:	4602      	mov	r2, r0
  402a20:	4401      	add	r1, r0
  402a22:	4650      	mov	r0, sl
  402a24:	4c17      	ldr	r4, [pc, #92]	; (402a84 <prvTimerTask+0x1f4>)
  402a26:	47a0      	blx	r4
  402a28:	e792      	b.n	402950 <prvTimerTask+0xc0>
  402a2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a2e:	b672      	cpsid	i
  402a30:	f383 8811 	msr	BASEPRI, r3
  402a34:	f3bf 8f6f 	isb	sy
  402a38:	f3bf 8f4f 	dsb	sy
  402a3c:	b662      	cpsie	i
  402a3e:	e7fe      	b.n	402a3e <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  402a40:	4650      	mov	r0, sl
  402a42:	4b13      	ldr	r3, [pc, #76]	; (402a90 <prvTimerTask+0x200>)
  402a44:	4798      	blx	r3
  402a46:	e783      	b.n	402950 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  402a48:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402a4a:	a804      	add	r0, sp, #16
  402a4c:	4b09      	ldr	r3, [pc, #36]	; (402a74 <prvTimerTask+0x1e4>)
  402a4e:	4798      	blx	r3
  402a50:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402a52:	9b04      	ldr	r3, [sp, #16]
  402a54:	2b00      	cmp	r3, #0
  402a56:	f47f af78 	bne.w	40294a <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402a5a:	4b0e      	ldr	r3, [pc, #56]	; (402a94 <prvTimerTask+0x204>)
  402a5c:	681b      	ldr	r3, [r3, #0]
  402a5e:	681a      	ldr	r2, [r3, #0]
  402a60:	fab2 f282 	clz	r2, r2
  402a64:	0952      	lsrs	r2, r2, #5
  402a66:	2400      	movs	r4, #0
  402a68:	e72d      	b.n	4028c6 <prvTimerTask+0x36>
  402a6a:	bf00      	nop
  402a6c:	20400b68 	.word	0x20400b68
  402a70:	00401db9 	.word	0x00401db9
  402a74:	004027d9 	.word	0x004027d9
  402a78:	20400b9c 	.word	0x20400b9c
  402a7c:	00401a1d 	.word	0x00401a1d
  402a80:	00401f21 	.word	0x00401f21
  402a84:	00402641 	.word	0x00402641
  402a88:	00402769 	.word	0x00402769
  402a8c:	00401819 	.word	0x00401819
  402a90:	00401145 	.word	0x00401145
  402a94:	20400b6c 	.word	0x20400b6c
  402a98:	e000ed04 	.word	0xe000ed04
  402a9c:	00400dd5 	.word	0x00400dd5

00402aa0 <but1_callBack>:
void but_callback(void);
static void ECHO_init(void);
static void USART1_init(void);
uint32_t usart_puts(uint8_t *pstring);

void but1_callBack(){
  402aa0:	b508      	push	{r3, lr}
	xSemaphoreGiveFromISR(xSemaphore1, NULL);
  402aa2:	2100      	movs	r1, #0
  402aa4:	4b02      	ldr	r3, [pc, #8]	; (402ab0 <but1_callBack+0x10>)
  402aa6:	6818      	ldr	r0, [r3, #0]
  402aa8:	4b02      	ldr	r3, [pc, #8]	; (402ab4 <but1_callBack+0x14>)
  402aaa:	4798      	blx	r3
  402aac:	bd08      	pop	{r3, pc}
  402aae:	bf00      	nop
  402ab0:	20400c20 	.word	0x20400c20
  402ab4:	00401739 	.word	0x00401739

00402ab8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402ab8:	b570      	push	{r4, r5, r6, lr}
  402aba:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402abc:	4b2a      	ldr	r3, [pc, #168]	; (402b68 <usart_serial_putchar+0xb0>)
  402abe:	4298      	cmp	r0, r3
  402ac0:	d013      	beq.n	402aea <usart_serial_putchar+0x32>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402ac2:	4b2a      	ldr	r3, [pc, #168]	; (402b6c <usart_serial_putchar+0xb4>)
  402ac4:	4298      	cmp	r0, r3
  402ac6:	d019      	beq.n	402afc <usart_serial_putchar+0x44>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402ac8:	4b29      	ldr	r3, [pc, #164]	; (402b70 <usart_serial_putchar+0xb8>)
  402aca:	4298      	cmp	r0, r3
  402acc:	d01f      	beq.n	402b0e <usart_serial_putchar+0x56>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402ace:	4b29      	ldr	r3, [pc, #164]	; (402b74 <usart_serial_putchar+0xbc>)
  402ad0:	4298      	cmp	r0, r3
  402ad2:	d025      	beq.n	402b20 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402ad4:	4b28      	ldr	r3, [pc, #160]	; (402b78 <usart_serial_putchar+0xc0>)
  402ad6:	4298      	cmp	r0, r3
  402ad8:	d02b      	beq.n	402b32 <usart_serial_putchar+0x7a>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402ada:	4b28      	ldr	r3, [pc, #160]	; (402b7c <usart_serial_putchar+0xc4>)
  402adc:	4298      	cmp	r0, r3
  402ade:	d031      	beq.n	402b44 <usart_serial_putchar+0x8c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402ae0:	4b27      	ldr	r3, [pc, #156]	; (402b80 <usart_serial_putchar+0xc8>)
  402ae2:	4298      	cmp	r0, r3
  402ae4:	d037      	beq.n	402b56 <usart_serial_putchar+0x9e>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  402ae6:	2000      	movs	r0, #0
}
  402ae8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402aea:	461e      	mov	r6, r3
  402aec:	4d25      	ldr	r5, [pc, #148]	; (402b84 <usart_serial_putchar+0xcc>)
  402aee:	4621      	mov	r1, r4
  402af0:	4630      	mov	r0, r6
  402af2:	47a8      	blx	r5
  402af4:	2800      	cmp	r0, #0
  402af6:	d1fa      	bne.n	402aee <usart_serial_putchar+0x36>
		return 1;
  402af8:	2001      	movs	r0, #1
  402afa:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402afc:	461e      	mov	r6, r3
  402afe:	4d21      	ldr	r5, [pc, #132]	; (402b84 <usart_serial_putchar+0xcc>)
  402b00:	4621      	mov	r1, r4
  402b02:	4630      	mov	r0, r6
  402b04:	47a8      	blx	r5
  402b06:	2800      	cmp	r0, #0
  402b08:	d1fa      	bne.n	402b00 <usart_serial_putchar+0x48>
		return 1;
  402b0a:	2001      	movs	r0, #1
  402b0c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402b0e:	461e      	mov	r6, r3
  402b10:	4d1c      	ldr	r5, [pc, #112]	; (402b84 <usart_serial_putchar+0xcc>)
  402b12:	4621      	mov	r1, r4
  402b14:	4630      	mov	r0, r6
  402b16:	47a8      	blx	r5
  402b18:	2800      	cmp	r0, #0
  402b1a:	d1fa      	bne.n	402b12 <usart_serial_putchar+0x5a>
		return 1;
  402b1c:	2001      	movs	r0, #1
  402b1e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402b20:	461e      	mov	r6, r3
  402b22:	4d18      	ldr	r5, [pc, #96]	; (402b84 <usart_serial_putchar+0xcc>)
  402b24:	4621      	mov	r1, r4
  402b26:	4630      	mov	r0, r6
  402b28:	47a8      	blx	r5
  402b2a:	2800      	cmp	r0, #0
  402b2c:	d1fa      	bne.n	402b24 <usart_serial_putchar+0x6c>
		return 1;
  402b2e:	2001      	movs	r0, #1
  402b30:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402b32:	461e      	mov	r6, r3
  402b34:	4d14      	ldr	r5, [pc, #80]	; (402b88 <usart_serial_putchar+0xd0>)
  402b36:	4621      	mov	r1, r4
  402b38:	4630      	mov	r0, r6
  402b3a:	47a8      	blx	r5
  402b3c:	2800      	cmp	r0, #0
  402b3e:	d1fa      	bne.n	402b36 <usart_serial_putchar+0x7e>
		return 1;
  402b40:	2001      	movs	r0, #1
  402b42:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402b44:	461e      	mov	r6, r3
  402b46:	4d10      	ldr	r5, [pc, #64]	; (402b88 <usart_serial_putchar+0xd0>)
  402b48:	4621      	mov	r1, r4
  402b4a:	4630      	mov	r0, r6
  402b4c:	47a8      	blx	r5
  402b4e:	2800      	cmp	r0, #0
  402b50:	d1fa      	bne.n	402b48 <usart_serial_putchar+0x90>
		return 1;
  402b52:	2001      	movs	r0, #1
  402b54:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402b56:	461e      	mov	r6, r3
  402b58:	4d0b      	ldr	r5, [pc, #44]	; (402b88 <usart_serial_putchar+0xd0>)
  402b5a:	4621      	mov	r1, r4
  402b5c:	4630      	mov	r0, r6
  402b5e:	47a8      	blx	r5
  402b60:	2800      	cmp	r0, #0
  402b62:	d1fa      	bne.n	402b5a <usart_serial_putchar+0xa2>
		return 1;
  402b64:	2001      	movs	r0, #1
  402b66:	bd70      	pop	{r4, r5, r6, pc}
  402b68:	400e0800 	.word	0x400e0800
  402b6c:	400e0a00 	.word	0x400e0a00
  402b70:	400e1a00 	.word	0x400e1a00
  402b74:	400e1c00 	.word	0x400e1c00
  402b78:	40024000 	.word	0x40024000
  402b7c:	40028000 	.word	0x40028000
  402b80:	4002c000 	.word	0x4002c000
  402b84:	00400985 	.word	0x00400985
  402b88:	00400a8d 	.word	0x00400a8d

00402b8c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  402b8e:	b083      	sub	sp, #12
  402b90:	4605      	mov	r5, r0
  402b92:	460c      	mov	r4, r1
	uint32_t val = 0;
  402b94:	2300      	movs	r3, #0
  402b96:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402b98:	4b2a      	ldr	r3, [pc, #168]	; (402c44 <usart_serial_getchar+0xb8>)
  402b9a:	4298      	cmp	r0, r3
  402b9c:	d013      	beq.n	402bc6 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402b9e:	4b2a      	ldr	r3, [pc, #168]	; (402c48 <usart_serial_getchar+0xbc>)
  402ba0:	4298      	cmp	r0, r3
  402ba2:	d018      	beq.n	402bd6 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402ba4:	4b29      	ldr	r3, [pc, #164]	; (402c4c <usart_serial_getchar+0xc0>)
  402ba6:	4298      	cmp	r0, r3
  402ba8:	d01d      	beq.n	402be6 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402baa:	4b29      	ldr	r3, [pc, #164]	; (402c50 <usart_serial_getchar+0xc4>)
  402bac:	429d      	cmp	r5, r3
  402bae:	d022      	beq.n	402bf6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402bb0:	4b28      	ldr	r3, [pc, #160]	; (402c54 <usart_serial_getchar+0xc8>)
  402bb2:	429d      	cmp	r5, r3
  402bb4:	d027      	beq.n	402c06 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402bb6:	4b28      	ldr	r3, [pc, #160]	; (402c58 <usart_serial_getchar+0xcc>)
  402bb8:	429d      	cmp	r5, r3
  402bba:	d02e      	beq.n	402c1a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402bbc:	4b27      	ldr	r3, [pc, #156]	; (402c5c <usart_serial_getchar+0xd0>)
  402bbe:	429d      	cmp	r5, r3
  402bc0:	d035      	beq.n	402c2e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402bc2:	b003      	add	sp, #12
  402bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  402bc6:	461f      	mov	r7, r3
  402bc8:	4e25      	ldr	r6, [pc, #148]	; (402c60 <usart_serial_getchar+0xd4>)
  402bca:	4621      	mov	r1, r4
  402bcc:	4638      	mov	r0, r7
  402bce:	47b0      	blx	r6
  402bd0:	2800      	cmp	r0, #0
  402bd2:	d1fa      	bne.n	402bca <usart_serial_getchar+0x3e>
  402bd4:	e7e9      	b.n	402baa <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  402bd6:	461f      	mov	r7, r3
  402bd8:	4e21      	ldr	r6, [pc, #132]	; (402c60 <usart_serial_getchar+0xd4>)
  402bda:	4621      	mov	r1, r4
  402bdc:	4638      	mov	r0, r7
  402bde:	47b0      	blx	r6
  402be0:	2800      	cmp	r0, #0
  402be2:	d1fa      	bne.n	402bda <usart_serial_getchar+0x4e>
  402be4:	e7e4      	b.n	402bb0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  402be6:	461f      	mov	r7, r3
  402be8:	4e1d      	ldr	r6, [pc, #116]	; (402c60 <usart_serial_getchar+0xd4>)
  402bea:	4621      	mov	r1, r4
  402bec:	4638      	mov	r0, r7
  402bee:	47b0      	blx	r6
  402bf0:	2800      	cmp	r0, #0
  402bf2:	d1fa      	bne.n	402bea <usart_serial_getchar+0x5e>
  402bf4:	e7df      	b.n	402bb6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  402bf6:	461f      	mov	r7, r3
  402bf8:	4e19      	ldr	r6, [pc, #100]	; (402c60 <usart_serial_getchar+0xd4>)
  402bfa:	4621      	mov	r1, r4
  402bfc:	4638      	mov	r0, r7
  402bfe:	47b0      	blx	r6
  402c00:	2800      	cmp	r0, #0
  402c02:	d1fa      	bne.n	402bfa <usart_serial_getchar+0x6e>
  402c04:	e7da      	b.n	402bbc <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  402c06:	461e      	mov	r6, r3
  402c08:	4d16      	ldr	r5, [pc, #88]	; (402c64 <usart_serial_getchar+0xd8>)
  402c0a:	a901      	add	r1, sp, #4
  402c0c:	4630      	mov	r0, r6
  402c0e:	47a8      	blx	r5
  402c10:	2800      	cmp	r0, #0
  402c12:	d1fa      	bne.n	402c0a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  402c14:	9b01      	ldr	r3, [sp, #4]
  402c16:	7023      	strb	r3, [r4, #0]
  402c18:	e7d3      	b.n	402bc2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402c1a:	461e      	mov	r6, r3
  402c1c:	4d11      	ldr	r5, [pc, #68]	; (402c64 <usart_serial_getchar+0xd8>)
  402c1e:	a901      	add	r1, sp, #4
  402c20:	4630      	mov	r0, r6
  402c22:	47a8      	blx	r5
  402c24:	2800      	cmp	r0, #0
  402c26:	d1fa      	bne.n	402c1e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  402c28:	9b01      	ldr	r3, [sp, #4]
  402c2a:	7023      	strb	r3, [r4, #0]
  402c2c:	e7c9      	b.n	402bc2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402c2e:	461e      	mov	r6, r3
  402c30:	4d0c      	ldr	r5, [pc, #48]	; (402c64 <usart_serial_getchar+0xd8>)
  402c32:	a901      	add	r1, sp, #4
  402c34:	4630      	mov	r0, r6
  402c36:	47a8      	blx	r5
  402c38:	2800      	cmp	r0, #0
  402c3a:	d1fa      	bne.n	402c32 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  402c3c:	9b01      	ldr	r3, [sp, #4]
  402c3e:	7023      	strb	r3, [r4, #0]
}
  402c40:	e7bf      	b.n	402bc2 <usart_serial_getchar+0x36>
  402c42:	bf00      	nop
  402c44:	400e0800 	.word	0x400e0800
  402c48:	400e0a00 	.word	0x400e0a00
  402c4c:	400e1a00 	.word	0x400e1a00
  402c50:	400e1c00 	.word	0x400e1c00
  402c54:	40024000 	.word	0x40024000
  402c58:	40028000 	.word	0x40028000
  402c5c:	4002c000 	.word	0x4002c000
  402c60:	00400997 	.word	0x00400997
  402c64:	00400aa3 	.word	0x00400aa3

00402c68 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  402c68:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  402c6a:	460a      	mov	r2, r1
  402c6c:	4601      	mov	r1, r0
  402c6e:	4802      	ldr	r0, [pc, #8]	; (402c78 <vApplicationStackOverflowHook+0x10>)
  402c70:	4b02      	ldr	r3, [pc, #8]	; (402c7c <vApplicationStackOverflowHook+0x14>)
  402c72:	4798      	blx	r3
  402c74:	e7fe      	b.n	402c74 <vApplicationStackOverflowHook+0xc>
  402c76:	bf00      	nop
  402c78:	0040644c 	.word	0x0040644c
  402c7c:	00403361 	.word	0x00403361

00402c80 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  402c80:	4770      	bx	lr

00402c82 <vApplicationMallocFailedHook>:

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  402c82:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c86:	b672      	cpsid	i
  402c88:	f383 8811 	msr	BASEPRI, r3
  402c8c:	f3bf 8f6f 	isb	sy
  402c90:	f3bf 8f4f 	dsb	sy
  402c94:	b662      	cpsie	i
  402c96:	e7fe      	b.n	402c96 <vApplicationMallocFailedHook+0x14>

00402c98 <io_init>:
	while(*(pstring + i))
		if(uart_is_tx_empty(USART_COM))
			usart_serial_putchar(USART_COM, *(pstring+i++));
}

void io_init(void){
  402c98:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c9a:	b083      	sub	sp, #12

  // Configura led
	pmc_enable_periph_clk(LED_PIO_ID);
  402c9c:	200c      	movs	r0, #12
  402c9e:	4d24      	ldr	r5, [pc, #144]	; (402d30 <io_init+0x98>)
  402ca0:	47a8      	blx	r5
	pio_configure(LED_PIO, PIO_OUTPUT_0, LED_IDX_MASK, PIO_DEFAULT);
  402ca2:	4f24      	ldr	r7, [pc, #144]	; (402d34 <io_init+0x9c>)
  402ca4:	2300      	movs	r3, #0
  402ca6:	f44f 7280 	mov.w	r2, #256	; 0x100
  402caa:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402cae:	4638      	mov	r0, r7
  402cb0:	4c21      	ldr	r4, [pc, #132]	; (402d38 <io_init+0xa0>)
  402cb2:	47a0      	blx	r4
	
	/* led */
	//pmc_enable_periph_clk(LED_PIO_ID);
	//pio_configure(LED_PIO, PIO_OUTPUT_0, LED_IDX_MASK, PIO_DEFAULT);
	pmc_enable_periph_clk(BUT1_PIO_ID);
  402cb4:	200a      	movs	r0, #10
  402cb6:	47a8      	blx	r5
	
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402cb8:	4d20      	ldr	r5, [pc, #128]	; (402d3c <io_init+0xa4>)
  402cba:	2309      	movs	r3, #9
  402cbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402cc0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402cc4:	4628      	mov	r0, r5
  402cc6:	47a0      	blx	r4
	
	//pmc_enable_periph_clk(BUT1_PIO_ID);
	pio_set_output(PINO1_MOTOR,PINO1_MOTOR_IDX_MASK,0,0,0);
  402cc8:	2400      	movs	r4, #0
  402cca:	9400      	str	r4, [sp, #0]
  402ccc:	4623      	mov	r3, r4
  402cce:	4622      	mov	r2, r4
  402cd0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402cd4:	4628      	mov	r0, r5
  402cd6:	4e1a      	ldr	r6, [pc, #104]	; (402d40 <io_init+0xa8>)
  402cd8:	47b0      	blx	r6
	pio_set_output(PINO2_MOTOR,PINO2_MOTOR_IDX_MASK,0,0,0);
  402cda:	9400      	str	r4, [sp, #0]
  402cdc:	4623      	mov	r3, r4
  402cde:	4622      	mov	r2, r4
  402ce0:	2104      	movs	r1, #4
  402ce2:	4818      	ldr	r0, [pc, #96]	; (402d44 <io_init+0xac>)
  402ce4:	47b0      	blx	r6
	pio_set_output(PINO3_MOTOR,PINO3_MOTOR_IDX_MASK,0,0,0);
  402ce6:	9400      	str	r4, [sp, #0]
  402ce8:	4623      	mov	r3, r4
  402cea:	4622      	mov	r2, r4
  402cec:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402cf0:	4638      	mov	r0, r7
  402cf2:	47b0      	blx	r6
	pio_set_output(PINO4_MOTOR,PINO4_MOTOR_IDX_MASK,0,0,0);
  402cf4:	9400      	str	r4, [sp, #0]
  402cf6:	4623      	mov	r3, r4
  402cf8:	4622      	mov	r2, r4
  402cfa:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  402cfe:	4638      	mov	r0, r7
  402d00:	47b0      	blx	r6
	
	pio_handler_set(BUT1_PIO,
  402d02:	4b11      	ldr	r3, [pc, #68]	; (402d48 <io_init+0xb0>)
  402d04:	9300      	str	r3, [sp, #0]
  402d06:	2350      	movs	r3, #80	; 0x50
  402d08:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402d0c:	210a      	movs	r1, #10
  402d0e:	4628      	mov	r0, r5
  402d10:	4c0e      	ldr	r4, [pc, #56]	; (402d4c <io_init+0xb4>)
  402d12:	47a0      	blx	r4
	BUT1_PIO_ID,
	BUT1_IDX_MASK,
	PIO_IT_FALL_EDGE,
	but1_callBack);
	
	pio_enable_interrupt(BUT1_PIO, BUT1_IDX_MASK);
  402d14:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402d18:	4628      	mov	r0, r5
  402d1a:	4b0d      	ldr	r3, [pc, #52]	; (402d50 <io_init+0xb8>)
  402d1c:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402d1e:	4b0d      	ldr	r3, [pc, #52]	; (402d54 <io_init+0xbc>)
  402d20:	f44f 6280 	mov.w	r2, #1024	; 0x400
  402d24:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402d26:	22a0      	movs	r2, #160	; 0xa0
  402d28:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	
	NVIC_EnableIRQ(BUT1_PIO_ID);
	NVIC_SetPriority(BUT1_PIO_ID, 5);
}
  402d2c:	b003      	add	sp, #12
  402d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402d30:	00400931 	.word	0x00400931
  402d34:	400e1200 	.word	0x400e1200
  402d38:	00400611 	.word	0x00400611
  402d3c:	400e0e00 	.word	0x400e0e00
  402d40:	004005e9 	.word	0x004005e9
  402d44:	400e1000 	.word	0x400e1000
  402d48:	00402aa1 	.word	0x00402aa1
  402d4c:	0040073d 	.word	0x0040073d
  402d50:	004006df 	.word	0x004006df
  402d54:	e000e100 	.word	0xe000e100

00402d58 <fechando_mm>:

void fechando_mm(){
  402d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	pio_set(PINO4_MOTOR, PINO4_MOTOR_IDX_MASK);
  402d5c:	f8df 8070 	ldr.w	r8, [pc, #112]	; 402dd0 <fechando_mm+0x78>
  402d60:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  402d64:	4640      	mov	r0, r8
  402d66:	4f16      	ldr	r7, [pc, #88]	; (402dc0 <fechando_mm+0x68>)
  402d68:	47b8      	blx	r7
	vTaskDelay(delay_motor_passo);
  402d6a:	4e16      	ldr	r6, [pc, #88]	; (402dc4 <fechando_mm+0x6c>)
  402d6c:	6830      	ldr	r0, [r6, #0]
  402d6e:	4d16      	ldr	r5, [pc, #88]	; (402dc8 <fechando_mm+0x70>)
  402d70:	47a8      	blx	r5
	pio_clear(PINO4_MOTOR, PINO4_MOTOR_IDX_MASK);
  402d72:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  402d76:	4640      	mov	r0, r8
  402d78:	4c14      	ldr	r4, [pc, #80]	; (402dcc <fechando_mm+0x74>)
  402d7a:	47a0      	blx	r4
	pio_set(PINO3_MOTOR, PINO3_MOTOR_IDX_MASK);
  402d7c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402d80:	4640      	mov	r0, r8
  402d82:	47b8      	blx	r7
	vTaskDelay(delay_motor_passo);
  402d84:	6830      	ldr	r0, [r6, #0]
  402d86:	47a8      	blx	r5
	pio_clear(PINO3_MOTOR, PINO3_MOTOR_IDX_MASK);
  402d88:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402d8c:	4640      	mov	r0, r8
  402d8e:	47a0      	blx	r4
	pio_set(PINO2_MOTOR, PINO2_MOTOR_IDX_MASK);
  402d90:	f5a8 7800 	sub.w	r8, r8, #512	; 0x200
  402d94:	2104      	movs	r1, #4
  402d96:	4640      	mov	r0, r8
  402d98:	47b8      	blx	r7
	vTaskDelay(delay_motor_passo);
  402d9a:	6830      	ldr	r0, [r6, #0]
  402d9c:	47a8      	blx	r5
	pio_clear(PINO2_MOTOR, PINO2_MOTOR_IDX_MASK);
  402d9e:	2104      	movs	r1, #4
  402da0:	4640      	mov	r0, r8
  402da2:	47a0      	blx	r4
	pio_set(PINO1_MOTOR, PINO1_MOTOR_IDX_MASK);
  402da4:	f5a8 7800 	sub.w	r8, r8, #512	; 0x200
  402da8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402dac:	4640      	mov	r0, r8
  402dae:	47b8      	blx	r7
	vTaskDelay(delay_motor_passo);
  402db0:	6830      	ldr	r0, [r6, #0]
  402db2:	47a8      	blx	r5
	pio_clear(PINO1_MOTOR, PINO1_MOTOR_IDX_MASK);
  402db4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402db8:	4640      	mov	r0, r8
  402dba:	47a0      	blx	r4
  402dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402dc0:	00400519 	.word	0x00400519
  402dc4:	20400018 	.word	0x20400018
  402dc8:	00402041 	.word	0x00402041
  402dcc:	0040051d 	.word	0x0040051d
  402dd0:	400e1200 	.word	0x400e1200

00402dd4 <abrindo_mm>:
}

/////////////////////
void abrindo_mm(){
  402dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	pio_set(PINO1_MOTOR, PINO1_MOTOR_IDX_MASK);
  402dd8:	4c18      	ldr	r4, [pc, #96]	; (402e3c <abrindo_mm+0x68>)
  402dda:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402dde:	4620      	mov	r0, r4
  402de0:	f8df 806c 	ldr.w	r8, [pc, #108]	; 402e50 <abrindo_mm+0x7c>
  402de4:	47c0      	blx	r8
	vTaskDelay(delay_motor_passo);
  402de6:	4f16      	ldr	r7, [pc, #88]	; (402e40 <abrindo_mm+0x6c>)
  402de8:	6838      	ldr	r0, [r7, #0]
  402dea:	4e16      	ldr	r6, [pc, #88]	; (402e44 <abrindo_mm+0x70>)
  402dec:	47b0      	blx	r6
	pio_clear(PINO1_MOTOR, PINO1_MOTOR_IDX_MASK);
  402dee:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402df2:	4620      	mov	r0, r4
  402df4:	4c14      	ldr	r4, [pc, #80]	; (402e48 <abrindo_mm+0x74>)
  402df6:	47a0      	blx	r4
	pio_set(PINO2_MOTOR, PINO2_MOTOR_IDX_MASK);
  402df8:	4d14      	ldr	r5, [pc, #80]	; (402e4c <abrindo_mm+0x78>)
  402dfa:	2104      	movs	r1, #4
  402dfc:	4628      	mov	r0, r5
  402dfe:	47c0      	blx	r8
	vTaskDelay(delay_motor_passo);
  402e00:	6838      	ldr	r0, [r7, #0]
  402e02:	47b0      	blx	r6
	pio_clear(PINO2_MOTOR, PINO2_MOTOR_IDX_MASK);
  402e04:	2104      	movs	r1, #4
  402e06:	4628      	mov	r0, r5
  402e08:	47a0      	blx	r4
	pio_set(PINO3_MOTOR, PINO3_MOTOR_IDX_MASK);
  402e0a:	f505 7500 	add.w	r5, r5, #512	; 0x200
  402e0e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402e12:	4628      	mov	r0, r5
  402e14:	47c0      	blx	r8
	vTaskDelay(delay_motor_passo);
  402e16:	6838      	ldr	r0, [r7, #0]
  402e18:	47b0      	blx	r6
	pio_clear(PINO3_MOTOR, PINO3_MOTOR_IDX_MASK);
  402e1a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402e1e:	4628      	mov	r0, r5
  402e20:	47a0      	blx	r4
	pio_set(PINO4_MOTOR, PINO4_MOTOR_IDX_MASK);
  402e22:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  402e26:	4628      	mov	r0, r5
  402e28:	47c0      	blx	r8
	vTaskDelay(delay_motor_passo);
  402e2a:	6838      	ldr	r0, [r7, #0]
  402e2c:	47b0      	blx	r6
	pio_clear(PINO4_MOTOR, PINO4_MOTOR_IDX_MASK);
  402e2e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  402e32:	4628      	mov	r0, r5
  402e34:	47a0      	blx	r4
  402e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e3a:	bf00      	nop
  402e3c:	400e0e00 	.word	0x400e0e00
  402e40:	20400018 	.word	0x20400018
  402e44:	00402041 	.word	0x00402041
  402e48:	0040051d 	.word	0x0040051d
  402e4c:	400e1000 	.word	0x400e1000
  402e50:	00400519 	.word	0x00400519

00402e54 <task_mm>:
    vTaskDelay( 1);
  }
}

static void task_mm(void *pvParameters)
{
  402e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	xSemaphore1 = xSemaphoreCreateBinary();
  402e58:	2203      	movs	r2, #3
  402e5a:	2100      	movs	r1, #0
  402e5c:	2001      	movs	r0, #1
  402e5e:	4b10      	ldr	r3, [pc, #64]	; (402ea0 <task_mm+0x4c>)
  402e60:	4798      	blx	r3
  402e62:	4b10      	ldr	r3, [pc, #64]	; (402ea4 <task_mm+0x50>)
  402e64:	6018      	str	r0, [r3, #0]
	io_init();
  402e66:	4b10      	ldr	r3, [pc, #64]	; (402ea8 <task_mm+0x54>)
  402e68:	4798      	blx	r3
	while(1) {
		if( xSemaphoreTake(xSemaphore1, ( TickType_t ) 50) == pdTRUE ){
  402e6a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 402ea4 <task_mm+0x50>
  402e6e:	4f0f      	ldr	r7, [pc, #60]	; (402eac <task_mm+0x58>)
			for (int i = 0; i<100; i++){
				abrindo_mm();
  402e70:	4e0f      	ldr	r6, [pc, #60]	; (402eb0 <task_mm+0x5c>)
		if( xSemaphoreTake(xSemaphore1, ( TickType_t ) 50) == pdTRUE ){
  402e72:	2400      	movs	r4, #0
  402e74:	4623      	mov	r3, r4
  402e76:	2232      	movs	r2, #50	; 0x32
  402e78:	4621      	mov	r1, r4
  402e7a:	f8d8 0000 	ldr.w	r0, [r8]
  402e7e:	47b8      	blx	r7
  402e80:	2801      	cmp	r0, #1
  402e82:	d1f7      	bne.n	402e74 <task_mm+0x20>
  402e84:	2464      	movs	r4, #100	; 0x64
				abrindo_mm();
  402e86:	47b0      	blx	r6
			for (int i = 0; i<100; i++){
  402e88:	3c01      	subs	r4, #1
  402e8a:	d1fc      	bne.n	402e86 <task_mm+0x32>
			}
			vTaskDelay(delay_mm);
  402e8c:	4b09      	ldr	r3, [pc, #36]	; (402eb4 <task_mm+0x60>)
  402e8e:	6818      	ldr	r0, [r3, #0]
  402e90:	4b09      	ldr	r3, [pc, #36]	; (402eb8 <task_mm+0x64>)
  402e92:	4798      	blx	r3
  402e94:	2464      	movs	r4, #100	; 0x64
			for (int j = 0; j<100; j++){
				fechando_mm();
  402e96:	4d09      	ldr	r5, [pc, #36]	; (402ebc <task_mm+0x68>)
  402e98:	47a8      	blx	r5
			for (int j = 0; j<100; j++){
  402e9a:	3c01      	subs	r4, #1
  402e9c:	d1fc      	bne.n	402e98 <task_mm+0x44>
  402e9e:	e7e8      	b.n	402e72 <task_mm+0x1e>
  402ea0:	004013d9 	.word	0x004013d9
  402ea4:	20400c20 	.word	0x20400c20
  402ea8:	00402c99 	.word	0x00402c99
  402eac:	00401819 	.word	0x00401819
  402eb0:	00402dd5 	.word	0x00402dd5
  402eb4:	20400014 	.word	0x20400014
  402eb8:	00402041 	.word	0x00402041
  402ebc:	00402d59 	.word	0x00402d59

00402ec0 <usart_put_string>:
void usart_put_string(Usart *usart, char str[]) {
  402ec0:	b538      	push	{r3, r4, r5, lr}
  402ec2:	4605      	mov	r5, r0
  402ec4:	460c      	mov	r4, r1
  usart_serial_write_packet(usart, str, strlen(str));
  402ec6:	4608      	mov	r0, r1
  402ec8:	4b03      	ldr	r3, [pc, #12]	; (402ed8 <usart_put_string+0x18>)
  402eca:	4798      	blx	r3
  402ecc:	4602      	mov	r2, r0
  402ece:	4621      	mov	r1, r4
  402ed0:	4628      	mov	r0, r5
  402ed2:	4b02      	ldr	r3, [pc, #8]	; (402edc <usart_put_string+0x1c>)
  402ed4:	4798      	blx	r3
  402ed6:	bd38      	pop	{r3, r4, r5, pc}
  402ed8:	00403dc1 	.word	0x00403dc1
  402edc:	0040021d 	.word	0x0040021d

00402ee0 <usart_get_string>:
int usart_get_string(Usart *usart, char buffer[], int bufferlen, uint timeout_ms) {
  402ee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402ee4:	b082      	sub	sp, #8
  402ee6:	4689      	mov	r9, r1
  while( (timecounter > 0) && (counter < bufferlen - 1)) {
  402ee8:	b1c3      	cbz	r3, 402f1c <usart_get_string+0x3c>
  402eea:	4680      	mov	r8, r0
  402eec:	461d      	mov	r5, r3
  402eee:	1e56      	subs	r6, r2, #1
  402ef0:	d01c      	beq.n	402f2c <usart_get_string+0x4c>
  402ef2:	2400      	movs	r4, #0
    if(usart_read(usart, &rx) == 0) {
  402ef4:	4f0e      	ldr	r7, [pc, #56]	; (402f30 <usart_get_string+0x50>)
      vTaskDelay(1);
  402ef6:	f8df a03c 	ldr.w	sl, [pc, #60]	; 402f34 <usart_get_string+0x54>
  402efa:	e005      	b.n	402f08 <usart_get_string+0x28>
      timecounter--;
  402efc:	3d01      	subs	r5, #1
      vTaskDelay(1);
  402efe:	2001      	movs	r0, #1
  402f00:	47d0      	blx	sl
  while( (timecounter > 0) && (counter < bufferlen - 1)) {
  402f02:	b165      	cbz	r5, 402f1e <usart_get_string+0x3e>
  402f04:	42b4      	cmp	r4, r6
  402f06:	d20a      	bcs.n	402f1e <usart_get_string+0x3e>
    if(usart_read(usart, &rx) == 0) {
  402f08:	a901      	add	r1, sp, #4
  402f0a:	4640      	mov	r0, r8
  402f0c:	47b8      	blx	r7
  402f0e:	2800      	cmp	r0, #0
  402f10:	d1f4      	bne.n	402efc <usart_get_string+0x1c>
      buffer[counter++] = rx;
  402f12:	9b01      	ldr	r3, [sp, #4]
  402f14:	f809 3004 	strb.w	r3, [r9, r4]
  402f18:	3401      	adds	r4, #1
  402f1a:	e7f2      	b.n	402f02 <usart_get_string+0x22>
  uint32_t counter = 0;
  402f1c:	2400      	movs	r4, #0
  buffer[counter] = 0x00;
  402f1e:	2300      	movs	r3, #0
  402f20:	f809 3004 	strb.w	r3, [r9, r4]
}
  402f24:	4620      	mov	r0, r4
  402f26:	b002      	add	sp, #8
  402f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint32_t counter = 0;
  402f2c:	4634      	mov	r4, r6
  402f2e:	e7f6      	b.n	402f1e <usart_get_string+0x3e>
  402f30:	00400aa3 	.word	0x00400aa3
  402f34:	00402041 	.word	0x00402041

00402f38 <usart_send_command>:
void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  402f38:	b570      	push	{r4, r5, r6, lr}
  402f3a:	4604      	mov	r4, r0
  402f3c:	460d      	mov	r5, r1
  402f3e:	4616      	mov	r6, r2
  usart_put_string(usart, buffer_tx);
  402f40:	4619      	mov	r1, r3
  402f42:	4b04      	ldr	r3, [pc, #16]	; (402f54 <usart_send_command+0x1c>)
  402f44:	4798      	blx	r3
  usart_get_string(usart, buffer_rx, bufferlen, timeout);
  402f46:	9b04      	ldr	r3, [sp, #16]
  402f48:	4632      	mov	r2, r6
  402f4a:	4629      	mov	r1, r5
  402f4c:	4620      	mov	r0, r4
  402f4e:	4c02      	ldr	r4, [pc, #8]	; (402f58 <usart_send_command+0x20>)
  402f50:	47a0      	blx	r4
  402f52:	bd70      	pop	{r4, r5, r6, pc}
  402f54:	00402ec1 	.word	0x00402ec1
  402f58:	00402ee1 	.word	0x00402ee1

00402f5c <hc05_config_server>:
void hc05_config_server(void) {
  402f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f5e:	b087      	sub	sp, #28
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  402f60:	200d      	movs	r0, #13
  402f62:	4c17      	ldr	r4, [pc, #92]	; (402fc0 <hc05_config_server+0x64>)
  402f64:	47a0      	blx	r4
	usart_settings.baudrate = opt->baudrate;
  402f66:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  402f6a:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  402f6c:	23c0      	movs	r3, #192	; 0xc0
  402f6e:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  402f70:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402f74:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  402f76:	2500      	movs	r5, #0
  402f78:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402f7a:	9504      	str	r5, [sp, #16]
  402f7c:	200d      	movs	r0, #13
  402f7e:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  402f80:	4c10      	ldr	r4, [pc, #64]	; (402fc4 <hc05_config_server+0x68>)
  402f82:	4a11      	ldr	r2, [pc, #68]	; (402fc8 <hc05_config_server+0x6c>)
  402f84:	4669      	mov	r1, sp
  402f86:	4620      	mov	r0, r4
  402f88:	4b10      	ldr	r3, [pc, #64]	; (402fcc <hc05_config_server+0x70>)
  402f8a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402f8c:	4620      	mov	r0, r4
  402f8e:	4f10      	ldr	r7, [pc, #64]	; (402fd0 <hc05_config_server+0x74>)
  402f90:	47b8      	blx	r7
		usart_enable_rx(p_usart);
  402f92:	4620      	mov	r0, r4
  402f94:	4e0f      	ldr	r6, [pc, #60]	; (402fd4 <hc05_config_server+0x78>)
  402f96:	47b0      	blx	r6
  usart_enable_tx(USART_COM);
  402f98:	4620      	mov	r0, r4
  402f9a:	47b8      	blx	r7
  usart_enable_rx(USART_COM);
  402f9c:	4620      	mov	r0, r4
  402f9e:	47b0      	blx	r6
  pio_configure(PIOB, PIO_PERIPH_C, (1 << 0), PIO_DEFAULT);
  402fa0:	4e0d      	ldr	r6, [pc, #52]	; (402fd8 <hc05_config_server+0x7c>)
  402fa2:	462b      	mov	r3, r5
  402fa4:	2201      	movs	r2, #1
  402fa6:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402faa:	4630      	mov	r0, r6
  402fac:	4c0b      	ldr	r4, [pc, #44]	; (402fdc <hc05_config_server+0x80>)
  402fae:	47a0      	blx	r4
  pio_configure(PIOB, PIO_PERIPH_C, (1 << 1), PIO_DEFAULT);
  402fb0:	462b      	mov	r3, r5
  402fb2:	2202      	movs	r2, #2
  402fb4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402fb8:	4630      	mov	r0, r6
  402fba:	47a0      	blx	r4
}
  402fbc:	b007      	add	sp, #28
  402fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402fc0:	00400931 	.word	0x00400931
  402fc4:	40024000 	.word	0x40024000
  402fc8:	08f0d180 	.word	0x08f0d180
  402fcc:	00400a2d 	.word	0x00400a2d
  402fd0:	00400a81 	.word	0x00400a81
  402fd4:	00400a87 	.word	0x00400a87
  402fd8:	400e1000 	.word	0x400e1000
  402fdc:	00400611 	.word	0x00400611

00402fe0 <usart_log>:
void usart_log(char* name, char* log) {
  402fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402fe2:	4607      	mov	r7, r0
  402fe4:	460e      	mov	r6, r1
	usart_put_string(USART1, "[");
  402fe6:	4d09      	ldr	r5, [pc, #36]	; (40300c <usart_log+0x2c>)
  402fe8:	4909      	ldr	r1, [pc, #36]	; (403010 <usart_log+0x30>)
  402fea:	4628      	mov	r0, r5
  402fec:	4c09      	ldr	r4, [pc, #36]	; (403014 <usart_log+0x34>)
  402fee:	47a0      	blx	r4
	usart_put_string(USART1, name);
  402ff0:	4639      	mov	r1, r7
  402ff2:	4628      	mov	r0, r5
  402ff4:	47a0      	blx	r4
	usart_put_string(USART1, "] ");
  402ff6:	4908      	ldr	r1, [pc, #32]	; (403018 <usart_log+0x38>)
  402ff8:	4628      	mov	r0, r5
  402ffa:	47a0      	blx	r4
	usart_put_string(USART1, log);
  402ffc:	4631      	mov	r1, r6
  402ffe:	4628      	mov	r0, r5
  403000:	47a0      	blx	r4
	usart_put_string(USART1, "\r\n");
  403002:	4906      	ldr	r1, [pc, #24]	; (40301c <usart_log+0x3c>)
  403004:	4628      	mov	r0, r5
  403006:	47a0      	blx	r4
  403008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40300a:	bf00      	nop
  40300c:	40028000 	.word	0x40028000
  403010:	00406444 	.word	0x00406444
  403014:	00402ec1 	.word	0x00402ec1
  403018:	00406448 	.word	0x00406448
  40301c:	00406460 	.word	0x00406460

00403020 <hc05_server_init>:
int hc05_server_init(void) {
  403020:	b5f0      	push	{r4, r5, r6, r7, lr}
  403022:	b0a3      	sub	sp, #140	; 0x8c
  usart_send_command(USART0, buffer_rx, 1000, "AT", 100); printf("AT\n");
  403024:	4f15      	ldr	r7, [pc, #84]	; (40307c <hc05_server_init+0x5c>)
  403026:	4d16      	ldr	r5, [pc, #88]	; (403080 <hc05_server_init+0x60>)
  403028:	2664      	movs	r6, #100	; 0x64
  40302a:	9600      	str	r6, [sp, #0]
  40302c:	463b      	mov	r3, r7
  40302e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403032:	a902      	add	r1, sp, #8
  403034:	4628      	mov	r0, r5
  403036:	4c13      	ldr	r4, [pc, #76]	; (403084 <hc05_server_init+0x64>)
  403038:	47a0      	blx	r4
  40303a:	4813      	ldr	r0, [pc, #76]	; (403088 <hc05_server_init+0x68>)
  40303c:	4b13      	ldr	r3, [pc, #76]	; (40308c <hc05_server_init+0x6c>)
  40303e:	4798      	blx	r3
  usart_send_command(USART0, buffer_rx, 1000, "AT", 100);
  403040:	9600      	str	r6, [sp, #0]
  403042:	463b      	mov	r3, r7
  403044:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403048:	a902      	add	r1, sp, #8
  40304a:	4628      	mov	r0, r5
  40304c:	47a0      	blx	r4
  usart_send_command(USART0, buffer_rx, 1000, "AT+NAMECACANIQUELZIKA", 100);
  40304e:	9600      	str	r6, [sp, #0]
  403050:	4b0f      	ldr	r3, [pc, #60]	; (403090 <hc05_server_init+0x70>)
  403052:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403056:	a902      	add	r1, sp, #8
  403058:	4628      	mov	r0, r5
  40305a:	47a0      	blx	r4
  usart_send_command(USART0, buffer_rx, 1000, "AT", 100);
  40305c:	9600      	str	r6, [sp, #0]
  40305e:	463b      	mov	r3, r7
  403060:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403064:	a902      	add	r1, sp, #8
  403066:	4628      	mov	r0, r5
  403068:	47a0      	blx	r4
  usart_send_command(USART0, buffer_rx, 1000, "AT+PIN0000", 100);
  40306a:	9600      	str	r6, [sp, #0]
  40306c:	4b09      	ldr	r3, [pc, #36]	; (403094 <hc05_server_init+0x74>)
  40306e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403072:	a902      	add	r1, sp, #8
  403074:	4628      	mov	r0, r5
  403076:	47a0      	blx	r4
}
  403078:	b023      	add	sp, #140	; 0x8c
  40307a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40307c:	004063b0 	.word	0x004063b0
  403080:	40024000 	.word	0x40024000
  403084:	00402f39 	.word	0x00402f39
  403088:	004063b4 	.word	0x004063b4
  40308c:	00403361 	.word	0x00403361
  403090:	004063b8 	.word	0x004063b8
  403094:	004063d0 	.word	0x004063d0

00403098 <pin_toggle>:
void pin_toggle(Pio *pio, uint32_t mask){
  403098:	b538      	push	{r3, r4, r5, lr}
  40309a:	4604      	mov	r4, r0
  40309c:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask)){
  40309e:	4b06      	ldr	r3, [pc, #24]	; (4030b8 <pin_toggle+0x20>)
  4030a0:	4798      	blx	r3
  4030a2:	b920      	cbnz	r0, 4030ae <pin_toggle+0x16>
		pio_set(pio,mask);
  4030a4:	4629      	mov	r1, r5
  4030a6:	4620      	mov	r0, r4
  4030a8:	4b04      	ldr	r3, [pc, #16]	; (4030bc <pin_toggle+0x24>)
  4030aa:	4798      	blx	r3
  4030ac:	bd38      	pop	{r3, r4, r5, pc}
		pio_clear(pio, mask);
  4030ae:	4629      	mov	r1, r5
  4030b0:	4620      	mov	r0, r4
  4030b2:	4b03      	ldr	r3, [pc, #12]	; (4030c0 <pin_toggle+0x28>)
  4030b4:	4798      	blx	r3
  4030b6:	bd38      	pop	{r3, r4, r5, pc}
  4030b8:	004006a1 	.word	0x004006a1
  4030bc:	00400519 	.word	0x00400519
  4030c0:	0040051d 	.word	0x0040051d

004030c4 <ficha_comprada>:
void ficha_comprada(){
  4030c4:	b538      	push	{r3, r4, r5, lr}
	pin_toggle(LED_PIO, LED_IDX_MASK);
  4030c6:	4d07      	ldr	r5, [pc, #28]	; (4030e4 <ficha_comprada+0x20>)
  4030c8:	f44f 7180 	mov.w	r1, #256	; 0x100
  4030cc:	4628      	mov	r0, r5
  4030ce:	4c06      	ldr	r4, [pc, #24]	; (4030e8 <ficha_comprada+0x24>)
  4030d0:	47a0      	blx	r4
	delay_ms(200);
  4030d2:	4806      	ldr	r0, [pc, #24]	; (4030ec <ficha_comprada+0x28>)
  4030d4:	4b06      	ldr	r3, [pc, #24]	; (4030f0 <ficha_comprada+0x2c>)
  4030d6:	4798      	blx	r3
	pin_toggle(LED_PIO, LED_IDX_MASK);
  4030d8:	f44f 7180 	mov.w	r1, #256	; 0x100
  4030dc:	4628      	mov	r0, r5
  4030de:	47a0      	blx	r4
  4030e0:	bd38      	pop	{r3, r4, r5, pc}
  4030e2:	bf00      	nop
  4030e4:	400e1200 	.word	0x400e1200
  4030e8:	00403099 	.word	0x00403099
  4030ec:	009a5649 	.word	0x009a5649
  4030f0:	20400001 	.word	0x20400001

004030f4 <jogada_autorizada>:
void jogada_autorizada(){
  4030f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4030f6:	240f      	movs	r4, #15
		pin_toggle(LED_PIO, LED_IDX_MASK);
  4030f8:	4f06      	ldr	r7, [pc, #24]	; (403114 <jogada_autorizada+0x20>)
  4030fa:	4e07      	ldr	r6, [pc, #28]	; (403118 <jogada_autorizada+0x24>)
		delay_ms(40);
  4030fc:	4d07      	ldr	r5, [pc, #28]	; (40311c <jogada_autorizada+0x28>)
		pin_toggle(LED_PIO, LED_IDX_MASK);
  4030fe:	f44f 7180 	mov.w	r1, #256	; 0x100
  403102:	4638      	mov	r0, r7
  403104:	47b0      	blx	r6
		delay_ms(40);
  403106:	4628      	mov	r0, r5
  403108:	4b05      	ldr	r3, [pc, #20]	; (403120 <jogada_autorizada+0x2c>)
  40310a:	4798      	blx	r3
	while(i>0){
  40310c:	3c01      	subs	r4, #1
  40310e:	d1f6      	bne.n	4030fe <jogada_autorizada+0xa>
}
  403110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403112:	bf00      	nop
  403114:	400e1200 	.word	0x400e1200
  403118:	00403099 	.word	0x00403099
  40311c:	001ede0f 	.word	0x001ede0f
  403120:	20400001 	.word	0x20400001

00403124 <task_bluetooth>:
void task_bluetooth(void){
  403124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403128:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
  printf("Bluetooth initializing \n");
  40312c:	4827      	ldr	r0, [pc, #156]	; (4031cc <task_bluetooth+0xa8>)
  40312e:	4b28      	ldr	r3, [pc, #160]	; (4031d0 <task_bluetooth+0xac>)
  403130:	4798      	blx	r3
  hc05_config_server();
  403132:	4b28      	ldr	r3, [pc, #160]	; (4031d4 <task_bluetooth+0xb0>)
  403134:	4798      	blx	r3
  hc05_server_init();
  403136:	4b28      	ldr	r3, [pc, #160]	; (4031d8 <task_bluetooth+0xb4>)
  403138:	4798      	blx	r3
    printf("running task \n");
  40313a:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 4031fc <task_bluetooth+0xd8>
	usart_get_string(USART0, buffer, 1024,1000);
  40313e:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 403200 <task_bluetooth+0xdc>
		usart_put_string(USART0, "3\n");
  403142:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 403204 <task_bluetooth+0xe0>
		usart_put_string(USART0, "4\n");
  403146:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 403208 <task_bluetooth+0xe4>
  40314a:	e031      	b.n	4031b0 <task_bluetooth+0x8c>
	++count;
  40314c:	3401      	adds	r4, #1
	for (char* s = (char*)str; (s = strstr(s, substr)); s += increment)
  40314e:	1c58      	adds	r0, r3, #1
  403150:	4629      	mov	r1, r5
  403152:	47b0      	blx	r6
  403154:	4603      	mov	r3, r0
  403156:	2800      	cmp	r0, #0
  403158:	d1f8      	bne.n	40314c <task_bluetooth+0x28>
	for(int i = 0;i < count_substr(buffer,"1",0);i++){
  40315a:	42a7      	cmp	r7, r4
  40315c:	da0a      	bge.n	403174 <task_bluetooth+0x50>
		usart_put_string(USART0, "3\n");
  40315e:	4649      	mov	r1, r9
  403160:	4640      	mov	r0, r8
  403162:	4b1e      	ldr	r3, [pc, #120]	; (4031dc <task_bluetooth+0xb8>)
  403164:	4798      	blx	r3
		ficha_comprada();
  403166:	4b1e      	ldr	r3, [pc, #120]	; (4031e0 <task_bluetooth+0xbc>)
  403168:	4798      	blx	r3
	for(int i = 0;i < count_substr(buffer,"1",0);i++){
  40316a:	3701      	adds	r7, #1
	for (char* s = (char*)str; (s = strstr(s, substr)); s += increment)
  40316c:	4668      	mov	r0, sp
	int count = 0;
  40316e:	2400      	movs	r4, #0
	for (char* s = (char*)str; (s = strstr(s, substr)); s += increment)
  403170:	2531      	movs	r5, #49	; 0x31
  403172:	e7ed      	b.n	403150 <task_bluetooth+0x2c>
  403174:	2700      	movs	r7, #0
  403176:	4e1b      	ldr	r6, [pc, #108]	; (4031e4 <task_bluetooth+0xc0>)
  403178:	e00f      	b.n	40319a <task_bluetooth+0x76>
	++count;
  40317a:	3401      	adds	r4, #1
	for (char* s = (char*)str; (s = strstr(s, substr)); s += increment)
  40317c:	1c58      	adds	r0, r3, #1
  40317e:	4629      	mov	r1, r5
  403180:	47b0      	blx	r6
  403182:	4603      	mov	r3, r0
  403184:	2800      	cmp	r0, #0
  403186:	d1f8      	bne.n	40317a <task_bluetooth+0x56>
	for(int i = 0;i < count_substr(buffer,"2",0);i++){
  403188:	42a7      	cmp	r7, r4
  40318a:	da0a      	bge.n	4031a2 <task_bluetooth+0x7e>
		usart_put_string(USART0, "4\n");
  40318c:	4651      	mov	r1, sl
  40318e:	4640      	mov	r0, r8
  403190:	4b12      	ldr	r3, [pc, #72]	; (4031dc <task_bluetooth+0xb8>)
  403192:	4798      	blx	r3
		jogada_autorizada();
  403194:	4b14      	ldr	r3, [pc, #80]	; (4031e8 <task_bluetooth+0xc4>)
  403196:	4798      	blx	r3
	for(int i = 0;i < count_substr(buffer,"2",0);i++){
  403198:	3701      	adds	r7, #1
	for (char* s = (char*)str; (s = strstr(s, substr)); s += increment)
  40319a:	4668      	mov	r0, sp
	int count = 0;
  40319c:	2400      	movs	r4, #0
	for (char* s = (char*)str; (s = strstr(s, substr)); s += increment)
  40319e:	2532      	movs	r5, #50	; 0x32
  4031a0:	e7ed      	b.n	40317e <task_bluetooth+0x5a>
	usart_log("main", buffer);
  4031a2:	4669      	mov	r1, sp
  4031a4:	4811      	ldr	r0, [pc, #68]	; (4031ec <task_bluetooth+0xc8>)
  4031a6:	4b12      	ldr	r3, [pc, #72]	; (4031f0 <task_bluetooth+0xcc>)
  4031a8:	4798      	blx	r3
    vTaskDelay( 1);
  4031aa:	2001      	movs	r0, #1
  4031ac:	4b11      	ldr	r3, [pc, #68]	; (4031f4 <task_bluetooth+0xd0>)
  4031ae:	4798      	blx	r3
    printf("running task \n");
  4031b0:	4658      	mov	r0, fp
  4031b2:	4b07      	ldr	r3, [pc, #28]	; (4031d0 <task_bluetooth+0xac>)
  4031b4:	4798      	blx	r3
	usart_get_string(USART0, buffer, 1024,1000);
  4031b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4031ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4031be:	4669      	mov	r1, sp
  4031c0:	4640      	mov	r0, r8
  4031c2:	4c0d      	ldr	r4, [pc, #52]	; (4031f8 <task_bluetooth+0xd4>)
  4031c4:	47a0      	blx	r4
	for(int i = 0;i < count_substr(buffer,"1",0);i++){
  4031c6:	2700      	movs	r7, #0
	for (char* s = (char*)str; (s = strstr(s, substr)); s += increment)
  4031c8:	4e06      	ldr	r6, [pc, #24]	; (4031e4 <task_bluetooth+0xc0>)
	for(int i = 0;i < count_substr(buffer,"1",0);i++){
  4031ca:	e7cf      	b.n	40316c <task_bluetooth+0x48>
  4031cc:	00406408 	.word	0x00406408
  4031d0:	00403361 	.word	0x00403361
  4031d4:	00402f5d 	.word	0x00402f5d
  4031d8:	00403021 	.word	0x00403021
  4031dc:	00402ec1 	.word	0x00402ec1
  4031e0:	004030c5 	.word	0x004030c5
  4031e4:	00403cb5 	.word	0x00403cb5
  4031e8:	004030f5 	.word	0x004030f5
  4031ec:	0040643c 	.word	0x0040643c
  4031f0:	00402fe1 	.word	0x00402fe1
  4031f4:	00402041 	.word	0x00402041
  4031f8:	00402ee1 	.word	0x00402ee1
  4031fc:	00406424 	.word	0x00406424
  403200:	40024000 	.word	0x40024000
  403204:	00406434 	.word	0x00406434
  403208:	00406438 	.word	0x00406438

0040320c <main>:

/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void){
  40320c:	b500      	push	{lr}
  40320e:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  403210:	4b28      	ldr	r3, [pc, #160]	; (4032b4 <main+0xa8>)
  403212:	4798      	blx	r3
	board_init();
  403214:	4b28      	ldr	r3, [pc, #160]	; (4032b8 <main+0xac>)
  403216:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403218:	4d28      	ldr	r5, [pc, #160]	; (4032bc <main+0xb0>)
  40321a:	4b29      	ldr	r3, [pc, #164]	; (4032c0 <main+0xb4>)
  40321c:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40321e:	4a29      	ldr	r2, [pc, #164]	; (4032c4 <main+0xb8>)
  403220:	4b29      	ldr	r3, [pc, #164]	; (4032c8 <main+0xbc>)
  403222:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403224:	4a29      	ldr	r2, [pc, #164]	; (4032cc <main+0xc0>)
  403226:	4b2a      	ldr	r3, [pc, #168]	; (4032d0 <main+0xc4>)
  403228:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40322a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40322e:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  403230:	23c0      	movs	r3, #192	; 0xc0
  403232:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  403234:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403238:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  40323a:	2400      	movs	r4, #0
  40323c:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40323e:	9408      	str	r4, [sp, #32]
  403240:	200e      	movs	r0, #14
  403242:	4b24      	ldr	r3, [pc, #144]	; (4032d4 <main+0xc8>)
  403244:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  403246:	4a24      	ldr	r2, [pc, #144]	; (4032d8 <main+0xcc>)
  403248:	a904      	add	r1, sp, #16
  40324a:	4628      	mov	r0, r5
  40324c:	4b23      	ldr	r3, [pc, #140]	; (4032dc <main+0xd0>)
  40324e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403250:	4628      	mov	r0, r5
  403252:	4b23      	ldr	r3, [pc, #140]	; (4032e0 <main+0xd4>)
  403254:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403256:	4628      	mov	r0, r5
  403258:	4b22      	ldr	r3, [pc, #136]	; (4032e4 <main+0xd8>)
  40325a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40325c:	4e22      	ldr	r6, [pc, #136]	; (4032e8 <main+0xdc>)
  40325e:	6833      	ldr	r3, [r6, #0]
  403260:	4621      	mov	r1, r4
  403262:	6898      	ldr	r0, [r3, #8]
  403264:	4d21      	ldr	r5, [pc, #132]	; (4032ec <main+0xe0>)
  403266:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403268:	6833      	ldr	r3, [r6, #0]
  40326a:	4621      	mov	r1, r4
  40326c:	6858      	ldr	r0, [r3, #4]
  40326e:	47a8      	blx	r5
	setbuf(stdout, NULL);
  403270:	6833      	ldr	r3, [r6, #0]
  403272:	4621      	mov	r1, r4
  403274:	6898      	ldr	r0, [r3, #8]
  403276:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();
	
	if (xTaskCreate(task_mm, "MM", TASK_MM_STACK_SIZE, NULL,TASK_MM_STACK_PRIORITY, NULL) != pdPASS) {
  403278:	9403      	str	r4, [sp, #12]
  40327a:	9402      	str	r4, [sp, #8]
  40327c:	9401      	str	r4, [sp, #4]
  40327e:	9400      	str	r4, [sp, #0]
  403280:	4623      	mov	r3, r4
  403282:	f44f 7280 	mov.w	r2, #256	; 0x100
  403286:	491a      	ldr	r1, [pc, #104]	; (4032f0 <main+0xe4>)
  403288:	481a      	ldr	r0, [pc, #104]	; (4032f4 <main+0xe8>)
  40328a:	4c1b      	ldr	r4, [pc, #108]	; (4032f8 <main+0xec>)
  40328c:	47a0      	blx	r4
  40328e:	2801      	cmp	r0, #1
  403290:	d002      	beq.n	403298 <main+0x8c>
		printf("Failed to create test led task\r\n");
  403292:	481a      	ldr	r0, [pc, #104]	; (4032fc <main+0xf0>)
  403294:	4b1a      	ldr	r3, [pc, #104]	; (403300 <main+0xf4>)
  403296:	4798      	blx	r3
	}

	/* Create task to make led blink */
	xTaskCreate(task_bluetooth, "BLT", TASK_PROCESS_STACK_SIZE, NULL,	TASK_PROCESS_STACK_PRIORITY, NULL);
  403298:	2300      	movs	r3, #0
  40329a:	9303      	str	r3, [sp, #12]
  40329c:	9302      	str	r3, [sp, #8]
  40329e:	9301      	str	r3, [sp, #4]
  4032a0:	9300      	str	r3, [sp, #0]
  4032a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4032a6:	4917      	ldr	r1, [pc, #92]	; (403304 <main+0xf8>)
  4032a8:	4817      	ldr	r0, [pc, #92]	; (403308 <main+0xfc>)
  4032aa:	4c13      	ldr	r4, [pc, #76]	; (4032f8 <main+0xec>)
  4032ac:	47a0      	blx	r4
	

  
	/* Start the scheduler. */
	vTaskStartScheduler();
  4032ae:	4b17      	ldr	r3, [pc, #92]	; (40330c <main+0x100>)
  4032b0:	4798      	blx	r3
  4032b2:	e7fe      	b.n	4032b2 <main+0xa6>
  4032b4:	004001ad 	.word	0x004001ad
  4032b8:	00400381 	.word	0x00400381
  4032bc:	40028000 	.word	0x40028000
  4032c0:	20400bdc 	.word	0x20400bdc
  4032c4:	00402ab9 	.word	0x00402ab9
  4032c8:	20400bd8 	.word	0x20400bd8
  4032cc:	00402b8d 	.word	0x00402b8d
  4032d0:	20400bd4 	.word	0x20400bd4
  4032d4:	00400931 	.word	0x00400931
  4032d8:	08f0d180 	.word	0x08f0d180
  4032dc:	00400a2d 	.word	0x00400a2d
  4032e0:	00400a81 	.word	0x00400a81
  4032e4:	00400a87 	.word	0x00400a87
  4032e8:	2040001c 	.word	0x2040001c
  4032ec:	00403b15 	.word	0x00403b15
  4032f0:	004063dc 	.word	0x004063dc
  4032f4:	00402e55 	.word	0x00402e55
  4032f8:	00401af9 	.word	0x00401af9
  4032fc:	004063e0 	.word	0x004063e0
  403300:	00403361 	.word	0x00403361
  403304:	00406404 	.word	0x00406404
  403308:	00403125 	.word	0x00403125
  40330c:	00401d2d 	.word	0x00401d2d

00403310 <__libc_init_array>:
  403310:	b570      	push	{r4, r5, r6, lr}
  403312:	4e0f      	ldr	r6, [pc, #60]	; (403350 <__libc_init_array+0x40>)
  403314:	4d0f      	ldr	r5, [pc, #60]	; (403354 <__libc_init_array+0x44>)
  403316:	1b76      	subs	r6, r6, r5
  403318:	10b6      	asrs	r6, r6, #2
  40331a:	bf18      	it	ne
  40331c:	2400      	movne	r4, #0
  40331e:	d005      	beq.n	40332c <__libc_init_array+0x1c>
  403320:	3401      	adds	r4, #1
  403322:	f855 3b04 	ldr.w	r3, [r5], #4
  403326:	4798      	blx	r3
  403328:	42a6      	cmp	r6, r4
  40332a:	d1f9      	bne.n	403320 <__libc_init_array+0x10>
  40332c:	4e0a      	ldr	r6, [pc, #40]	; (403358 <__libc_init_array+0x48>)
  40332e:	4d0b      	ldr	r5, [pc, #44]	; (40335c <__libc_init_array+0x4c>)
  403330:	1b76      	subs	r6, r6, r5
  403332:	f003 f94b 	bl	4065cc <_init>
  403336:	10b6      	asrs	r6, r6, #2
  403338:	bf18      	it	ne
  40333a:	2400      	movne	r4, #0
  40333c:	d006      	beq.n	40334c <__libc_init_array+0x3c>
  40333e:	3401      	adds	r4, #1
  403340:	f855 3b04 	ldr.w	r3, [r5], #4
  403344:	4798      	blx	r3
  403346:	42a6      	cmp	r6, r4
  403348:	d1f9      	bne.n	40333e <__libc_init_array+0x2e>
  40334a:	bd70      	pop	{r4, r5, r6, pc}
  40334c:	bd70      	pop	{r4, r5, r6, pc}
  40334e:	bf00      	nop
  403350:	004065d8 	.word	0x004065d8
  403354:	004065d8 	.word	0x004065d8
  403358:	004065e0 	.word	0x004065e0
  40335c:	004065d8 	.word	0x004065d8

00403360 <iprintf>:
  403360:	b40f      	push	{r0, r1, r2, r3}
  403362:	b500      	push	{lr}
  403364:	4907      	ldr	r1, [pc, #28]	; (403384 <iprintf+0x24>)
  403366:	b083      	sub	sp, #12
  403368:	ab04      	add	r3, sp, #16
  40336a:	6808      	ldr	r0, [r1, #0]
  40336c:	f853 2b04 	ldr.w	r2, [r3], #4
  403370:	6881      	ldr	r1, [r0, #8]
  403372:	9301      	str	r3, [sp, #4]
  403374:	f000 fdd2 	bl	403f1c <_vfiprintf_r>
  403378:	b003      	add	sp, #12
  40337a:	f85d eb04 	ldr.w	lr, [sp], #4
  40337e:	b004      	add	sp, #16
  403380:	4770      	bx	lr
  403382:	bf00      	nop
  403384:	2040001c 	.word	0x2040001c

00403388 <malloc>:
  403388:	4b02      	ldr	r3, [pc, #8]	; (403394 <malloc+0xc>)
  40338a:	4601      	mov	r1, r0
  40338c:	6818      	ldr	r0, [r3, #0]
  40338e:	f000 b80b 	b.w	4033a8 <_malloc_r>
  403392:	bf00      	nop
  403394:	2040001c 	.word	0x2040001c

00403398 <free>:
  403398:	4b02      	ldr	r3, [pc, #8]	; (4033a4 <free+0xc>)
  40339a:	4601      	mov	r1, r0
  40339c:	6818      	ldr	r0, [r3, #0]
  40339e:	f001 bed9 	b.w	405154 <_free_r>
  4033a2:	bf00      	nop
  4033a4:	2040001c 	.word	0x2040001c

004033a8 <_malloc_r>:
  4033a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033ac:	f101 060b 	add.w	r6, r1, #11
  4033b0:	2e16      	cmp	r6, #22
  4033b2:	b083      	sub	sp, #12
  4033b4:	4605      	mov	r5, r0
  4033b6:	f240 809e 	bls.w	4034f6 <_malloc_r+0x14e>
  4033ba:	f036 0607 	bics.w	r6, r6, #7
  4033be:	f100 80bd 	bmi.w	40353c <_malloc_r+0x194>
  4033c2:	42b1      	cmp	r1, r6
  4033c4:	f200 80ba 	bhi.w	40353c <_malloc_r+0x194>
  4033c8:	f000 fb86 	bl	403ad8 <__malloc_lock>
  4033cc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4033d0:	f0c0 8293 	bcc.w	4038fa <_malloc_r+0x552>
  4033d4:	0a73      	lsrs	r3, r6, #9
  4033d6:	f000 80b8 	beq.w	40354a <_malloc_r+0x1a2>
  4033da:	2b04      	cmp	r3, #4
  4033dc:	f200 8179 	bhi.w	4036d2 <_malloc_r+0x32a>
  4033e0:	09b3      	lsrs	r3, r6, #6
  4033e2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4033e6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4033ea:	00c3      	lsls	r3, r0, #3
  4033ec:	4fbf      	ldr	r7, [pc, #764]	; (4036ec <_malloc_r+0x344>)
  4033ee:	443b      	add	r3, r7
  4033f0:	f1a3 0108 	sub.w	r1, r3, #8
  4033f4:	685c      	ldr	r4, [r3, #4]
  4033f6:	42a1      	cmp	r1, r4
  4033f8:	d106      	bne.n	403408 <_malloc_r+0x60>
  4033fa:	e00c      	b.n	403416 <_malloc_r+0x6e>
  4033fc:	2a00      	cmp	r2, #0
  4033fe:	f280 80aa 	bge.w	403556 <_malloc_r+0x1ae>
  403402:	68e4      	ldr	r4, [r4, #12]
  403404:	42a1      	cmp	r1, r4
  403406:	d006      	beq.n	403416 <_malloc_r+0x6e>
  403408:	6863      	ldr	r3, [r4, #4]
  40340a:	f023 0303 	bic.w	r3, r3, #3
  40340e:	1b9a      	subs	r2, r3, r6
  403410:	2a0f      	cmp	r2, #15
  403412:	ddf3      	ble.n	4033fc <_malloc_r+0x54>
  403414:	4670      	mov	r0, lr
  403416:	693c      	ldr	r4, [r7, #16]
  403418:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403700 <_malloc_r+0x358>
  40341c:	4574      	cmp	r4, lr
  40341e:	f000 81ab 	beq.w	403778 <_malloc_r+0x3d0>
  403422:	6863      	ldr	r3, [r4, #4]
  403424:	f023 0303 	bic.w	r3, r3, #3
  403428:	1b9a      	subs	r2, r3, r6
  40342a:	2a0f      	cmp	r2, #15
  40342c:	f300 8190 	bgt.w	403750 <_malloc_r+0x3a8>
  403430:	2a00      	cmp	r2, #0
  403432:	f8c7 e014 	str.w	lr, [r7, #20]
  403436:	f8c7 e010 	str.w	lr, [r7, #16]
  40343a:	f280 809d 	bge.w	403578 <_malloc_r+0x1d0>
  40343e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403442:	f080 8161 	bcs.w	403708 <_malloc_r+0x360>
  403446:	08db      	lsrs	r3, r3, #3
  403448:	f103 0c01 	add.w	ip, r3, #1
  40344c:	1099      	asrs	r1, r3, #2
  40344e:	687a      	ldr	r2, [r7, #4]
  403450:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403454:	f8c4 8008 	str.w	r8, [r4, #8]
  403458:	2301      	movs	r3, #1
  40345a:	408b      	lsls	r3, r1
  40345c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403460:	4313      	orrs	r3, r2
  403462:	3908      	subs	r1, #8
  403464:	60e1      	str	r1, [r4, #12]
  403466:	607b      	str	r3, [r7, #4]
  403468:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40346c:	f8c8 400c 	str.w	r4, [r8, #12]
  403470:	1082      	asrs	r2, r0, #2
  403472:	2401      	movs	r4, #1
  403474:	4094      	lsls	r4, r2
  403476:	429c      	cmp	r4, r3
  403478:	f200 808b 	bhi.w	403592 <_malloc_r+0x1ea>
  40347c:	421c      	tst	r4, r3
  40347e:	d106      	bne.n	40348e <_malloc_r+0xe6>
  403480:	f020 0003 	bic.w	r0, r0, #3
  403484:	0064      	lsls	r4, r4, #1
  403486:	421c      	tst	r4, r3
  403488:	f100 0004 	add.w	r0, r0, #4
  40348c:	d0fa      	beq.n	403484 <_malloc_r+0xdc>
  40348e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403492:	46cc      	mov	ip, r9
  403494:	4680      	mov	r8, r0
  403496:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40349a:	459c      	cmp	ip, r3
  40349c:	d107      	bne.n	4034ae <_malloc_r+0x106>
  40349e:	e16d      	b.n	40377c <_malloc_r+0x3d4>
  4034a0:	2a00      	cmp	r2, #0
  4034a2:	f280 817b 	bge.w	40379c <_malloc_r+0x3f4>
  4034a6:	68db      	ldr	r3, [r3, #12]
  4034a8:	459c      	cmp	ip, r3
  4034aa:	f000 8167 	beq.w	40377c <_malloc_r+0x3d4>
  4034ae:	6859      	ldr	r1, [r3, #4]
  4034b0:	f021 0103 	bic.w	r1, r1, #3
  4034b4:	1b8a      	subs	r2, r1, r6
  4034b6:	2a0f      	cmp	r2, #15
  4034b8:	ddf2      	ble.n	4034a0 <_malloc_r+0xf8>
  4034ba:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4034be:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4034c2:	9300      	str	r3, [sp, #0]
  4034c4:	199c      	adds	r4, r3, r6
  4034c6:	4628      	mov	r0, r5
  4034c8:	f046 0601 	orr.w	r6, r6, #1
  4034cc:	f042 0501 	orr.w	r5, r2, #1
  4034d0:	605e      	str	r6, [r3, #4]
  4034d2:	f8c8 c00c 	str.w	ip, [r8, #12]
  4034d6:	f8cc 8008 	str.w	r8, [ip, #8]
  4034da:	617c      	str	r4, [r7, #20]
  4034dc:	613c      	str	r4, [r7, #16]
  4034de:	f8c4 e00c 	str.w	lr, [r4, #12]
  4034e2:	f8c4 e008 	str.w	lr, [r4, #8]
  4034e6:	6065      	str	r5, [r4, #4]
  4034e8:	505a      	str	r2, [r3, r1]
  4034ea:	f000 fafb 	bl	403ae4 <__malloc_unlock>
  4034ee:	9b00      	ldr	r3, [sp, #0]
  4034f0:	f103 0408 	add.w	r4, r3, #8
  4034f4:	e01e      	b.n	403534 <_malloc_r+0x18c>
  4034f6:	2910      	cmp	r1, #16
  4034f8:	d820      	bhi.n	40353c <_malloc_r+0x194>
  4034fa:	f000 faed 	bl	403ad8 <__malloc_lock>
  4034fe:	2610      	movs	r6, #16
  403500:	2318      	movs	r3, #24
  403502:	2002      	movs	r0, #2
  403504:	4f79      	ldr	r7, [pc, #484]	; (4036ec <_malloc_r+0x344>)
  403506:	443b      	add	r3, r7
  403508:	f1a3 0208 	sub.w	r2, r3, #8
  40350c:	685c      	ldr	r4, [r3, #4]
  40350e:	4294      	cmp	r4, r2
  403510:	f000 813d 	beq.w	40378e <_malloc_r+0x3e6>
  403514:	6863      	ldr	r3, [r4, #4]
  403516:	68e1      	ldr	r1, [r4, #12]
  403518:	68a6      	ldr	r6, [r4, #8]
  40351a:	f023 0303 	bic.w	r3, r3, #3
  40351e:	4423      	add	r3, r4
  403520:	4628      	mov	r0, r5
  403522:	685a      	ldr	r2, [r3, #4]
  403524:	60f1      	str	r1, [r6, #12]
  403526:	f042 0201 	orr.w	r2, r2, #1
  40352a:	608e      	str	r6, [r1, #8]
  40352c:	605a      	str	r2, [r3, #4]
  40352e:	f000 fad9 	bl	403ae4 <__malloc_unlock>
  403532:	3408      	adds	r4, #8
  403534:	4620      	mov	r0, r4
  403536:	b003      	add	sp, #12
  403538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40353c:	2400      	movs	r4, #0
  40353e:	230c      	movs	r3, #12
  403540:	4620      	mov	r0, r4
  403542:	602b      	str	r3, [r5, #0]
  403544:	b003      	add	sp, #12
  403546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40354a:	2040      	movs	r0, #64	; 0x40
  40354c:	f44f 7300 	mov.w	r3, #512	; 0x200
  403550:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403554:	e74a      	b.n	4033ec <_malloc_r+0x44>
  403556:	4423      	add	r3, r4
  403558:	68e1      	ldr	r1, [r4, #12]
  40355a:	685a      	ldr	r2, [r3, #4]
  40355c:	68a6      	ldr	r6, [r4, #8]
  40355e:	f042 0201 	orr.w	r2, r2, #1
  403562:	60f1      	str	r1, [r6, #12]
  403564:	4628      	mov	r0, r5
  403566:	608e      	str	r6, [r1, #8]
  403568:	605a      	str	r2, [r3, #4]
  40356a:	f000 fabb 	bl	403ae4 <__malloc_unlock>
  40356e:	3408      	adds	r4, #8
  403570:	4620      	mov	r0, r4
  403572:	b003      	add	sp, #12
  403574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403578:	4423      	add	r3, r4
  40357a:	4628      	mov	r0, r5
  40357c:	685a      	ldr	r2, [r3, #4]
  40357e:	f042 0201 	orr.w	r2, r2, #1
  403582:	605a      	str	r2, [r3, #4]
  403584:	f000 faae 	bl	403ae4 <__malloc_unlock>
  403588:	3408      	adds	r4, #8
  40358a:	4620      	mov	r0, r4
  40358c:	b003      	add	sp, #12
  40358e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403592:	68bc      	ldr	r4, [r7, #8]
  403594:	6863      	ldr	r3, [r4, #4]
  403596:	f023 0803 	bic.w	r8, r3, #3
  40359a:	45b0      	cmp	r8, r6
  40359c:	d304      	bcc.n	4035a8 <_malloc_r+0x200>
  40359e:	eba8 0306 	sub.w	r3, r8, r6
  4035a2:	2b0f      	cmp	r3, #15
  4035a4:	f300 8085 	bgt.w	4036b2 <_malloc_r+0x30a>
  4035a8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403704 <_malloc_r+0x35c>
  4035ac:	4b50      	ldr	r3, [pc, #320]	; (4036f0 <_malloc_r+0x348>)
  4035ae:	f8d9 2000 	ldr.w	r2, [r9]
  4035b2:	681b      	ldr	r3, [r3, #0]
  4035b4:	3201      	adds	r2, #1
  4035b6:	4433      	add	r3, r6
  4035b8:	eb04 0a08 	add.w	sl, r4, r8
  4035bc:	f000 8155 	beq.w	40386a <_malloc_r+0x4c2>
  4035c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4035c4:	330f      	adds	r3, #15
  4035c6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4035ca:	f02b 0b0f 	bic.w	fp, fp, #15
  4035ce:	4659      	mov	r1, fp
  4035d0:	4628      	mov	r0, r5
  4035d2:	f000 fa8d 	bl	403af0 <_sbrk_r>
  4035d6:	1c41      	adds	r1, r0, #1
  4035d8:	4602      	mov	r2, r0
  4035da:	f000 80fc 	beq.w	4037d6 <_malloc_r+0x42e>
  4035de:	4582      	cmp	sl, r0
  4035e0:	f200 80f7 	bhi.w	4037d2 <_malloc_r+0x42a>
  4035e4:	4b43      	ldr	r3, [pc, #268]	; (4036f4 <_malloc_r+0x34c>)
  4035e6:	6819      	ldr	r1, [r3, #0]
  4035e8:	4459      	add	r1, fp
  4035ea:	6019      	str	r1, [r3, #0]
  4035ec:	f000 814d 	beq.w	40388a <_malloc_r+0x4e2>
  4035f0:	f8d9 0000 	ldr.w	r0, [r9]
  4035f4:	3001      	adds	r0, #1
  4035f6:	bf1b      	ittet	ne
  4035f8:	eba2 0a0a 	subne.w	sl, r2, sl
  4035fc:	4451      	addne	r1, sl
  4035fe:	f8c9 2000 	streq.w	r2, [r9]
  403602:	6019      	strne	r1, [r3, #0]
  403604:	f012 0107 	ands.w	r1, r2, #7
  403608:	f000 8115 	beq.w	403836 <_malloc_r+0x48e>
  40360c:	f1c1 0008 	rsb	r0, r1, #8
  403610:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403614:	4402      	add	r2, r0
  403616:	3108      	adds	r1, #8
  403618:	eb02 090b 	add.w	r9, r2, fp
  40361c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403620:	eba1 0909 	sub.w	r9, r1, r9
  403624:	4649      	mov	r1, r9
  403626:	4628      	mov	r0, r5
  403628:	9301      	str	r3, [sp, #4]
  40362a:	9200      	str	r2, [sp, #0]
  40362c:	f000 fa60 	bl	403af0 <_sbrk_r>
  403630:	1c43      	adds	r3, r0, #1
  403632:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403636:	f000 8143 	beq.w	4038c0 <_malloc_r+0x518>
  40363a:	1a80      	subs	r0, r0, r2
  40363c:	4448      	add	r0, r9
  40363e:	f040 0001 	orr.w	r0, r0, #1
  403642:	6819      	ldr	r1, [r3, #0]
  403644:	60ba      	str	r2, [r7, #8]
  403646:	4449      	add	r1, r9
  403648:	42bc      	cmp	r4, r7
  40364a:	6050      	str	r0, [r2, #4]
  40364c:	6019      	str	r1, [r3, #0]
  40364e:	d017      	beq.n	403680 <_malloc_r+0x2d8>
  403650:	f1b8 0f0f 	cmp.w	r8, #15
  403654:	f240 80fb 	bls.w	40384e <_malloc_r+0x4a6>
  403658:	6860      	ldr	r0, [r4, #4]
  40365a:	f1a8 020c 	sub.w	r2, r8, #12
  40365e:	f022 0207 	bic.w	r2, r2, #7
  403662:	eb04 0e02 	add.w	lr, r4, r2
  403666:	f000 0001 	and.w	r0, r0, #1
  40366a:	f04f 0c05 	mov.w	ip, #5
  40366e:	4310      	orrs	r0, r2
  403670:	2a0f      	cmp	r2, #15
  403672:	6060      	str	r0, [r4, #4]
  403674:	f8ce c004 	str.w	ip, [lr, #4]
  403678:	f8ce c008 	str.w	ip, [lr, #8]
  40367c:	f200 8117 	bhi.w	4038ae <_malloc_r+0x506>
  403680:	4b1d      	ldr	r3, [pc, #116]	; (4036f8 <_malloc_r+0x350>)
  403682:	68bc      	ldr	r4, [r7, #8]
  403684:	681a      	ldr	r2, [r3, #0]
  403686:	4291      	cmp	r1, r2
  403688:	bf88      	it	hi
  40368a:	6019      	strhi	r1, [r3, #0]
  40368c:	4b1b      	ldr	r3, [pc, #108]	; (4036fc <_malloc_r+0x354>)
  40368e:	681a      	ldr	r2, [r3, #0]
  403690:	4291      	cmp	r1, r2
  403692:	6862      	ldr	r2, [r4, #4]
  403694:	bf88      	it	hi
  403696:	6019      	strhi	r1, [r3, #0]
  403698:	f022 0203 	bic.w	r2, r2, #3
  40369c:	4296      	cmp	r6, r2
  40369e:	eba2 0306 	sub.w	r3, r2, r6
  4036a2:	d801      	bhi.n	4036a8 <_malloc_r+0x300>
  4036a4:	2b0f      	cmp	r3, #15
  4036a6:	dc04      	bgt.n	4036b2 <_malloc_r+0x30a>
  4036a8:	4628      	mov	r0, r5
  4036aa:	f000 fa1b 	bl	403ae4 <__malloc_unlock>
  4036ae:	2400      	movs	r4, #0
  4036b0:	e740      	b.n	403534 <_malloc_r+0x18c>
  4036b2:	19a2      	adds	r2, r4, r6
  4036b4:	f043 0301 	orr.w	r3, r3, #1
  4036b8:	f046 0601 	orr.w	r6, r6, #1
  4036bc:	6066      	str	r6, [r4, #4]
  4036be:	4628      	mov	r0, r5
  4036c0:	60ba      	str	r2, [r7, #8]
  4036c2:	6053      	str	r3, [r2, #4]
  4036c4:	f000 fa0e 	bl	403ae4 <__malloc_unlock>
  4036c8:	3408      	adds	r4, #8
  4036ca:	4620      	mov	r0, r4
  4036cc:	b003      	add	sp, #12
  4036ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036d2:	2b14      	cmp	r3, #20
  4036d4:	d971      	bls.n	4037ba <_malloc_r+0x412>
  4036d6:	2b54      	cmp	r3, #84	; 0x54
  4036d8:	f200 80a3 	bhi.w	403822 <_malloc_r+0x47a>
  4036dc:	0b33      	lsrs	r3, r6, #12
  4036de:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4036e2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4036e6:	00c3      	lsls	r3, r0, #3
  4036e8:	e680      	b.n	4033ec <_malloc_r+0x44>
  4036ea:	bf00      	nop
  4036ec:	20400448 	.word	0x20400448
  4036f0:	20400bd0 	.word	0x20400bd0
  4036f4:	20400ba0 	.word	0x20400ba0
  4036f8:	20400bc8 	.word	0x20400bc8
  4036fc:	20400bcc 	.word	0x20400bcc
  403700:	20400450 	.word	0x20400450
  403704:	20400850 	.word	0x20400850
  403708:	0a5a      	lsrs	r2, r3, #9
  40370a:	2a04      	cmp	r2, #4
  40370c:	d95b      	bls.n	4037c6 <_malloc_r+0x41e>
  40370e:	2a14      	cmp	r2, #20
  403710:	f200 80ae 	bhi.w	403870 <_malloc_r+0x4c8>
  403714:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403718:	00c9      	lsls	r1, r1, #3
  40371a:	325b      	adds	r2, #91	; 0x5b
  40371c:	eb07 0c01 	add.w	ip, r7, r1
  403720:	5879      	ldr	r1, [r7, r1]
  403722:	f1ac 0c08 	sub.w	ip, ip, #8
  403726:	458c      	cmp	ip, r1
  403728:	f000 8088 	beq.w	40383c <_malloc_r+0x494>
  40372c:	684a      	ldr	r2, [r1, #4]
  40372e:	f022 0203 	bic.w	r2, r2, #3
  403732:	4293      	cmp	r3, r2
  403734:	d273      	bcs.n	40381e <_malloc_r+0x476>
  403736:	6889      	ldr	r1, [r1, #8]
  403738:	458c      	cmp	ip, r1
  40373a:	d1f7      	bne.n	40372c <_malloc_r+0x384>
  40373c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403740:	687b      	ldr	r3, [r7, #4]
  403742:	60e2      	str	r2, [r4, #12]
  403744:	f8c4 c008 	str.w	ip, [r4, #8]
  403748:	6094      	str	r4, [r2, #8]
  40374a:	f8cc 400c 	str.w	r4, [ip, #12]
  40374e:	e68f      	b.n	403470 <_malloc_r+0xc8>
  403750:	19a1      	adds	r1, r4, r6
  403752:	f046 0c01 	orr.w	ip, r6, #1
  403756:	f042 0601 	orr.w	r6, r2, #1
  40375a:	f8c4 c004 	str.w	ip, [r4, #4]
  40375e:	4628      	mov	r0, r5
  403760:	6179      	str	r1, [r7, #20]
  403762:	6139      	str	r1, [r7, #16]
  403764:	f8c1 e00c 	str.w	lr, [r1, #12]
  403768:	f8c1 e008 	str.w	lr, [r1, #8]
  40376c:	604e      	str	r6, [r1, #4]
  40376e:	50e2      	str	r2, [r4, r3]
  403770:	f000 f9b8 	bl	403ae4 <__malloc_unlock>
  403774:	3408      	adds	r4, #8
  403776:	e6dd      	b.n	403534 <_malloc_r+0x18c>
  403778:	687b      	ldr	r3, [r7, #4]
  40377a:	e679      	b.n	403470 <_malloc_r+0xc8>
  40377c:	f108 0801 	add.w	r8, r8, #1
  403780:	f018 0f03 	tst.w	r8, #3
  403784:	f10c 0c08 	add.w	ip, ip, #8
  403788:	f47f ae85 	bne.w	403496 <_malloc_r+0xee>
  40378c:	e02d      	b.n	4037ea <_malloc_r+0x442>
  40378e:	68dc      	ldr	r4, [r3, #12]
  403790:	42a3      	cmp	r3, r4
  403792:	bf08      	it	eq
  403794:	3002      	addeq	r0, #2
  403796:	f43f ae3e 	beq.w	403416 <_malloc_r+0x6e>
  40379a:	e6bb      	b.n	403514 <_malloc_r+0x16c>
  40379c:	4419      	add	r1, r3
  40379e:	461c      	mov	r4, r3
  4037a0:	684a      	ldr	r2, [r1, #4]
  4037a2:	68db      	ldr	r3, [r3, #12]
  4037a4:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4037a8:	f042 0201 	orr.w	r2, r2, #1
  4037ac:	604a      	str	r2, [r1, #4]
  4037ae:	4628      	mov	r0, r5
  4037b0:	60f3      	str	r3, [r6, #12]
  4037b2:	609e      	str	r6, [r3, #8]
  4037b4:	f000 f996 	bl	403ae4 <__malloc_unlock>
  4037b8:	e6bc      	b.n	403534 <_malloc_r+0x18c>
  4037ba:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4037be:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4037c2:	00c3      	lsls	r3, r0, #3
  4037c4:	e612      	b.n	4033ec <_malloc_r+0x44>
  4037c6:	099a      	lsrs	r2, r3, #6
  4037c8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4037cc:	00c9      	lsls	r1, r1, #3
  4037ce:	3238      	adds	r2, #56	; 0x38
  4037d0:	e7a4      	b.n	40371c <_malloc_r+0x374>
  4037d2:	42bc      	cmp	r4, r7
  4037d4:	d054      	beq.n	403880 <_malloc_r+0x4d8>
  4037d6:	68bc      	ldr	r4, [r7, #8]
  4037d8:	6862      	ldr	r2, [r4, #4]
  4037da:	f022 0203 	bic.w	r2, r2, #3
  4037de:	e75d      	b.n	40369c <_malloc_r+0x2f4>
  4037e0:	f859 3908 	ldr.w	r3, [r9], #-8
  4037e4:	4599      	cmp	r9, r3
  4037e6:	f040 8086 	bne.w	4038f6 <_malloc_r+0x54e>
  4037ea:	f010 0f03 	tst.w	r0, #3
  4037ee:	f100 30ff 	add.w	r0, r0, #4294967295
  4037f2:	d1f5      	bne.n	4037e0 <_malloc_r+0x438>
  4037f4:	687b      	ldr	r3, [r7, #4]
  4037f6:	ea23 0304 	bic.w	r3, r3, r4
  4037fa:	607b      	str	r3, [r7, #4]
  4037fc:	0064      	lsls	r4, r4, #1
  4037fe:	429c      	cmp	r4, r3
  403800:	f63f aec7 	bhi.w	403592 <_malloc_r+0x1ea>
  403804:	2c00      	cmp	r4, #0
  403806:	f43f aec4 	beq.w	403592 <_malloc_r+0x1ea>
  40380a:	421c      	tst	r4, r3
  40380c:	4640      	mov	r0, r8
  40380e:	f47f ae3e 	bne.w	40348e <_malloc_r+0xe6>
  403812:	0064      	lsls	r4, r4, #1
  403814:	421c      	tst	r4, r3
  403816:	f100 0004 	add.w	r0, r0, #4
  40381a:	d0fa      	beq.n	403812 <_malloc_r+0x46a>
  40381c:	e637      	b.n	40348e <_malloc_r+0xe6>
  40381e:	468c      	mov	ip, r1
  403820:	e78c      	b.n	40373c <_malloc_r+0x394>
  403822:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403826:	d815      	bhi.n	403854 <_malloc_r+0x4ac>
  403828:	0bf3      	lsrs	r3, r6, #15
  40382a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40382e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403832:	00c3      	lsls	r3, r0, #3
  403834:	e5da      	b.n	4033ec <_malloc_r+0x44>
  403836:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40383a:	e6ed      	b.n	403618 <_malloc_r+0x270>
  40383c:	687b      	ldr	r3, [r7, #4]
  40383e:	1092      	asrs	r2, r2, #2
  403840:	2101      	movs	r1, #1
  403842:	fa01 f202 	lsl.w	r2, r1, r2
  403846:	4313      	orrs	r3, r2
  403848:	607b      	str	r3, [r7, #4]
  40384a:	4662      	mov	r2, ip
  40384c:	e779      	b.n	403742 <_malloc_r+0x39a>
  40384e:	2301      	movs	r3, #1
  403850:	6053      	str	r3, [r2, #4]
  403852:	e729      	b.n	4036a8 <_malloc_r+0x300>
  403854:	f240 5254 	movw	r2, #1364	; 0x554
  403858:	4293      	cmp	r3, r2
  40385a:	d822      	bhi.n	4038a2 <_malloc_r+0x4fa>
  40385c:	0cb3      	lsrs	r3, r6, #18
  40385e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403862:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403866:	00c3      	lsls	r3, r0, #3
  403868:	e5c0      	b.n	4033ec <_malloc_r+0x44>
  40386a:	f103 0b10 	add.w	fp, r3, #16
  40386e:	e6ae      	b.n	4035ce <_malloc_r+0x226>
  403870:	2a54      	cmp	r2, #84	; 0x54
  403872:	d829      	bhi.n	4038c8 <_malloc_r+0x520>
  403874:	0b1a      	lsrs	r2, r3, #12
  403876:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40387a:	00c9      	lsls	r1, r1, #3
  40387c:	326e      	adds	r2, #110	; 0x6e
  40387e:	e74d      	b.n	40371c <_malloc_r+0x374>
  403880:	4b20      	ldr	r3, [pc, #128]	; (403904 <_malloc_r+0x55c>)
  403882:	6819      	ldr	r1, [r3, #0]
  403884:	4459      	add	r1, fp
  403886:	6019      	str	r1, [r3, #0]
  403888:	e6b2      	b.n	4035f0 <_malloc_r+0x248>
  40388a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40388e:	2800      	cmp	r0, #0
  403890:	f47f aeae 	bne.w	4035f0 <_malloc_r+0x248>
  403894:	eb08 030b 	add.w	r3, r8, fp
  403898:	68ba      	ldr	r2, [r7, #8]
  40389a:	f043 0301 	orr.w	r3, r3, #1
  40389e:	6053      	str	r3, [r2, #4]
  4038a0:	e6ee      	b.n	403680 <_malloc_r+0x2d8>
  4038a2:	207f      	movs	r0, #127	; 0x7f
  4038a4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4038a8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4038ac:	e59e      	b.n	4033ec <_malloc_r+0x44>
  4038ae:	f104 0108 	add.w	r1, r4, #8
  4038b2:	4628      	mov	r0, r5
  4038b4:	9300      	str	r3, [sp, #0]
  4038b6:	f001 fc4d 	bl	405154 <_free_r>
  4038ba:	9b00      	ldr	r3, [sp, #0]
  4038bc:	6819      	ldr	r1, [r3, #0]
  4038be:	e6df      	b.n	403680 <_malloc_r+0x2d8>
  4038c0:	2001      	movs	r0, #1
  4038c2:	f04f 0900 	mov.w	r9, #0
  4038c6:	e6bc      	b.n	403642 <_malloc_r+0x29a>
  4038c8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4038cc:	d805      	bhi.n	4038da <_malloc_r+0x532>
  4038ce:	0bda      	lsrs	r2, r3, #15
  4038d0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4038d4:	00c9      	lsls	r1, r1, #3
  4038d6:	3277      	adds	r2, #119	; 0x77
  4038d8:	e720      	b.n	40371c <_malloc_r+0x374>
  4038da:	f240 5154 	movw	r1, #1364	; 0x554
  4038de:	428a      	cmp	r2, r1
  4038e0:	d805      	bhi.n	4038ee <_malloc_r+0x546>
  4038e2:	0c9a      	lsrs	r2, r3, #18
  4038e4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4038e8:	00c9      	lsls	r1, r1, #3
  4038ea:	327c      	adds	r2, #124	; 0x7c
  4038ec:	e716      	b.n	40371c <_malloc_r+0x374>
  4038ee:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4038f2:	227e      	movs	r2, #126	; 0x7e
  4038f4:	e712      	b.n	40371c <_malloc_r+0x374>
  4038f6:	687b      	ldr	r3, [r7, #4]
  4038f8:	e780      	b.n	4037fc <_malloc_r+0x454>
  4038fa:	08f0      	lsrs	r0, r6, #3
  4038fc:	f106 0308 	add.w	r3, r6, #8
  403900:	e600      	b.n	403504 <_malloc_r+0x15c>
  403902:	bf00      	nop
  403904:	20400ba0 	.word	0x20400ba0

00403908 <memcpy>:
  403908:	4684      	mov	ip, r0
  40390a:	ea41 0300 	orr.w	r3, r1, r0
  40390e:	f013 0303 	ands.w	r3, r3, #3
  403912:	d16d      	bne.n	4039f0 <memcpy+0xe8>
  403914:	3a40      	subs	r2, #64	; 0x40
  403916:	d341      	bcc.n	40399c <memcpy+0x94>
  403918:	f851 3b04 	ldr.w	r3, [r1], #4
  40391c:	f840 3b04 	str.w	r3, [r0], #4
  403920:	f851 3b04 	ldr.w	r3, [r1], #4
  403924:	f840 3b04 	str.w	r3, [r0], #4
  403928:	f851 3b04 	ldr.w	r3, [r1], #4
  40392c:	f840 3b04 	str.w	r3, [r0], #4
  403930:	f851 3b04 	ldr.w	r3, [r1], #4
  403934:	f840 3b04 	str.w	r3, [r0], #4
  403938:	f851 3b04 	ldr.w	r3, [r1], #4
  40393c:	f840 3b04 	str.w	r3, [r0], #4
  403940:	f851 3b04 	ldr.w	r3, [r1], #4
  403944:	f840 3b04 	str.w	r3, [r0], #4
  403948:	f851 3b04 	ldr.w	r3, [r1], #4
  40394c:	f840 3b04 	str.w	r3, [r0], #4
  403950:	f851 3b04 	ldr.w	r3, [r1], #4
  403954:	f840 3b04 	str.w	r3, [r0], #4
  403958:	f851 3b04 	ldr.w	r3, [r1], #4
  40395c:	f840 3b04 	str.w	r3, [r0], #4
  403960:	f851 3b04 	ldr.w	r3, [r1], #4
  403964:	f840 3b04 	str.w	r3, [r0], #4
  403968:	f851 3b04 	ldr.w	r3, [r1], #4
  40396c:	f840 3b04 	str.w	r3, [r0], #4
  403970:	f851 3b04 	ldr.w	r3, [r1], #4
  403974:	f840 3b04 	str.w	r3, [r0], #4
  403978:	f851 3b04 	ldr.w	r3, [r1], #4
  40397c:	f840 3b04 	str.w	r3, [r0], #4
  403980:	f851 3b04 	ldr.w	r3, [r1], #4
  403984:	f840 3b04 	str.w	r3, [r0], #4
  403988:	f851 3b04 	ldr.w	r3, [r1], #4
  40398c:	f840 3b04 	str.w	r3, [r0], #4
  403990:	f851 3b04 	ldr.w	r3, [r1], #4
  403994:	f840 3b04 	str.w	r3, [r0], #4
  403998:	3a40      	subs	r2, #64	; 0x40
  40399a:	d2bd      	bcs.n	403918 <memcpy+0x10>
  40399c:	3230      	adds	r2, #48	; 0x30
  40399e:	d311      	bcc.n	4039c4 <memcpy+0xbc>
  4039a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4039a4:	f840 3b04 	str.w	r3, [r0], #4
  4039a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4039ac:	f840 3b04 	str.w	r3, [r0], #4
  4039b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4039b4:	f840 3b04 	str.w	r3, [r0], #4
  4039b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4039bc:	f840 3b04 	str.w	r3, [r0], #4
  4039c0:	3a10      	subs	r2, #16
  4039c2:	d2ed      	bcs.n	4039a0 <memcpy+0x98>
  4039c4:	320c      	adds	r2, #12
  4039c6:	d305      	bcc.n	4039d4 <memcpy+0xcc>
  4039c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4039cc:	f840 3b04 	str.w	r3, [r0], #4
  4039d0:	3a04      	subs	r2, #4
  4039d2:	d2f9      	bcs.n	4039c8 <memcpy+0xc0>
  4039d4:	3204      	adds	r2, #4
  4039d6:	d008      	beq.n	4039ea <memcpy+0xe2>
  4039d8:	07d2      	lsls	r2, r2, #31
  4039da:	bf1c      	itt	ne
  4039dc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4039e0:	f800 3b01 	strbne.w	r3, [r0], #1
  4039e4:	d301      	bcc.n	4039ea <memcpy+0xe2>
  4039e6:	880b      	ldrh	r3, [r1, #0]
  4039e8:	8003      	strh	r3, [r0, #0]
  4039ea:	4660      	mov	r0, ip
  4039ec:	4770      	bx	lr
  4039ee:	bf00      	nop
  4039f0:	2a08      	cmp	r2, #8
  4039f2:	d313      	bcc.n	403a1c <memcpy+0x114>
  4039f4:	078b      	lsls	r3, r1, #30
  4039f6:	d08d      	beq.n	403914 <memcpy+0xc>
  4039f8:	f010 0303 	ands.w	r3, r0, #3
  4039fc:	d08a      	beq.n	403914 <memcpy+0xc>
  4039fe:	f1c3 0304 	rsb	r3, r3, #4
  403a02:	1ad2      	subs	r2, r2, r3
  403a04:	07db      	lsls	r3, r3, #31
  403a06:	bf1c      	itt	ne
  403a08:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403a0c:	f800 3b01 	strbne.w	r3, [r0], #1
  403a10:	d380      	bcc.n	403914 <memcpy+0xc>
  403a12:	f831 3b02 	ldrh.w	r3, [r1], #2
  403a16:	f820 3b02 	strh.w	r3, [r0], #2
  403a1a:	e77b      	b.n	403914 <memcpy+0xc>
  403a1c:	3a04      	subs	r2, #4
  403a1e:	d3d9      	bcc.n	4039d4 <memcpy+0xcc>
  403a20:	3a01      	subs	r2, #1
  403a22:	f811 3b01 	ldrb.w	r3, [r1], #1
  403a26:	f800 3b01 	strb.w	r3, [r0], #1
  403a2a:	d2f9      	bcs.n	403a20 <memcpy+0x118>
  403a2c:	780b      	ldrb	r3, [r1, #0]
  403a2e:	7003      	strb	r3, [r0, #0]
  403a30:	784b      	ldrb	r3, [r1, #1]
  403a32:	7043      	strb	r3, [r0, #1]
  403a34:	788b      	ldrb	r3, [r1, #2]
  403a36:	7083      	strb	r3, [r0, #2]
  403a38:	4660      	mov	r0, ip
  403a3a:	4770      	bx	lr

00403a3c <memset>:
  403a3c:	b470      	push	{r4, r5, r6}
  403a3e:	0786      	lsls	r6, r0, #30
  403a40:	d046      	beq.n	403ad0 <memset+0x94>
  403a42:	1e54      	subs	r4, r2, #1
  403a44:	2a00      	cmp	r2, #0
  403a46:	d041      	beq.n	403acc <memset+0x90>
  403a48:	b2ca      	uxtb	r2, r1
  403a4a:	4603      	mov	r3, r0
  403a4c:	e002      	b.n	403a54 <memset+0x18>
  403a4e:	f114 34ff 	adds.w	r4, r4, #4294967295
  403a52:	d33b      	bcc.n	403acc <memset+0x90>
  403a54:	f803 2b01 	strb.w	r2, [r3], #1
  403a58:	079d      	lsls	r5, r3, #30
  403a5a:	d1f8      	bne.n	403a4e <memset+0x12>
  403a5c:	2c03      	cmp	r4, #3
  403a5e:	d92e      	bls.n	403abe <memset+0x82>
  403a60:	b2cd      	uxtb	r5, r1
  403a62:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403a66:	2c0f      	cmp	r4, #15
  403a68:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403a6c:	d919      	bls.n	403aa2 <memset+0x66>
  403a6e:	f103 0210 	add.w	r2, r3, #16
  403a72:	4626      	mov	r6, r4
  403a74:	3e10      	subs	r6, #16
  403a76:	2e0f      	cmp	r6, #15
  403a78:	f842 5c10 	str.w	r5, [r2, #-16]
  403a7c:	f842 5c0c 	str.w	r5, [r2, #-12]
  403a80:	f842 5c08 	str.w	r5, [r2, #-8]
  403a84:	f842 5c04 	str.w	r5, [r2, #-4]
  403a88:	f102 0210 	add.w	r2, r2, #16
  403a8c:	d8f2      	bhi.n	403a74 <memset+0x38>
  403a8e:	f1a4 0210 	sub.w	r2, r4, #16
  403a92:	f022 020f 	bic.w	r2, r2, #15
  403a96:	f004 040f 	and.w	r4, r4, #15
  403a9a:	3210      	adds	r2, #16
  403a9c:	2c03      	cmp	r4, #3
  403a9e:	4413      	add	r3, r2
  403aa0:	d90d      	bls.n	403abe <memset+0x82>
  403aa2:	461e      	mov	r6, r3
  403aa4:	4622      	mov	r2, r4
  403aa6:	3a04      	subs	r2, #4
  403aa8:	2a03      	cmp	r2, #3
  403aaa:	f846 5b04 	str.w	r5, [r6], #4
  403aae:	d8fa      	bhi.n	403aa6 <memset+0x6a>
  403ab0:	1f22      	subs	r2, r4, #4
  403ab2:	f022 0203 	bic.w	r2, r2, #3
  403ab6:	3204      	adds	r2, #4
  403ab8:	4413      	add	r3, r2
  403aba:	f004 0403 	and.w	r4, r4, #3
  403abe:	b12c      	cbz	r4, 403acc <memset+0x90>
  403ac0:	b2c9      	uxtb	r1, r1
  403ac2:	441c      	add	r4, r3
  403ac4:	f803 1b01 	strb.w	r1, [r3], #1
  403ac8:	429c      	cmp	r4, r3
  403aca:	d1fb      	bne.n	403ac4 <memset+0x88>
  403acc:	bc70      	pop	{r4, r5, r6}
  403ace:	4770      	bx	lr
  403ad0:	4614      	mov	r4, r2
  403ad2:	4603      	mov	r3, r0
  403ad4:	e7c2      	b.n	403a5c <memset+0x20>
  403ad6:	bf00      	nop

00403ad8 <__malloc_lock>:
  403ad8:	4801      	ldr	r0, [pc, #4]	; (403ae0 <__malloc_lock+0x8>)
  403ada:	f001 bdd5 	b.w	405688 <__retarget_lock_acquire_recursive>
  403ade:	bf00      	nop
  403ae0:	20400c38 	.word	0x20400c38

00403ae4 <__malloc_unlock>:
  403ae4:	4801      	ldr	r0, [pc, #4]	; (403aec <__malloc_unlock+0x8>)
  403ae6:	f001 bdd1 	b.w	40568c <__retarget_lock_release_recursive>
  403aea:	bf00      	nop
  403aec:	20400c38 	.word	0x20400c38

00403af0 <_sbrk_r>:
  403af0:	b538      	push	{r3, r4, r5, lr}
  403af2:	4c07      	ldr	r4, [pc, #28]	; (403b10 <_sbrk_r+0x20>)
  403af4:	2300      	movs	r3, #0
  403af6:	4605      	mov	r5, r0
  403af8:	4608      	mov	r0, r1
  403afa:	6023      	str	r3, [r4, #0]
  403afc:	f7fd f90e 	bl	400d1c <_sbrk>
  403b00:	1c43      	adds	r3, r0, #1
  403b02:	d000      	beq.n	403b06 <_sbrk_r+0x16>
  403b04:	bd38      	pop	{r3, r4, r5, pc}
  403b06:	6823      	ldr	r3, [r4, #0]
  403b08:	2b00      	cmp	r3, #0
  403b0a:	d0fb      	beq.n	403b04 <_sbrk_r+0x14>
  403b0c:	602b      	str	r3, [r5, #0]
  403b0e:	bd38      	pop	{r3, r4, r5, pc}
  403b10:	20400c4c 	.word	0x20400c4c

00403b14 <setbuf>:
  403b14:	2900      	cmp	r1, #0
  403b16:	bf0c      	ite	eq
  403b18:	2202      	moveq	r2, #2
  403b1a:	2200      	movne	r2, #0
  403b1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403b20:	f000 b800 	b.w	403b24 <setvbuf>

00403b24 <setvbuf>:
  403b24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403b28:	4c61      	ldr	r4, [pc, #388]	; (403cb0 <setvbuf+0x18c>)
  403b2a:	6825      	ldr	r5, [r4, #0]
  403b2c:	b083      	sub	sp, #12
  403b2e:	4604      	mov	r4, r0
  403b30:	460f      	mov	r7, r1
  403b32:	4690      	mov	r8, r2
  403b34:	461e      	mov	r6, r3
  403b36:	b115      	cbz	r5, 403b3e <setvbuf+0x1a>
  403b38:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403b3a:	2b00      	cmp	r3, #0
  403b3c:	d064      	beq.n	403c08 <setvbuf+0xe4>
  403b3e:	f1b8 0f02 	cmp.w	r8, #2
  403b42:	d006      	beq.n	403b52 <setvbuf+0x2e>
  403b44:	f1b8 0f01 	cmp.w	r8, #1
  403b48:	f200 809f 	bhi.w	403c8a <setvbuf+0x166>
  403b4c:	2e00      	cmp	r6, #0
  403b4e:	f2c0 809c 	blt.w	403c8a <setvbuf+0x166>
  403b52:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403b54:	07d8      	lsls	r0, r3, #31
  403b56:	d534      	bpl.n	403bc2 <setvbuf+0x9e>
  403b58:	4621      	mov	r1, r4
  403b5a:	4628      	mov	r0, r5
  403b5c:	f001 f97c 	bl	404e58 <_fflush_r>
  403b60:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403b62:	b141      	cbz	r1, 403b76 <setvbuf+0x52>
  403b64:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403b68:	4299      	cmp	r1, r3
  403b6a:	d002      	beq.n	403b72 <setvbuf+0x4e>
  403b6c:	4628      	mov	r0, r5
  403b6e:	f001 faf1 	bl	405154 <_free_r>
  403b72:	2300      	movs	r3, #0
  403b74:	6323      	str	r3, [r4, #48]	; 0x30
  403b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b7a:	2200      	movs	r2, #0
  403b7c:	61a2      	str	r2, [r4, #24]
  403b7e:	6062      	str	r2, [r4, #4]
  403b80:	061a      	lsls	r2, r3, #24
  403b82:	d43a      	bmi.n	403bfa <setvbuf+0xd6>
  403b84:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403b88:	f023 0303 	bic.w	r3, r3, #3
  403b8c:	f1b8 0f02 	cmp.w	r8, #2
  403b90:	81a3      	strh	r3, [r4, #12]
  403b92:	d01d      	beq.n	403bd0 <setvbuf+0xac>
  403b94:	ab01      	add	r3, sp, #4
  403b96:	466a      	mov	r2, sp
  403b98:	4621      	mov	r1, r4
  403b9a:	4628      	mov	r0, r5
  403b9c:	f001 fd78 	bl	405690 <__swhatbuf_r>
  403ba0:	89a3      	ldrh	r3, [r4, #12]
  403ba2:	4318      	orrs	r0, r3
  403ba4:	81a0      	strh	r0, [r4, #12]
  403ba6:	2e00      	cmp	r6, #0
  403ba8:	d132      	bne.n	403c10 <setvbuf+0xec>
  403baa:	9e00      	ldr	r6, [sp, #0]
  403bac:	4630      	mov	r0, r6
  403bae:	f7ff fbeb 	bl	403388 <malloc>
  403bb2:	4607      	mov	r7, r0
  403bb4:	2800      	cmp	r0, #0
  403bb6:	d06b      	beq.n	403c90 <setvbuf+0x16c>
  403bb8:	89a3      	ldrh	r3, [r4, #12]
  403bba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403bbe:	81a3      	strh	r3, [r4, #12]
  403bc0:	e028      	b.n	403c14 <setvbuf+0xf0>
  403bc2:	89a3      	ldrh	r3, [r4, #12]
  403bc4:	0599      	lsls	r1, r3, #22
  403bc6:	d4c7      	bmi.n	403b58 <setvbuf+0x34>
  403bc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403bca:	f001 fd5d 	bl	405688 <__retarget_lock_acquire_recursive>
  403bce:	e7c3      	b.n	403b58 <setvbuf+0x34>
  403bd0:	2500      	movs	r5, #0
  403bd2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403bd4:	2600      	movs	r6, #0
  403bd6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403bda:	f043 0302 	orr.w	r3, r3, #2
  403bde:	2001      	movs	r0, #1
  403be0:	60a6      	str	r6, [r4, #8]
  403be2:	07ce      	lsls	r6, r1, #31
  403be4:	81a3      	strh	r3, [r4, #12]
  403be6:	6022      	str	r2, [r4, #0]
  403be8:	6122      	str	r2, [r4, #16]
  403bea:	6160      	str	r0, [r4, #20]
  403bec:	d401      	bmi.n	403bf2 <setvbuf+0xce>
  403bee:	0598      	lsls	r0, r3, #22
  403bf0:	d53e      	bpl.n	403c70 <setvbuf+0x14c>
  403bf2:	4628      	mov	r0, r5
  403bf4:	b003      	add	sp, #12
  403bf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403bfa:	6921      	ldr	r1, [r4, #16]
  403bfc:	4628      	mov	r0, r5
  403bfe:	f001 faa9 	bl	405154 <_free_r>
  403c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403c06:	e7bd      	b.n	403b84 <setvbuf+0x60>
  403c08:	4628      	mov	r0, r5
  403c0a:	f001 f97d 	bl	404f08 <__sinit>
  403c0e:	e796      	b.n	403b3e <setvbuf+0x1a>
  403c10:	2f00      	cmp	r7, #0
  403c12:	d0cb      	beq.n	403bac <setvbuf+0x88>
  403c14:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403c16:	2b00      	cmp	r3, #0
  403c18:	d033      	beq.n	403c82 <setvbuf+0x15e>
  403c1a:	9b00      	ldr	r3, [sp, #0]
  403c1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c20:	6027      	str	r7, [r4, #0]
  403c22:	429e      	cmp	r6, r3
  403c24:	bf1c      	itt	ne
  403c26:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  403c2a:	81a2      	strhne	r2, [r4, #12]
  403c2c:	f1b8 0f01 	cmp.w	r8, #1
  403c30:	bf04      	itt	eq
  403c32:	f042 0201 	orreq.w	r2, r2, #1
  403c36:	81a2      	strheq	r2, [r4, #12]
  403c38:	b292      	uxth	r2, r2
  403c3a:	f012 0308 	ands.w	r3, r2, #8
  403c3e:	6127      	str	r7, [r4, #16]
  403c40:	6166      	str	r6, [r4, #20]
  403c42:	d00e      	beq.n	403c62 <setvbuf+0x13e>
  403c44:	07d1      	lsls	r1, r2, #31
  403c46:	d51a      	bpl.n	403c7e <setvbuf+0x15a>
  403c48:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403c4a:	4276      	negs	r6, r6
  403c4c:	2300      	movs	r3, #0
  403c4e:	f015 0501 	ands.w	r5, r5, #1
  403c52:	61a6      	str	r6, [r4, #24]
  403c54:	60a3      	str	r3, [r4, #8]
  403c56:	d009      	beq.n	403c6c <setvbuf+0x148>
  403c58:	2500      	movs	r5, #0
  403c5a:	4628      	mov	r0, r5
  403c5c:	b003      	add	sp, #12
  403c5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403c62:	60a3      	str	r3, [r4, #8]
  403c64:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403c66:	f015 0501 	ands.w	r5, r5, #1
  403c6a:	d1f5      	bne.n	403c58 <setvbuf+0x134>
  403c6c:	0593      	lsls	r3, r2, #22
  403c6e:	d4c0      	bmi.n	403bf2 <setvbuf+0xce>
  403c70:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403c72:	f001 fd0b 	bl	40568c <__retarget_lock_release_recursive>
  403c76:	4628      	mov	r0, r5
  403c78:	b003      	add	sp, #12
  403c7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403c7e:	60a6      	str	r6, [r4, #8]
  403c80:	e7f0      	b.n	403c64 <setvbuf+0x140>
  403c82:	4628      	mov	r0, r5
  403c84:	f001 f940 	bl	404f08 <__sinit>
  403c88:	e7c7      	b.n	403c1a <setvbuf+0xf6>
  403c8a:	f04f 35ff 	mov.w	r5, #4294967295
  403c8e:	e7b0      	b.n	403bf2 <setvbuf+0xce>
  403c90:	f8dd 9000 	ldr.w	r9, [sp]
  403c94:	45b1      	cmp	r9, r6
  403c96:	d004      	beq.n	403ca2 <setvbuf+0x17e>
  403c98:	4648      	mov	r0, r9
  403c9a:	f7ff fb75 	bl	403388 <malloc>
  403c9e:	4607      	mov	r7, r0
  403ca0:	b920      	cbnz	r0, 403cac <setvbuf+0x188>
  403ca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ca6:	f04f 35ff 	mov.w	r5, #4294967295
  403caa:	e792      	b.n	403bd2 <setvbuf+0xae>
  403cac:	464e      	mov	r6, r9
  403cae:	e783      	b.n	403bb8 <setvbuf+0x94>
  403cb0:	2040001c 	.word	0x2040001c

00403cb4 <strchr>:
  403cb4:	b2c9      	uxtb	r1, r1
  403cb6:	2900      	cmp	r1, #0
  403cb8:	d041      	beq.n	403d3e <strchr+0x8a>
  403cba:	0782      	lsls	r2, r0, #30
  403cbc:	b4f0      	push	{r4, r5, r6, r7}
  403cbe:	d067      	beq.n	403d90 <strchr+0xdc>
  403cc0:	7803      	ldrb	r3, [r0, #0]
  403cc2:	2b00      	cmp	r3, #0
  403cc4:	d068      	beq.n	403d98 <strchr+0xe4>
  403cc6:	4299      	cmp	r1, r3
  403cc8:	d037      	beq.n	403d3a <strchr+0x86>
  403cca:	1c43      	adds	r3, r0, #1
  403ccc:	e004      	b.n	403cd8 <strchr+0x24>
  403cce:	f813 0b01 	ldrb.w	r0, [r3], #1
  403cd2:	b390      	cbz	r0, 403d3a <strchr+0x86>
  403cd4:	4281      	cmp	r1, r0
  403cd6:	d02f      	beq.n	403d38 <strchr+0x84>
  403cd8:	079a      	lsls	r2, r3, #30
  403cda:	461c      	mov	r4, r3
  403cdc:	d1f7      	bne.n	403cce <strchr+0x1a>
  403cde:	6825      	ldr	r5, [r4, #0]
  403ce0:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  403ce4:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  403ce8:	ea83 0605 	eor.w	r6, r3, r5
  403cec:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  403cf0:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  403cf4:	ea20 0006 	bic.w	r0, r0, r6
  403cf8:	ea22 0205 	bic.w	r2, r2, r5
  403cfc:	4302      	orrs	r2, r0
  403cfe:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403d02:	d111      	bne.n	403d28 <strchr+0x74>
  403d04:	4620      	mov	r0, r4
  403d06:	f850 6f04 	ldr.w	r6, [r0, #4]!
  403d0a:	ea83 0706 	eor.w	r7, r3, r6
  403d0e:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  403d12:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  403d16:	ea25 0507 	bic.w	r5, r5, r7
  403d1a:	ea22 0206 	bic.w	r2, r2, r6
  403d1e:	432a      	orrs	r2, r5
  403d20:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403d24:	d0ef      	beq.n	403d06 <strchr+0x52>
  403d26:	4604      	mov	r4, r0
  403d28:	7820      	ldrb	r0, [r4, #0]
  403d2a:	b918      	cbnz	r0, 403d34 <strchr+0x80>
  403d2c:	e005      	b.n	403d3a <strchr+0x86>
  403d2e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  403d32:	b110      	cbz	r0, 403d3a <strchr+0x86>
  403d34:	4281      	cmp	r1, r0
  403d36:	d1fa      	bne.n	403d2e <strchr+0x7a>
  403d38:	4620      	mov	r0, r4
  403d3a:	bcf0      	pop	{r4, r5, r6, r7}
  403d3c:	4770      	bx	lr
  403d3e:	0783      	lsls	r3, r0, #30
  403d40:	d024      	beq.n	403d8c <strchr+0xd8>
  403d42:	7803      	ldrb	r3, [r0, #0]
  403d44:	2b00      	cmp	r3, #0
  403d46:	d0f9      	beq.n	403d3c <strchr+0x88>
  403d48:	1c43      	adds	r3, r0, #1
  403d4a:	e003      	b.n	403d54 <strchr+0xa0>
  403d4c:	7802      	ldrb	r2, [r0, #0]
  403d4e:	3301      	adds	r3, #1
  403d50:	2a00      	cmp	r2, #0
  403d52:	d0f3      	beq.n	403d3c <strchr+0x88>
  403d54:	0799      	lsls	r1, r3, #30
  403d56:	4618      	mov	r0, r3
  403d58:	d1f8      	bne.n	403d4c <strchr+0x98>
  403d5a:	6819      	ldr	r1, [r3, #0]
  403d5c:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  403d60:	ea22 0201 	bic.w	r2, r2, r1
  403d64:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403d68:	d108      	bne.n	403d7c <strchr+0xc8>
  403d6a:	f853 1f04 	ldr.w	r1, [r3, #4]!
  403d6e:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  403d72:	ea22 0201 	bic.w	r2, r2, r1
  403d76:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403d7a:	d0f6      	beq.n	403d6a <strchr+0xb6>
  403d7c:	781a      	ldrb	r2, [r3, #0]
  403d7e:	4618      	mov	r0, r3
  403d80:	b142      	cbz	r2, 403d94 <strchr+0xe0>
  403d82:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  403d86:	2b00      	cmp	r3, #0
  403d88:	d1fb      	bne.n	403d82 <strchr+0xce>
  403d8a:	4770      	bx	lr
  403d8c:	4603      	mov	r3, r0
  403d8e:	e7e4      	b.n	403d5a <strchr+0xa6>
  403d90:	4604      	mov	r4, r0
  403d92:	e7a4      	b.n	403cde <strchr+0x2a>
  403d94:	4618      	mov	r0, r3
  403d96:	4770      	bx	lr
  403d98:	4618      	mov	r0, r3
  403d9a:	e7ce      	b.n	403d3a <strchr+0x86>
	...

00403dc0 <strlen>:
  403dc0:	f890 f000 	pld	[r0]
  403dc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403dc8:	f020 0107 	bic.w	r1, r0, #7
  403dcc:	f06f 0c00 	mvn.w	ip, #0
  403dd0:	f010 0407 	ands.w	r4, r0, #7
  403dd4:	f891 f020 	pld	[r1, #32]
  403dd8:	f040 8049 	bne.w	403e6e <strlen+0xae>
  403ddc:	f04f 0400 	mov.w	r4, #0
  403de0:	f06f 0007 	mvn.w	r0, #7
  403de4:	e9d1 2300 	ldrd	r2, r3, [r1]
  403de8:	f891 f040 	pld	[r1, #64]	; 0x40
  403dec:	f100 0008 	add.w	r0, r0, #8
  403df0:	fa82 f24c 	uadd8	r2, r2, ip
  403df4:	faa4 f28c 	sel	r2, r4, ip
  403df8:	fa83 f34c 	uadd8	r3, r3, ip
  403dfc:	faa2 f38c 	sel	r3, r2, ip
  403e00:	bb4b      	cbnz	r3, 403e56 <strlen+0x96>
  403e02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403e06:	fa82 f24c 	uadd8	r2, r2, ip
  403e0a:	f100 0008 	add.w	r0, r0, #8
  403e0e:	faa4 f28c 	sel	r2, r4, ip
  403e12:	fa83 f34c 	uadd8	r3, r3, ip
  403e16:	faa2 f38c 	sel	r3, r2, ip
  403e1a:	b9e3      	cbnz	r3, 403e56 <strlen+0x96>
  403e1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403e20:	fa82 f24c 	uadd8	r2, r2, ip
  403e24:	f100 0008 	add.w	r0, r0, #8
  403e28:	faa4 f28c 	sel	r2, r4, ip
  403e2c:	fa83 f34c 	uadd8	r3, r3, ip
  403e30:	faa2 f38c 	sel	r3, r2, ip
  403e34:	b97b      	cbnz	r3, 403e56 <strlen+0x96>
  403e36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403e3a:	f101 0120 	add.w	r1, r1, #32
  403e3e:	fa82 f24c 	uadd8	r2, r2, ip
  403e42:	f100 0008 	add.w	r0, r0, #8
  403e46:	faa4 f28c 	sel	r2, r4, ip
  403e4a:	fa83 f34c 	uadd8	r3, r3, ip
  403e4e:	faa2 f38c 	sel	r3, r2, ip
  403e52:	2b00      	cmp	r3, #0
  403e54:	d0c6      	beq.n	403de4 <strlen+0x24>
  403e56:	2a00      	cmp	r2, #0
  403e58:	bf04      	itt	eq
  403e5a:	3004      	addeq	r0, #4
  403e5c:	461a      	moveq	r2, r3
  403e5e:	ba12      	rev	r2, r2
  403e60:	fab2 f282 	clz	r2, r2
  403e64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403e68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403e6c:	4770      	bx	lr
  403e6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  403e72:	f004 0503 	and.w	r5, r4, #3
  403e76:	f1c4 0000 	rsb	r0, r4, #0
  403e7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403e7e:	f014 0f04 	tst.w	r4, #4
  403e82:	f891 f040 	pld	[r1, #64]	; 0x40
  403e86:	fa0c f505 	lsl.w	r5, ip, r5
  403e8a:	ea62 0205 	orn	r2, r2, r5
  403e8e:	bf1c      	itt	ne
  403e90:	ea63 0305 	ornne	r3, r3, r5
  403e94:	4662      	movne	r2, ip
  403e96:	f04f 0400 	mov.w	r4, #0
  403e9a:	e7a9      	b.n	403df0 <strlen+0x30>

00403e9c <__sprint_r.part.0>:
  403e9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ea0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403ea2:	049c      	lsls	r4, r3, #18
  403ea4:	4693      	mov	fp, r2
  403ea6:	d52f      	bpl.n	403f08 <__sprint_r.part.0+0x6c>
  403ea8:	6893      	ldr	r3, [r2, #8]
  403eaa:	6812      	ldr	r2, [r2, #0]
  403eac:	b353      	cbz	r3, 403f04 <__sprint_r.part.0+0x68>
  403eae:	460e      	mov	r6, r1
  403eb0:	4607      	mov	r7, r0
  403eb2:	f102 0908 	add.w	r9, r2, #8
  403eb6:	e919 0420 	ldmdb	r9, {r5, sl}
  403eba:	ea5f 089a 	movs.w	r8, sl, lsr #2
  403ebe:	d017      	beq.n	403ef0 <__sprint_r.part.0+0x54>
  403ec0:	3d04      	subs	r5, #4
  403ec2:	2400      	movs	r4, #0
  403ec4:	e001      	b.n	403eca <__sprint_r.part.0+0x2e>
  403ec6:	45a0      	cmp	r8, r4
  403ec8:	d010      	beq.n	403eec <__sprint_r.part.0+0x50>
  403eca:	4632      	mov	r2, r6
  403ecc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  403ed0:	4638      	mov	r0, r7
  403ed2:	f001 f8bb 	bl	40504c <_fputwc_r>
  403ed6:	1c43      	adds	r3, r0, #1
  403ed8:	f104 0401 	add.w	r4, r4, #1
  403edc:	d1f3      	bne.n	403ec6 <__sprint_r.part.0+0x2a>
  403ede:	2300      	movs	r3, #0
  403ee0:	f8cb 3008 	str.w	r3, [fp, #8]
  403ee4:	f8cb 3004 	str.w	r3, [fp, #4]
  403ee8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403eec:	f8db 3008 	ldr.w	r3, [fp, #8]
  403ef0:	f02a 0a03 	bic.w	sl, sl, #3
  403ef4:	eba3 030a 	sub.w	r3, r3, sl
  403ef8:	f8cb 3008 	str.w	r3, [fp, #8]
  403efc:	f109 0908 	add.w	r9, r9, #8
  403f00:	2b00      	cmp	r3, #0
  403f02:	d1d8      	bne.n	403eb6 <__sprint_r.part.0+0x1a>
  403f04:	2000      	movs	r0, #0
  403f06:	e7ea      	b.n	403ede <__sprint_r.part.0+0x42>
  403f08:	f001 fa0a 	bl	405320 <__sfvwrite_r>
  403f0c:	2300      	movs	r3, #0
  403f0e:	f8cb 3008 	str.w	r3, [fp, #8]
  403f12:	f8cb 3004 	str.w	r3, [fp, #4]
  403f16:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f1a:	bf00      	nop

00403f1c <_vfiprintf_r>:
  403f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f20:	b0ad      	sub	sp, #180	; 0xb4
  403f22:	461d      	mov	r5, r3
  403f24:	468b      	mov	fp, r1
  403f26:	4690      	mov	r8, r2
  403f28:	9307      	str	r3, [sp, #28]
  403f2a:	9006      	str	r0, [sp, #24]
  403f2c:	b118      	cbz	r0, 403f36 <_vfiprintf_r+0x1a>
  403f2e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403f30:	2b00      	cmp	r3, #0
  403f32:	f000 80f3 	beq.w	40411c <_vfiprintf_r+0x200>
  403f36:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403f3a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403f3e:	07df      	lsls	r7, r3, #31
  403f40:	b281      	uxth	r1, r0
  403f42:	d402      	bmi.n	403f4a <_vfiprintf_r+0x2e>
  403f44:	058e      	lsls	r6, r1, #22
  403f46:	f140 80fc 	bpl.w	404142 <_vfiprintf_r+0x226>
  403f4a:	048c      	lsls	r4, r1, #18
  403f4c:	d40a      	bmi.n	403f64 <_vfiprintf_r+0x48>
  403f4e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403f52:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403f56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403f5a:	f8ab 100c 	strh.w	r1, [fp, #12]
  403f5e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  403f62:	b289      	uxth	r1, r1
  403f64:	0708      	lsls	r0, r1, #28
  403f66:	f140 80b3 	bpl.w	4040d0 <_vfiprintf_r+0x1b4>
  403f6a:	f8db 3010 	ldr.w	r3, [fp, #16]
  403f6e:	2b00      	cmp	r3, #0
  403f70:	f000 80ae 	beq.w	4040d0 <_vfiprintf_r+0x1b4>
  403f74:	f001 031a 	and.w	r3, r1, #26
  403f78:	2b0a      	cmp	r3, #10
  403f7a:	f000 80b5 	beq.w	4040e8 <_vfiprintf_r+0x1cc>
  403f7e:	2300      	movs	r3, #0
  403f80:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403f84:	930b      	str	r3, [sp, #44]	; 0x2c
  403f86:	9311      	str	r3, [sp, #68]	; 0x44
  403f88:	9310      	str	r3, [sp, #64]	; 0x40
  403f8a:	9303      	str	r3, [sp, #12]
  403f8c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  403f90:	46ca      	mov	sl, r9
  403f92:	f8cd b010 	str.w	fp, [sp, #16]
  403f96:	f898 3000 	ldrb.w	r3, [r8]
  403f9a:	4644      	mov	r4, r8
  403f9c:	b1fb      	cbz	r3, 403fde <_vfiprintf_r+0xc2>
  403f9e:	2b25      	cmp	r3, #37	; 0x25
  403fa0:	d102      	bne.n	403fa8 <_vfiprintf_r+0x8c>
  403fa2:	e01c      	b.n	403fde <_vfiprintf_r+0xc2>
  403fa4:	2b25      	cmp	r3, #37	; 0x25
  403fa6:	d003      	beq.n	403fb0 <_vfiprintf_r+0x94>
  403fa8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403fac:	2b00      	cmp	r3, #0
  403fae:	d1f9      	bne.n	403fa4 <_vfiprintf_r+0x88>
  403fb0:	eba4 0508 	sub.w	r5, r4, r8
  403fb4:	b19d      	cbz	r5, 403fde <_vfiprintf_r+0xc2>
  403fb6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403fb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403fba:	f8ca 8000 	str.w	r8, [sl]
  403fbe:	3301      	adds	r3, #1
  403fc0:	442a      	add	r2, r5
  403fc2:	2b07      	cmp	r3, #7
  403fc4:	f8ca 5004 	str.w	r5, [sl, #4]
  403fc8:	9211      	str	r2, [sp, #68]	; 0x44
  403fca:	9310      	str	r3, [sp, #64]	; 0x40
  403fcc:	dd7a      	ble.n	4040c4 <_vfiprintf_r+0x1a8>
  403fce:	2a00      	cmp	r2, #0
  403fd0:	f040 84b0 	bne.w	404934 <_vfiprintf_r+0xa18>
  403fd4:	9b03      	ldr	r3, [sp, #12]
  403fd6:	9210      	str	r2, [sp, #64]	; 0x40
  403fd8:	442b      	add	r3, r5
  403fda:	46ca      	mov	sl, r9
  403fdc:	9303      	str	r3, [sp, #12]
  403fde:	7823      	ldrb	r3, [r4, #0]
  403fe0:	2b00      	cmp	r3, #0
  403fe2:	f000 83e0 	beq.w	4047a6 <_vfiprintf_r+0x88a>
  403fe6:	2000      	movs	r0, #0
  403fe8:	f04f 0300 	mov.w	r3, #0
  403fec:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403ff0:	f104 0801 	add.w	r8, r4, #1
  403ff4:	7862      	ldrb	r2, [r4, #1]
  403ff6:	4605      	mov	r5, r0
  403ff8:	4606      	mov	r6, r0
  403ffa:	4603      	mov	r3, r0
  403ffc:	f04f 34ff 	mov.w	r4, #4294967295
  404000:	f108 0801 	add.w	r8, r8, #1
  404004:	f1a2 0120 	sub.w	r1, r2, #32
  404008:	2958      	cmp	r1, #88	; 0x58
  40400a:	f200 82de 	bhi.w	4045ca <_vfiprintf_r+0x6ae>
  40400e:	e8df f011 	tbh	[pc, r1, lsl #1]
  404012:	0221      	.short	0x0221
  404014:	02dc02dc 	.word	0x02dc02dc
  404018:	02dc0229 	.word	0x02dc0229
  40401c:	02dc02dc 	.word	0x02dc02dc
  404020:	02dc02dc 	.word	0x02dc02dc
  404024:	028902dc 	.word	0x028902dc
  404028:	02dc0295 	.word	0x02dc0295
  40402c:	02bd00a2 	.word	0x02bd00a2
  404030:	019f02dc 	.word	0x019f02dc
  404034:	01a401a4 	.word	0x01a401a4
  404038:	01a401a4 	.word	0x01a401a4
  40403c:	01a401a4 	.word	0x01a401a4
  404040:	01a401a4 	.word	0x01a401a4
  404044:	02dc01a4 	.word	0x02dc01a4
  404048:	02dc02dc 	.word	0x02dc02dc
  40404c:	02dc02dc 	.word	0x02dc02dc
  404050:	02dc02dc 	.word	0x02dc02dc
  404054:	02dc02dc 	.word	0x02dc02dc
  404058:	01b202dc 	.word	0x01b202dc
  40405c:	02dc02dc 	.word	0x02dc02dc
  404060:	02dc02dc 	.word	0x02dc02dc
  404064:	02dc02dc 	.word	0x02dc02dc
  404068:	02dc02dc 	.word	0x02dc02dc
  40406c:	02dc02dc 	.word	0x02dc02dc
  404070:	02dc0197 	.word	0x02dc0197
  404074:	02dc02dc 	.word	0x02dc02dc
  404078:	02dc02dc 	.word	0x02dc02dc
  40407c:	02dc019b 	.word	0x02dc019b
  404080:	025302dc 	.word	0x025302dc
  404084:	02dc02dc 	.word	0x02dc02dc
  404088:	02dc02dc 	.word	0x02dc02dc
  40408c:	02dc02dc 	.word	0x02dc02dc
  404090:	02dc02dc 	.word	0x02dc02dc
  404094:	02dc02dc 	.word	0x02dc02dc
  404098:	021b025a 	.word	0x021b025a
  40409c:	02dc02dc 	.word	0x02dc02dc
  4040a0:	026e02dc 	.word	0x026e02dc
  4040a4:	02dc021b 	.word	0x02dc021b
  4040a8:	027302dc 	.word	0x027302dc
  4040ac:	01f502dc 	.word	0x01f502dc
  4040b0:	02090182 	.word	0x02090182
  4040b4:	02dc02d7 	.word	0x02dc02d7
  4040b8:	02dc029a 	.word	0x02dc029a
  4040bc:	02dc00a7 	.word	0x02dc00a7
  4040c0:	022e02dc 	.word	0x022e02dc
  4040c4:	f10a 0a08 	add.w	sl, sl, #8
  4040c8:	9b03      	ldr	r3, [sp, #12]
  4040ca:	442b      	add	r3, r5
  4040cc:	9303      	str	r3, [sp, #12]
  4040ce:	e786      	b.n	403fde <_vfiprintf_r+0xc2>
  4040d0:	4659      	mov	r1, fp
  4040d2:	9806      	ldr	r0, [sp, #24]
  4040d4:	f000 fdac 	bl	404c30 <__swsetup_r>
  4040d8:	bb18      	cbnz	r0, 404122 <_vfiprintf_r+0x206>
  4040da:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4040de:	f001 031a 	and.w	r3, r1, #26
  4040e2:	2b0a      	cmp	r3, #10
  4040e4:	f47f af4b 	bne.w	403f7e <_vfiprintf_r+0x62>
  4040e8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4040ec:	2b00      	cmp	r3, #0
  4040ee:	f6ff af46 	blt.w	403f7e <_vfiprintf_r+0x62>
  4040f2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4040f6:	07db      	lsls	r3, r3, #31
  4040f8:	d405      	bmi.n	404106 <_vfiprintf_r+0x1ea>
  4040fa:	058f      	lsls	r7, r1, #22
  4040fc:	d403      	bmi.n	404106 <_vfiprintf_r+0x1ea>
  4040fe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404102:	f001 fac3 	bl	40568c <__retarget_lock_release_recursive>
  404106:	462b      	mov	r3, r5
  404108:	4642      	mov	r2, r8
  40410a:	4659      	mov	r1, fp
  40410c:	9806      	ldr	r0, [sp, #24]
  40410e:	f000 fd4d 	bl	404bac <__sbprintf>
  404112:	9003      	str	r0, [sp, #12]
  404114:	9803      	ldr	r0, [sp, #12]
  404116:	b02d      	add	sp, #180	; 0xb4
  404118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40411c:	f000 fef4 	bl	404f08 <__sinit>
  404120:	e709      	b.n	403f36 <_vfiprintf_r+0x1a>
  404122:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404126:	07d9      	lsls	r1, r3, #31
  404128:	d404      	bmi.n	404134 <_vfiprintf_r+0x218>
  40412a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40412e:	059a      	lsls	r2, r3, #22
  404130:	f140 84aa 	bpl.w	404a88 <_vfiprintf_r+0xb6c>
  404134:	f04f 33ff 	mov.w	r3, #4294967295
  404138:	9303      	str	r3, [sp, #12]
  40413a:	9803      	ldr	r0, [sp, #12]
  40413c:	b02d      	add	sp, #180	; 0xb4
  40413e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404142:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404146:	f001 fa9f 	bl	405688 <__retarget_lock_acquire_recursive>
  40414a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40414e:	b281      	uxth	r1, r0
  404150:	e6fb      	b.n	403f4a <_vfiprintf_r+0x2e>
  404152:	4276      	negs	r6, r6
  404154:	9207      	str	r2, [sp, #28]
  404156:	f043 0304 	orr.w	r3, r3, #4
  40415a:	f898 2000 	ldrb.w	r2, [r8]
  40415e:	e74f      	b.n	404000 <_vfiprintf_r+0xe4>
  404160:	9608      	str	r6, [sp, #32]
  404162:	069e      	lsls	r6, r3, #26
  404164:	f100 8450 	bmi.w	404a08 <_vfiprintf_r+0xaec>
  404168:	9907      	ldr	r1, [sp, #28]
  40416a:	06dd      	lsls	r5, r3, #27
  40416c:	460a      	mov	r2, r1
  40416e:	f100 83ef 	bmi.w	404950 <_vfiprintf_r+0xa34>
  404172:	0658      	lsls	r0, r3, #25
  404174:	f140 83ec 	bpl.w	404950 <_vfiprintf_r+0xa34>
  404178:	880e      	ldrh	r6, [r1, #0]
  40417a:	3104      	adds	r1, #4
  40417c:	2700      	movs	r7, #0
  40417e:	2201      	movs	r2, #1
  404180:	9107      	str	r1, [sp, #28]
  404182:	f04f 0100 	mov.w	r1, #0
  404186:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40418a:	2500      	movs	r5, #0
  40418c:	1c61      	adds	r1, r4, #1
  40418e:	f000 8116 	beq.w	4043be <_vfiprintf_r+0x4a2>
  404192:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404196:	9102      	str	r1, [sp, #8]
  404198:	ea56 0107 	orrs.w	r1, r6, r7
  40419c:	f040 8114 	bne.w	4043c8 <_vfiprintf_r+0x4ac>
  4041a0:	2c00      	cmp	r4, #0
  4041a2:	f040 835c 	bne.w	40485e <_vfiprintf_r+0x942>
  4041a6:	2a00      	cmp	r2, #0
  4041a8:	f040 83b7 	bne.w	40491a <_vfiprintf_r+0x9fe>
  4041ac:	f013 0301 	ands.w	r3, r3, #1
  4041b0:	9305      	str	r3, [sp, #20]
  4041b2:	f000 8457 	beq.w	404a64 <_vfiprintf_r+0xb48>
  4041b6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4041ba:	2330      	movs	r3, #48	; 0x30
  4041bc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4041c0:	9b05      	ldr	r3, [sp, #20]
  4041c2:	42a3      	cmp	r3, r4
  4041c4:	bfb8      	it	lt
  4041c6:	4623      	movlt	r3, r4
  4041c8:	9301      	str	r3, [sp, #4]
  4041ca:	b10d      	cbz	r5, 4041d0 <_vfiprintf_r+0x2b4>
  4041cc:	3301      	adds	r3, #1
  4041ce:	9301      	str	r3, [sp, #4]
  4041d0:	9b02      	ldr	r3, [sp, #8]
  4041d2:	f013 0302 	ands.w	r3, r3, #2
  4041d6:	9309      	str	r3, [sp, #36]	; 0x24
  4041d8:	d002      	beq.n	4041e0 <_vfiprintf_r+0x2c4>
  4041da:	9b01      	ldr	r3, [sp, #4]
  4041dc:	3302      	adds	r3, #2
  4041de:	9301      	str	r3, [sp, #4]
  4041e0:	9b02      	ldr	r3, [sp, #8]
  4041e2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4041e6:	930a      	str	r3, [sp, #40]	; 0x28
  4041e8:	f040 8217 	bne.w	40461a <_vfiprintf_r+0x6fe>
  4041ec:	9b08      	ldr	r3, [sp, #32]
  4041ee:	9a01      	ldr	r2, [sp, #4]
  4041f0:	1a9d      	subs	r5, r3, r2
  4041f2:	2d00      	cmp	r5, #0
  4041f4:	f340 8211 	ble.w	40461a <_vfiprintf_r+0x6fe>
  4041f8:	2d10      	cmp	r5, #16
  4041fa:	f340 8490 	ble.w	404b1e <_vfiprintf_r+0xc02>
  4041fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404200:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404202:	4ec4      	ldr	r6, [pc, #784]	; (404514 <_vfiprintf_r+0x5f8>)
  404204:	46d6      	mov	lr, sl
  404206:	2710      	movs	r7, #16
  404208:	46a2      	mov	sl, r4
  40420a:	4619      	mov	r1, r3
  40420c:	9c06      	ldr	r4, [sp, #24]
  40420e:	e007      	b.n	404220 <_vfiprintf_r+0x304>
  404210:	f101 0c02 	add.w	ip, r1, #2
  404214:	f10e 0e08 	add.w	lr, lr, #8
  404218:	4601      	mov	r1, r0
  40421a:	3d10      	subs	r5, #16
  40421c:	2d10      	cmp	r5, #16
  40421e:	dd11      	ble.n	404244 <_vfiprintf_r+0x328>
  404220:	1c48      	adds	r0, r1, #1
  404222:	3210      	adds	r2, #16
  404224:	2807      	cmp	r0, #7
  404226:	9211      	str	r2, [sp, #68]	; 0x44
  404228:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40422c:	9010      	str	r0, [sp, #64]	; 0x40
  40422e:	ddef      	ble.n	404210 <_vfiprintf_r+0x2f4>
  404230:	2a00      	cmp	r2, #0
  404232:	f040 81e4 	bne.w	4045fe <_vfiprintf_r+0x6e2>
  404236:	3d10      	subs	r5, #16
  404238:	2d10      	cmp	r5, #16
  40423a:	4611      	mov	r1, r2
  40423c:	f04f 0c01 	mov.w	ip, #1
  404240:	46ce      	mov	lr, r9
  404242:	dced      	bgt.n	404220 <_vfiprintf_r+0x304>
  404244:	4654      	mov	r4, sl
  404246:	4661      	mov	r1, ip
  404248:	46f2      	mov	sl, lr
  40424a:	442a      	add	r2, r5
  40424c:	2907      	cmp	r1, #7
  40424e:	9211      	str	r2, [sp, #68]	; 0x44
  404250:	f8ca 6000 	str.w	r6, [sl]
  404254:	f8ca 5004 	str.w	r5, [sl, #4]
  404258:	9110      	str	r1, [sp, #64]	; 0x40
  40425a:	f300 82ec 	bgt.w	404836 <_vfiprintf_r+0x91a>
  40425e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404262:	f10a 0a08 	add.w	sl, sl, #8
  404266:	1c48      	adds	r0, r1, #1
  404268:	2d00      	cmp	r5, #0
  40426a:	f040 81de 	bne.w	40462a <_vfiprintf_r+0x70e>
  40426e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404270:	2b00      	cmp	r3, #0
  404272:	f000 81f8 	beq.w	404666 <_vfiprintf_r+0x74a>
  404276:	3202      	adds	r2, #2
  404278:	a90e      	add	r1, sp, #56	; 0x38
  40427a:	2302      	movs	r3, #2
  40427c:	2807      	cmp	r0, #7
  40427e:	9211      	str	r2, [sp, #68]	; 0x44
  404280:	9010      	str	r0, [sp, #64]	; 0x40
  404282:	e88a 000a 	stmia.w	sl, {r1, r3}
  404286:	f340 81ea 	ble.w	40465e <_vfiprintf_r+0x742>
  40428a:	2a00      	cmp	r2, #0
  40428c:	f040 838c 	bne.w	4049a8 <_vfiprintf_r+0xa8c>
  404290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404292:	2b80      	cmp	r3, #128	; 0x80
  404294:	f04f 0001 	mov.w	r0, #1
  404298:	4611      	mov	r1, r2
  40429a:	46ca      	mov	sl, r9
  40429c:	f040 81e7 	bne.w	40466e <_vfiprintf_r+0x752>
  4042a0:	9b08      	ldr	r3, [sp, #32]
  4042a2:	9d01      	ldr	r5, [sp, #4]
  4042a4:	1b5e      	subs	r6, r3, r5
  4042a6:	2e00      	cmp	r6, #0
  4042a8:	f340 81e1 	ble.w	40466e <_vfiprintf_r+0x752>
  4042ac:	2e10      	cmp	r6, #16
  4042ae:	4d9a      	ldr	r5, [pc, #616]	; (404518 <_vfiprintf_r+0x5fc>)
  4042b0:	f340 8450 	ble.w	404b54 <_vfiprintf_r+0xc38>
  4042b4:	46d4      	mov	ip, sl
  4042b6:	2710      	movs	r7, #16
  4042b8:	46a2      	mov	sl, r4
  4042ba:	9c06      	ldr	r4, [sp, #24]
  4042bc:	e007      	b.n	4042ce <_vfiprintf_r+0x3b2>
  4042be:	f101 0e02 	add.w	lr, r1, #2
  4042c2:	f10c 0c08 	add.w	ip, ip, #8
  4042c6:	4601      	mov	r1, r0
  4042c8:	3e10      	subs	r6, #16
  4042ca:	2e10      	cmp	r6, #16
  4042cc:	dd11      	ble.n	4042f2 <_vfiprintf_r+0x3d6>
  4042ce:	1c48      	adds	r0, r1, #1
  4042d0:	3210      	adds	r2, #16
  4042d2:	2807      	cmp	r0, #7
  4042d4:	9211      	str	r2, [sp, #68]	; 0x44
  4042d6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4042da:	9010      	str	r0, [sp, #64]	; 0x40
  4042dc:	ddef      	ble.n	4042be <_vfiprintf_r+0x3a2>
  4042de:	2a00      	cmp	r2, #0
  4042e0:	f040 829d 	bne.w	40481e <_vfiprintf_r+0x902>
  4042e4:	3e10      	subs	r6, #16
  4042e6:	2e10      	cmp	r6, #16
  4042e8:	f04f 0e01 	mov.w	lr, #1
  4042ec:	4611      	mov	r1, r2
  4042ee:	46cc      	mov	ip, r9
  4042f0:	dced      	bgt.n	4042ce <_vfiprintf_r+0x3b2>
  4042f2:	4654      	mov	r4, sl
  4042f4:	46e2      	mov	sl, ip
  4042f6:	4432      	add	r2, r6
  4042f8:	f1be 0f07 	cmp.w	lr, #7
  4042fc:	9211      	str	r2, [sp, #68]	; 0x44
  4042fe:	e88a 0060 	stmia.w	sl, {r5, r6}
  404302:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404306:	f300 8369 	bgt.w	4049dc <_vfiprintf_r+0xac0>
  40430a:	f10a 0a08 	add.w	sl, sl, #8
  40430e:	f10e 0001 	add.w	r0, lr, #1
  404312:	4671      	mov	r1, lr
  404314:	e1ab      	b.n	40466e <_vfiprintf_r+0x752>
  404316:	9608      	str	r6, [sp, #32]
  404318:	f013 0220 	ands.w	r2, r3, #32
  40431c:	f040 838c 	bne.w	404a38 <_vfiprintf_r+0xb1c>
  404320:	f013 0110 	ands.w	r1, r3, #16
  404324:	f040 831a 	bne.w	40495c <_vfiprintf_r+0xa40>
  404328:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40432c:	f000 8316 	beq.w	40495c <_vfiprintf_r+0xa40>
  404330:	9807      	ldr	r0, [sp, #28]
  404332:	460a      	mov	r2, r1
  404334:	4601      	mov	r1, r0
  404336:	3104      	adds	r1, #4
  404338:	8806      	ldrh	r6, [r0, #0]
  40433a:	9107      	str	r1, [sp, #28]
  40433c:	2700      	movs	r7, #0
  40433e:	e720      	b.n	404182 <_vfiprintf_r+0x266>
  404340:	9608      	str	r6, [sp, #32]
  404342:	f043 0310 	orr.w	r3, r3, #16
  404346:	e7e7      	b.n	404318 <_vfiprintf_r+0x3fc>
  404348:	9608      	str	r6, [sp, #32]
  40434a:	f043 0310 	orr.w	r3, r3, #16
  40434e:	e708      	b.n	404162 <_vfiprintf_r+0x246>
  404350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404354:	f898 2000 	ldrb.w	r2, [r8]
  404358:	e652      	b.n	404000 <_vfiprintf_r+0xe4>
  40435a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40435e:	2600      	movs	r6, #0
  404360:	f818 2b01 	ldrb.w	r2, [r8], #1
  404364:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404368:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40436c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404370:	2909      	cmp	r1, #9
  404372:	d9f5      	bls.n	404360 <_vfiprintf_r+0x444>
  404374:	e646      	b.n	404004 <_vfiprintf_r+0xe8>
  404376:	9608      	str	r6, [sp, #32]
  404378:	2800      	cmp	r0, #0
  40437a:	f040 8408 	bne.w	404b8e <_vfiprintf_r+0xc72>
  40437e:	f043 0310 	orr.w	r3, r3, #16
  404382:	069e      	lsls	r6, r3, #26
  404384:	f100 834c 	bmi.w	404a20 <_vfiprintf_r+0xb04>
  404388:	06dd      	lsls	r5, r3, #27
  40438a:	f100 82f3 	bmi.w	404974 <_vfiprintf_r+0xa58>
  40438e:	0658      	lsls	r0, r3, #25
  404390:	f140 82f0 	bpl.w	404974 <_vfiprintf_r+0xa58>
  404394:	9d07      	ldr	r5, [sp, #28]
  404396:	f9b5 6000 	ldrsh.w	r6, [r5]
  40439a:	462a      	mov	r2, r5
  40439c:	17f7      	asrs	r7, r6, #31
  40439e:	3204      	adds	r2, #4
  4043a0:	4630      	mov	r0, r6
  4043a2:	4639      	mov	r1, r7
  4043a4:	9207      	str	r2, [sp, #28]
  4043a6:	2800      	cmp	r0, #0
  4043a8:	f171 0200 	sbcs.w	r2, r1, #0
  4043ac:	f2c0 835d 	blt.w	404a6a <_vfiprintf_r+0xb4e>
  4043b0:	1c61      	adds	r1, r4, #1
  4043b2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4043b6:	f04f 0201 	mov.w	r2, #1
  4043ba:	f47f aeea 	bne.w	404192 <_vfiprintf_r+0x276>
  4043be:	ea56 0107 	orrs.w	r1, r6, r7
  4043c2:	f000 824d 	beq.w	404860 <_vfiprintf_r+0x944>
  4043c6:	9302      	str	r3, [sp, #8]
  4043c8:	2a01      	cmp	r2, #1
  4043ca:	f000 828c 	beq.w	4048e6 <_vfiprintf_r+0x9ca>
  4043ce:	2a02      	cmp	r2, #2
  4043d0:	f040 825c 	bne.w	40488c <_vfiprintf_r+0x970>
  4043d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4043d6:	46cb      	mov	fp, r9
  4043d8:	0933      	lsrs	r3, r6, #4
  4043da:	f006 010f 	and.w	r1, r6, #15
  4043de:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4043e2:	093a      	lsrs	r2, r7, #4
  4043e4:	461e      	mov	r6, r3
  4043e6:	4617      	mov	r7, r2
  4043e8:	5c43      	ldrb	r3, [r0, r1]
  4043ea:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4043ee:	ea56 0307 	orrs.w	r3, r6, r7
  4043f2:	d1f1      	bne.n	4043d8 <_vfiprintf_r+0x4bc>
  4043f4:	eba9 030b 	sub.w	r3, r9, fp
  4043f8:	9305      	str	r3, [sp, #20]
  4043fa:	e6e1      	b.n	4041c0 <_vfiprintf_r+0x2a4>
  4043fc:	2800      	cmp	r0, #0
  4043fe:	f040 83c0 	bne.w	404b82 <_vfiprintf_r+0xc66>
  404402:	0699      	lsls	r1, r3, #26
  404404:	f100 8367 	bmi.w	404ad6 <_vfiprintf_r+0xbba>
  404408:	06da      	lsls	r2, r3, #27
  40440a:	f100 80f1 	bmi.w	4045f0 <_vfiprintf_r+0x6d4>
  40440e:	065b      	lsls	r3, r3, #25
  404410:	f140 80ee 	bpl.w	4045f0 <_vfiprintf_r+0x6d4>
  404414:	9a07      	ldr	r2, [sp, #28]
  404416:	6813      	ldr	r3, [r2, #0]
  404418:	3204      	adds	r2, #4
  40441a:	9207      	str	r2, [sp, #28]
  40441c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404420:	801a      	strh	r2, [r3, #0]
  404422:	e5b8      	b.n	403f96 <_vfiprintf_r+0x7a>
  404424:	9807      	ldr	r0, [sp, #28]
  404426:	4a3d      	ldr	r2, [pc, #244]	; (40451c <_vfiprintf_r+0x600>)
  404428:	9608      	str	r6, [sp, #32]
  40442a:	920b      	str	r2, [sp, #44]	; 0x2c
  40442c:	6806      	ldr	r6, [r0, #0]
  40442e:	2278      	movs	r2, #120	; 0x78
  404430:	2130      	movs	r1, #48	; 0x30
  404432:	3004      	adds	r0, #4
  404434:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404438:	f043 0302 	orr.w	r3, r3, #2
  40443c:	9007      	str	r0, [sp, #28]
  40443e:	2700      	movs	r7, #0
  404440:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404444:	2202      	movs	r2, #2
  404446:	e69c      	b.n	404182 <_vfiprintf_r+0x266>
  404448:	9608      	str	r6, [sp, #32]
  40444a:	2800      	cmp	r0, #0
  40444c:	d099      	beq.n	404382 <_vfiprintf_r+0x466>
  40444e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404452:	e796      	b.n	404382 <_vfiprintf_r+0x466>
  404454:	f898 2000 	ldrb.w	r2, [r8]
  404458:	2d00      	cmp	r5, #0
  40445a:	f47f add1 	bne.w	404000 <_vfiprintf_r+0xe4>
  40445e:	2001      	movs	r0, #1
  404460:	2520      	movs	r5, #32
  404462:	e5cd      	b.n	404000 <_vfiprintf_r+0xe4>
  404464:	f043 0301 	orr.w	r3, r3, #1
  404468:	f898 2000 	ldrb.w	r2, [r8]
  40446c:	e5c8      	b.n	404000 <_vfiprintf_r+0xe4>
  40446e:	9608      	str	r6, [sp, #32]
  404470:	2800      	cmp	r0, #0
  404472:	f040 8393 	bne.w	404b9c <_vfiprintf_r+0xc80>
  404476:	4929      	ldr	r1, [pc, #164]	; (40451c <_vfiprintf_r+0x600>)
  404478:	910b      	str	r1, [sp, #44]	; 0x2c
  40447a:	069f      	lsls	r7, r3, #26
  40447c:	f100 82e8 	bmi.w	404a50 <_vfiprintf_r+0xb34>
  404480:	9807      	ldr	r0, [sp, #28]
  404482:	06de      	lsls	r6, r3, #27
  404484:	4601      	mov	r1, r0
  404486:	f100 8270 	bmi.w	40496a <_vfiprintf_r+0xa4e>
  40448a:	065d      	lsls	r5, r3, #25
  40448c:	f140 826d 	bpl.w	40496a <_vfiprintf_r+0xa4e>
  404490:	3104      	adds	r1, #4
  404492:	8806      	ldrh	r6, [r0, #0]
  404494:	9107      	str	r1, [sp, #28]
  404496:	2700      	movs	r7, #0
  404498:	07d8      	lsls	r0, r3, #31
  40449a:	f140 8222 	bpl.w	4048e2 <_vfiprintf_r+0x9c6>
  40449e:	ea56 0107 	orrs.w	r1, r6, r7
  4044a2:	f000 821e 	beq.w	4048e2 <_vfiprintf_r+0x9c6>
  4044a6:	2130      	movs	r1, #48	; 0x30
  4044a8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4044ac:	f043 0302 	orr.w	r3, r3, #2
  4044b0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4044b4:	2202      	movs	r2, #2
  4044b6:	e664      	b.n	404182 <_vfiprintf_r+0x266>
  4044b8:	9608      	str	r6, [sp, #32]
  4044ba:	2800      	cmp	r0, #0
  4044bc:	f040 836b 	bne.w	404b96 <_vfiprintf_r+0xc7a>
  4044c0:	4917      	ldr	r1, [pc, #92]	; (404520 <_vfiprintf_r+0x604>)
  4044c2:	910b      	str	r1, [sp, #44]	; 0x2c
  4044c4:	e7d9      	b.n	40447a <_vfiprintf_r+0x55e>
  4044c6:	9907      	ldr	r1, [sp, #28]
  4044c8:	9608      	str	r6, [sp, #32]
  4044ca:	680a      	ldr	r2, [r1, #0]
  4044cc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4044d0:	f04f 0000 	mov.w	r0, #0
  4044d4:	460a      	mov	r2, r1
  4044d6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4044da:	3204      	adds	r2, #4
  4044dc:	2001      	movs	r0, #1
  4044de:	9001      	str	r0, [sp, #4]
  4044e0:	9207      	str	r2, [sp, #28]
  4044e2:	9005      	str	r0, [sp, #20]
  4044e4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4044e8:	9302      	str	r3, [sp, #8]
  4044ea:	2400      	movs	r4, #0
  4044ec:	e670      	b.n	4041d0 <_vfiprintf_r+0x2b4>
  4044ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4044f2:	f898 2000 	ldrb.w	r2, [r8]
  4044f6:	e583      	b.n	404000 <_vfiprintf_r+0xe4>
  4044f8:	f898 2000 	ldrb.w	r2, [r8]
  4044fc:	2a6c      	cmp	r2, #108	; 0x6c
  4044fe:	bf03      	ittte	eq
  404500:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404504:	f043 0320 	orreq.w	r3, r3, #32
  404508:	f108 0801 	addeq.w	r8, r8, #1
  40450c:	f043 0310 	orrne.w	r3, r3, #16
  404510:	e576      	b.n	404000 <_vfiprintf_r+0xe4>
  404512:	bf00      	nop
  404514:	00406498 	.word	0x00406498
  404518:	004064a8 	.word	0x004064a8
  40451c:	0040647c 	.word	0x0040647c
  404520:	00406468 	.word	0x00406468
  404524:	9907      	ldr	r1, [sp, #28]
  404526:	680e      	ldr	r6, [r1, #0]
  404528:	460a      	mov	r2, r1
  40452a:	2e00      	cmp	r6, #0
  40452c:	f102 0204 	add.w	r2, r2, #4
  404530:	f6ff ae0f 	blt.w	404152 <_vfiprintf_r+0x236>
  404534:	9207      	str	r2, [sp, #28]
  404536:	f898 2000 	ldrb.w	r2, [r8]
  40453a:	e561      	b.n	404000 <_vfiprintf_r+0xe4>
  40453c:	f898 2000 	ldrb.w	r2, [r8]
  404540:	2001      	movs	r0, #1
  404542:	252b      	movs	r5, #43	; 0x2b
  404544:	e55c      	b.n	404000 <_vfiprintf_r+0xe4>
  404546:	9907      	ldr	r1, [sp, #28]
  404548:	9608      	str	r6, [sp, #32]
  40454a:	f8d1 b000 	ldr.w	fp, [r1]
  40454e:	f04f 0200 	mov.w	r2, #0
  404552:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404556:	1d0e      	adds	r6, r1, #4
  404558:	f1bb 0f00 	cmp.w	fp, #0
  40455c:	f000 82e5 	beq.w	404b2a <_vfiprintf_r+0xc0e>
  404560:	1c67      	adds	r7, r4, #1
  404562:	f000 82c4 	beq.w	404aee <_vfiprintf_r+0xbd2>
  404566:	4622      	mov	r2, r4
  404568:	2100      	movs	r1, #0
  40456a:	4658      	mov	r0, fp
  40456c:	9301      	str	r3, [sp, #4]
  40456e:	f001 f91f 	bl	4057b0 <memchr>
  404572:	9b01      	ldr	r3, [sp, #4]
  404574:	2800      	cmp	r0, #0
  404576:	f000 82e5 	beq.w	404b44 <_vfiprintf_r+0xc28>
  40457a:	eba0 020b 	sub.w	r2, r0, fp
  40457e:	9205      	str	r2, [sp, #20]
  404580:	9607      	str	r6, [sp, #28]
  404582:	9302      	str	r3, [sp, #8]
  404584:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404588:	2400      	movs	r4, #0
  40458a:	e619      	b.n	4041c0 <_vfiprintf_r+0x2a4>
  40458c:	f898 2000 	ldrb.w	r2, [r8]
  404590:	2a2a      	cmp	r2, #42	; 0x2a
  404592:	f108 0701 	add.w	r7, r8, #1
  404596:	f000 82e9 	beq.w	404b6c <_vfiprintf_r+0xc50>
  40459a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40459e:	2909      	cmp	r1, #9
  4045a0:	46b8      	mov	r8, r7
  4045a2:	f04f 0400 	mov.w	r4, #0
  4045a6:	f63f ad2d 	bhi.w	404004 <_vfiprintf_r+0xe8>
  4045aa:	f818 2b01 	ldrb.w	r2, [r8], #1
  4045ae:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4045b2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4045b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4045ba:	2909      	cmp	r1, #9
  4045bc:	d9f5      	bls.n	4045aa <_vfiprintf_r+0x68e>
  4045be:	e521      	b.n	404004 <_vfiprintf_r+0xe8>
  4045c0:	f043 0320 	orr.w	r3, r3, #32
  4045c4:	f898 2000 	ldrb.w	r2, [r8]
  4045c8:	e51a      	b.n	404000 <_vfiprintf_r+0xe4>
  4045ca:	9608      	str	r6, [sp, #32]
  4045cc:	2800      	cmp	r0, #0
  4045ce:	f040 82db 	bne.w	404b88 <_vfiprintf_r+0xc6c>
  4045d2:	2a00      	cmp	r2, #0
  4045d4:	f000 80e7 	beq.w	4047a6 <_vfiprintf_r+0x88a>
  4045d8:	2101      	movs	r1, #1
  4045da:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4045de:	f04f 0200 	mov.w	r2, #0
  4045e2:	9101      	str	r1, [sp, #4]
  4045e4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4045e8:	9105      	str	r1, [sp, #20]
  4045ea:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4045ee:	e77b      	b.n	4044e8 <_vfiprintf_r+0x5cc>
  4045f0:	9a07      	ldr	r2, [sp, #28]
  4045f2:	6813      	ldr	r3, [r2, #0]
  4045f4:	3204      	adds	r2, #4
  4045f6:	9207      	str	r2, [sp, #28]
  4045f8:	9a03      	ldr	r2, [sp, #12]
  4045fa:	601a      	str	r2, [r3, #0]
  4045fc:	e4cb      	b.n	403f96 <_vfiprintf_r+0x7a>
  4045fe:	aa0f      	add	r2, sp, #60	; 0x3c
  404600:	9904      	ldr	r1, [sp, #16]
  404602:	4620      	mov	r0, r4
  404604:	f7ff fc4a 	bl	403e9c <__sprint_r.part.0>
  404608:	2800      	cmp	r0, #0
  40460a:	f040 8139 	bne.w	404880 <_vfiprintf_r+0x964>
  40460e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404610:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404612:	f101 0c01 	add.w	ip, r1, #1
  404616:	46ce      	mov	lr, r9
  404618:	e5ff      	b.n	40421a <_vfiprintf_r+0x2fe>
  40461a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40461c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40461e:	1c48      	adds	r0, r1, #1
  404620:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404624:	2d00      	cmp	r5, #0
  404626:	f43f ae22 	beq.w	40426e <_vfiprintf_r+0x352>
  40462a:	3201      	adds	r2, #1
  40462c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  404630:	2101      	movs	r1, #1
  404632:	2807      	cmp	r0, #7
  404634:	9211      	str	r2, [sp, #68]	; 0x44
  404636:	9010      	str	r0, [sp, #64]	; 0x40
  404638:	f8ca 5000 	str.w	r5, [sl]
  40463c:	f8ca 1004 	str.w	r1, [sl, #4]
  404640:	f340 8108 	ble.w	404854 <_vfiprintf_r+0x938>
  404644:	2a00      	cmp	r2, #0
  404646:	f040 81bc 	bne.w	4049c2 <_vfiprintf_r+0xaa6>
  40464a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40464c:	2b00      	cmp	r3, #0
  40464e:	f43f ae1f 	beq.w	404290 <_vfiprintf_r+0x374>
  404652:	ab0e      	add	r3, sp, #56	; 0x38
  404654:	2202      	movs	r2, #2
  404656:	4608      	mov	r0, r1
  404658:	931c      	str	r3, [sp, #112]	; 0x70
  40465a:	921d      	str	r2, [sp, #116]	; 0x74
  40465c:	46ca      	mov	sl, r9
  40465e:	4601      	mov	r1, r0
  404660:	f10a 0a08 	add.w	sl, sl, #8
  404664:	3001      	adds	r0, #1
  404666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404668:	2b80      	cmp	r3, #128	; 0x80
  40466a:	f43f ae19 	beq.w	4042a0 <_vfiprintf_r+0x384>
  40466e:	9b05      	ldr	r3, [sp, #20]
  404670:	1ae4      	subs	r4, r4, r3
  404672:	2c00      	cmp	r4, #0
  404674:	dd2e      	ble.n	4046d4 <_vfiprintf_r+0x7b8>
  404676:	2c10      	cmp	r4, #16
  404678:	4db3      	ldr	r5, [pc, #716]	; (404948 <_vfiprintf_r+0xa2c>)
  40467a:	dd1e      	ble.n	4046ba <_vfiprintf_r+0x79e>
  40467c:	46d6      	mov	lr, sl
  40467e:	2610      	movs	r6, #16
  404680:	9f06      	ldr	r7, [sp, #24]
  404682:	f8dd a010 	ldr.w	sl, [sp, #16]
  404686:	e006      	b.n	404696 <_vfiprintf_r+0x77a>
  404688:	1c88      	adds	r0, r1, #2
  40468a:	f10e 0e08 	add.w	lr, lr, #8
  40468e:	4619      	mov	r1, r3
  404690:	3c10      	subs	r4, #16
  404692:	2c10      	cmp	r4, #16
  404694:	dd10      	ble.n	4046b8 <_vfiprintf_r+0x79c>
  404696:	1c4b      	adds	r3, r1, #1
  404698:	3210      	adds	r2, #16
  40469a:	2b07      	cmp	r3, #7
  40469c:	9211      	str	r2, [sp, #68]	; 0x44
  40469e:	e88e 0060 	stmia.w	lr, {r5, r6}
  4046a2:	9310      	str	r3, [sp, #64]	; 0x40
  4046a4:	ddf0      	ble.n	404688 <_vfiprintf_r+0x76c>
  4046a6:	2a00      	cmp	r2, #0
  4046a8:	d165      	bne.n	404776 <_vfiprintf_r+0x85a>
  4046aa:	3c10      	subs	r4, #16
  4046ac:	2c10      	cmp	r4, #16
  4046ae:	f04f 0001 	mov.w	r0, #1
  4046b2:	4611      	mov	r1, r2
  4046b4:	46ce      	mov	lr, r9
  4046b6:	dcee      	bgt.n	404696 <_vfiprintf_r+0x77a>
  4046b8:	46f2      	mov	sl, lr
  4046ba:	4422      	add	r2, r4
  4046bc:	2807      	cmp	r0, #7
  4046be:	9211      	str	r2, [sp, #68]	; 0x44
  4046c0:	f8ca 5000 	str.w	r5, [sl]
  4046c4:	f8ca 4004 	str.w	r4, [sl, #4]
  4046c8:	9010      	str	r0, [sp, #64]	; 0x40
  4046ca:	f300 8085 	bgt.w	4047d8 <_vfiprintf_r+0x8bc>
  4046ce:	f10a 0a08 	add.w	sl, sl, #8
  4046d2:	3001      	adds	r0, #1
  4046d4:	9905      	ldr	r1, [sp, #20]
  4046d6:	f8ca b000 	str.w	fp, [sl]
  4046da:	440a      	add	r2, r1
  4046dc:	2807      	cmp	r0, #7
  4046de:	9211      	str	r2, [sp, #68]	; 0x44
  4046e0:	f8ca 1004 	str.w	r1, [sl, #4]
  4046e4:	9010      	str	r0, [sp, #64]	; 0x40
  4046e6:	f340 8082 	ble.w	4047ee <_vfiprintf_r+0x8d2>
  4046ea:	2a00      	cmp	r2, #0
  4046ec:	f040 8118 	bne.w	404920 <_vfiprintf_r+0xa04>
  4046f0:	9b02      	ldr	r3, [sp, #8]
  4046f2:	9210      	str	r2, [sp, #64]	; 0x40
  4046f4:	0758      	lsls	r0, r3, #29
  4046f6:	d535      	bpl.n	404764 <_vfiprintf_r+0x848>
  4046f8:	9b08      	ldr	r3, [sp, #32]
  4046fa:	9901      	ldr	r1, [sp, #4]
  4046fc:	1a5c      	subs	r4, r3, r1
  4046fe:	2c00      	cmp	r4, #0
  404700:	f340 80e7 	ble.w	4048d2 <_vfiprintf_r+0x9b6>
  404704:	46ca      	mov	sl, r9
  404706:	2c10      	cmp	r4, #16
  404708:	f340 8218 	ble.w	404b3c <_vfiprintf_r+0xc20>
  40470c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40470e:	4e8f      	ldr	r6, [pc, #572]	; (40494c <_vfiprintf_r+0xa30>)
  404710:	9f06      	ldr	r7, [sp, #24]
  404712:	f8dd b010 	ldr.w	fp, [sp, #16]
  404716:	2510      	movs	r5, #16
  404718:	e006      	b.n	404728 <_vfiprintf_r+0x80c>
  40471a:	1c88      	adds	r0, r1, #2
  40471c:	f10a 0a08 	add.w	sl, sl, #8
  404720:	4619      	mov	r1, r3
  404722:	3c10      	subs	r4, #16
  404724:	2c10      	cmp	r4, #16
  404726:	dd11      	ble.n	40474c <_vfiprintf_r+0x830>
  404728:	1c4b      	adds	r3, r1, #1
  40472a:	3210      	adds	r2, #16
  40472c:	2b07      	cmp	r3, #7
  40472e:	9211      	str	r2, [sp, #68]	; 0x44
  404730:	f8ca 6000 	str.w	r6, [sl]
  404734:	f8ca 5004 	str.w	r5, [sl, #4]
  404738:	9310      	str	r3, [sp, #64]	; 0x40
  40473a:	ddee      	ble.n	40471a <_vfiprintf_r+0x7fe>
  40473c:	bb42      	cbnz	r2, 404790 <_vfiprintf_r+0x874>
  40473e:	3c10      	subs	r4, #16
  404740:	2c10      	cmp	r4, #16
  404742:	f04f 0001 	mov.w	r0, #1
  404746:	4611      	mov	r1, r2
  404748:	46ca      	mov	sl, r9
  40474a:	dced      	bgt.n	404728 <_vfiprintf_r+0x80c>
  40474c:	4422      	add	r2, r4
  40474e:	2807      	cmp	r0, #7
  404750:	9211      	str	r2, [sp, #68]	; 0x44
  404752:	f8ca 6000 	str.w	r6, [sl]
  404756:	f8ca 4004 	str.w	r4, [sl, #4]
  40475a:	9010      	str	r0, [sp, #64]	; 0x40
  40475c:	dd51      	ble.n	404802 <_vfiprintf_r+0x8e6>
  40475e:	2a00      	cmp	r2, #0
  404760:	f040 819b 	bne.w	404a9a <_vfiprintf_r+0xb7e>
  404764:	9b03      	ldr	r3, [sp, #12]
  404766:	9a08      	ldr	r2, [sp, #32]
  404768:	9901      	ldr	r1, [sp, #4]
  40476a:	428a      	cmp	r2, r1
  40476c:	bfac      	ite	ge
  40476e:	189b      	addge	r3, r3, r2
  404770:	185b      	addlt	r3, r3, r1
  404772:	9303      	str	r3, [sp, #12]
  404774:	e04e      	b.n	404814 <_vfiprintf_r+0x8f8>
  404776:	aa0f      	add	r2, sp, #60	; 0x3c
  404778:	4651      	mov	r1, sl
  40477a:	4638      	mov	r0, r7
  40477c:	f7ff fb8e 	bl	403e9c <__sprint_r.part.0>
  404780:	2800      	cmp	r0, #0
  404782:	f040 813f 	bne.w	404a04 <_vfiprintf_r+0xae8>
  404786:	9910      	ldr	r1, [sp, #64]	; 0x40
  404788:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40478a:	1c48      	adds	r0, r1, #1
  40478c:	46ce      	mov	lr, r9
  40478e:	e77f      	b.n	404690 <_vfiprintf_r+0x774>
  404790:	aa0f      	add	r2, sp, #60	; 0x3c
  404792:	4659      	mov	r1, fp
  404794:	4638      	mov	r0, r7
  404796:	f7ff fb81 	bl	403e9c <__sprint_r.part.0>
  40479a:	b960      	cbnz	r0, 4047b6 <_vfiprintf_r+0x89a>
  40479c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40479e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4047a0:	1c48      	adds	r0, r1, #1
  4047a2:	46ca      	mov	sl, r9
  4047a4:	e7bd      	b.n	404722 <_vfiprintf_r+0x806>
  4047a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4047a8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4047ac:	2b00      	cmp	r3, #0
  4047ae:	f040 81d4 	bne.w	404b5a <_vfiprintf_r+0xc3e>
  4047b2:	2300      	movs	r3, #0
  4047b4:	9310      	str	r3, [sp, #64]	; 0x40
  4047b6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4047ba:	f013 0f01 	tst.w	r3, #1
  4047be:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4047c2:	d102      	bne.n	4047ca <_vfiprintf_r+0x8ae>
  4047c4:	059a      	lsls	r2, r3, #22
  4047c6:	f140 80de 	bpl.w	404986 <_vfiprintf_r+0xa6a>
  4047ca:	065b      	lsls	r3, r3, #25
  4047cc:	f53f acb2 	bmi.w	404134 <_vfiprintf_r+0x218>
  4047d0:	9803      	ldr	r0, [sp, #12]
  4047d2:	b02d      	add	sp, #180	; 0xb4
  4047d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047d8:	2a00      	cmp	r2, #0
  4047da:	f040 8106 	bne.w	4049ea <_vfiprintf_r+0xace>
  4047de:	9a05      	ldr	r2, [sp, #20]
  4047e0:	921d      	str	r2, [sp, #116]	; 0x74
  4047e2:	2301      	movs	r3, #1
  4047e4:	9211      	str	r2, [sp, #68]	; 0x44
  4047e6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4047ea:	9310      	str	r3, [sp, #64]	; 0x40
  4047ec:	46ca      	mov	sl, r9
  4047ee:	f10a 0a08 	add.w	sl, sl, #8
  4047f2:	9b02      	ldr	r3, [sp, #8]
  4047f4:	0759      	lsls	r1, r3, #29
  4047f6:	d504      	bpl.n	404802 <_vfiprintf_r+0x8e6>
  4047f8:	9b08      	ldr	r3, [sp, #32]
  4047fa:	9901      	ldr	r1, [sp, #4]
  4047fc:	1a5c      	subs	r4, r3, r1
  4047fe:	2c00      	cmp	r4, #0
  404800:	dc81      	bgt.n	404706 <_vfiprintf_r+0x7ea>
  404802:	9b03      	ldr	r3, [sp, #12]
  404804:	9908      	ldr	r1, [sp, #32]
  404806:	9801      	ldr	r0, [sp, #4]
  404808:	4281      	cmp	r1, r0
  40480a:	bfac      	ite	ge
  40480c:	185b      	addge	r3, r3, r1
  40480e:	181b      	addlt	r3, r3, r0
  404810:	9303      	str	r3, [sp, #12]
  404812:	bb72      	cbnz	r2, 404872 <_vfiprintf_r+0x956>
  404814:	2300      	movs	r3, #0
  404816:	9310      	str	r3, [sp, #64]	; 0x40
  404818:	46ca      	mov	sl, r9
  40481a:	f7ff bbbc 	b.w	403f96 <_vfiprintf_r+0x7a>
  40481e:	aa0f      	add	r2, sp, #60	; 0x3c
  404820:	9904      	ldr	r1, [sp, #16]
  404822:	4620      	mov	r0, r4
  404824:	f7ff fb3a 	bl	403e9c <__sprint_r.part.0>
  404828:	bb50      	cbnz	r0, 404880 <_vfiprintf_r+0x964>
  40482a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40482c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40482e:	f101 0e01 	add.w	lr, r1, #1
  404832:	46cc      	mov	ip, r9
  404834:	e548      	b.n	4042c8 <_vfiprintf_r+0x3ac>
  404836:	2a00      	cmp	r2, #0
  404838:	f040 8140 	bne.w	404abc <_vfiprintf_r+0xba0>
  40483c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404840:	2900      	cmp	r1, #0
  404842:	f000 811b 	beq.w	404a7c <_vfiprintf_r+0xb60>
  404846:	2201      	movs	r2, #1
  404848:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40484c:	4610      	mov	r0, r2
  40484e:	921d      	str	r2, [sp, #116]	; 0x74
  404850:	911c      	str	r1, [sp, #112]	; 0x70
  404852:	46ca      	mov	sl, r9
  404854:	4601      	mov	r1, r0
  404856:	f10a 0a08 	add.w	sl, sl, #8
  40485a:	3001      	adds	r0, #1
  40485c:	e507      	b.n	40426e <_vfiprintf_r+0x352>
  40485e:	9b02      	ldr	r3, [sp, #8]
  404860:	2a01      	cmp	r2, #1
  404862:	f000 8098 	beq.w	404996 <_vfiprintf_r+0xa7a>
  404866:	2a02      	cmp	r2, #2
  404868:	d10d      	bne.n	404886 <_vfiprintf_r+0x96a>
  40486a:	9302      	str	r3, [sp, #8]
  40486c:	2600      	movs	r6, #0
  40486e:	2700      	movs	r7, #0
  404870:	e5b0      	b.n	4043d4 <_vfiprintf_r+0x4b8>
  404872:	aa0f      	add	r2, sp, #60	; 0x3c
  404874:	9904      	ldr	r1, [sp, #16]
  404876:	9806      	ldr	r0, [sp, #24]
  404878:	f7ff fb10 	bl	403e9c <__sprint_r.part.0>
  40487c:	2800      	cmp	r0, #0
  40487e:	d0c9      	beq.n	404814 <_vfiprintf_r+0x8f8>
  404880:	f8dd b010 	ldr.w	fp, [sp, #16]
  404884:	e797      	b.n	4047b6 <_vfiprintf_r+0x89a>
  404886:	9302      	str	r3, [sp, #8]
  404888:	2600      	movs	r6, #0
  40488a:	2700      	movs	r7, #0
  40488c:	4649      	mov	r1, r9
  40488e:	e000      	b.n	404892 <_vfiprintf_r+0x976>
  404890:	4659      	mov	r1, fp
  404892:	08f2      	lsrs	r2, r6, #3
  404894:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404898:	08f8      	lsrs	r0, r7, #3
  40489a:	f006 0307 	and.w	r3, r6, #7
  40489e:	4607      	mov	r7, r0
  4048a0:	4616      	mov	r6, r2
  4048a2:	3330      	adds	r3, #48	; 0x30
  4048a4:	ea56 0207 	orrs.w	r2, r6, r7
  4048a8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4048ac:	f101 3bff 	add.w	fp, r1, #4294967295
  4048b0:	d1ee      	bne.n	404890 <_vfiprintf_r+0x974>
  4048b2:	9a02      	ldr	r2, [sp, #8]
  4048b4:	07d6      	lsls	r6, r2, #31
  4048b6:	f57f ad9d 	bpl.w	4043f4 <_vfiprintf_r+0x4d8>
  4048ba:	2b30      	cmp	r3, #48	; 0x30
  4048bc:	f43f ad9a 	beq.w	4043f4 <_vfiprintf_r+0x4d8>
  4048c0:	3902      	subs	r1, #2
  4048c2:	2330      	movs	r3, #48	; 0x30
  4048c4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4048c8:	eba9 0301 	sub.w	r3, r9, r1
  4048cc:	9305      	str	r3, [sp, #20]
  4048ce:	468b      	mov	fp, r1
  4048d0:	e476      	b.n	4041c0 <_vfiprintf_r+0x2a4>
  4048d2:	9b03      	ldr	r3, [sp, #12]
  4048d4:	9a08      	ldr	r2, [sp, #32]
  4048d6:	428a      	cmp	r2, r1
  4048d8:	bfac      	ite	ge
  4048da:	189b      	addge	r3, r3, r2
  4048dc:	185b      	addlt	r3, r3, r1
  4048de:	9303      	str	r3, [sp, #12]
  4048e0:	e798      	b.n	404814 <_vfiprintf_r+0x8f8>
  4048e2:	2202      	movs	r2, #2
  4048e4:	e44d      	b.n	404182 <_vfiprintf_r+0x266>
  4048e6:	2f00      	cmp	r7, #0
  4048e8:	bf08      	it	eq
  4048ea:	2e0a      	cmpeq	r6, #10
  4048ec:	d352      	bcc.n	404994 <_vfiprintf_r+0xa78>
  4048ee:	46cb      	mov	fp, r9
  4048f0:	4630      	mov	r0, r6
  4048f2:	4639      	mov	r1, r7
  4048f4:	220a      	movs	r2, #10
  4048f6:	2300      	movs	r3, #0
  4048f8:	f001 fbc6 	bl	406088 <__aeabi_uldivmod>
  4048fc:	3230      	adds	r2, #48	; 0x30
  4048fe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404902:	4630      	mov	r0, r6
  404904:	4639      	mov	r1, r7
  404906:	2300      	movs	r3, #0
  404908:	220a      	movs	r2, #10
  40490a:	f001 fbbd 	bl	406088 <__aeabi_uldivmod>
  40490e:	4606      	mov	r6, r0
  404910:	460f      	mov	r7, r1
  404912:	ea56 0307 	orrs.w	r3, r6, r7
  404916:	d1eb      	bne.n	4048f0 <_vfiprintf_r+0x9d4>
  404918:	e56c      	b.n	4043f4 <_vfiprintf_r+0x4d8>
  40491a:	9405      	str	r4, [sp, #20]
  40491c:	46cb      	mov	fp, r9
  40491e:	e44f      	b.n	4041c0 <_vfiprintf_r+0x2a4>
  404920:	aa0f      	add	r2, sp, #60	; 0x3c
  404922:	9904      	ldr	r1, [sp, #16]
  404924:	9806      	ldr	r0, [sp, #24]
  404926:	f7ff fab9 	bl	403e9c <__sprint_r.part.0>
  40492a:	2800      	cmp	r0, #0
  40492c:	d1a8      	bne.n	404880 <_vfiprintf_r+0x964>
  40492e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404930:	46ca      	mov	sl, r9
  404932:	e75e      	b.n	4047f2 <_vfiprintf_r+0x8d6>
  404934:	aa0f      	add	r2, sp, #60	; 0x3c
  404936:	9904      	ldr	r1, [sp, #16]
  404938:	9806      	ldr	r0, [sp, #24]
  40493a:	f7ff faaf 	bl	403e9c <__sprint_r.part.0>
  40493e:	2800      	cmp	r0, #0
  404940:	d19e      	bne.n	404880 <_vfiprintf_r+0x964>
  404942:	46ca      	mov	sl, r9
  404944:	f7ff bbc0 	b.w	4040c8 <_vfiprintf_r+0x1ac>
  404948:	004064a8 	.word	0x004064a8
  40494c:	00406498 	.word	0x00406498
  404950:	3104      	adds	r1, #4
  404952:	6816      	ldr	r6, [r2, #0]
  404954:	9107      	str	r1, [sp, #28]
  404956:	2201      	movs	r2, #1
  404958:	2700      	movs	r7, #0
  40495a:	e412      	b.n	404182 <_vfiprintf_r+0x266>
  40495c:	9807      	ldr	r0, [sp, #28]
  40495e:	4601      	mov	r1, r0
  404960:	3104      	adds	r1, #4
  404962:	6806      	ldr	r6, [r0, #0]
  404964:	9107      	str	r1, [sp, #28]
  404966:	2700      	movs	r7, #0
  404968:	e40b      	b.n	404182 <_vfiprintf_r+0x266>
  40496a:	680e      	ldr	r6, [r1, #0]
  40496c:	3104      	adds	r1, #4
  40496e:	9107      	str	r1, [sp, #28]
  404970:	2700      	movs	r7, #0
  404972:	e591      	b.n	404498 <_vfiprintf_r+0x57c>
  404974:	9907      	ldr	r1, [sp, #28]
  404976:	680e      	ldr	r6, [r1, #0]
  404978:	460a      	mov	r2, r1
  40497a:	17f7      	asrs	r7, r6, #31
  40497c:	3204      	adds	r2, #4
  40497e:	9207      	str	r2, [sp, #28]
  404980:	4630      	mov	r0, r6
  404982:	4639      	mov	r1, r7
  404984:	e50f      	b.n	4043a6 <_vfiprintf_r+0x48a>
  404986:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40498a:	f000 fe7f 	bl	40568c <__retarget_lock_release_recursive>
  40498e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404992:	e71a      	b.n	4047ca <_vfiprintf_r+0x8ae>
  404994:	9b02      	ldr	r3, [sp, #8]
  404996:	9302      	str	r3, [sp, #8]
  404998:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40499c:	3630      	adds	r6, #48	; 0x30
  40499e:	2301      	movs	r3, #1
  4049a0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4049a4:	9305      	str	r3, [sp, #20]
  4049a6:	e40b      	b.n	4041c0 <_vfiprintf_r+0x2a4>
  4049a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4049aa:	9904      	ldr	r1, [sp, #16]
  4049ac:	9806      	ldr	r0, [sp, #24]
  4049ae:	f7ff fa75 	bl	403e9c <__sprint_r.part.0>
  4049b2:	2800      	cmp	r0, #0
  4049b4:	f47f af64 	bne.w	404880 <_vfiprintf_r+0x964>
  4049b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049bc:	1c48      	adds	r0, r1, #1
  4049be:	46ca      	mov	sl, r9
  4049c0:	e651      	b.n	404666 <_vfiprintf_r+0x74a>
  4049c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4049c4:	9904      	ldr	r1, [sp, #16]
  4049c6:	9806      	ldr	r0, [sp, #24]
  4049c8:	f7ff fa68 	bl	403e9c <__sprint_r.part.0>
  4049cc:	2800      	cmp	r0, #0
  4049ce:	f47f af57 	bne.w	404880 <_vfiprintf_r+0x964>
  4049d2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049d6:	1c48      	adds	r0, r1, #1
  4049d8:	46ca      	mov	sl, r9
  4049da:	e448      	b.n	40426e <_vfiprintf_r+0x352>
  4049dc:	2a00      	cmp	r2, #0
  4049de:	f040 8091 	bne.w	404b04 <_vfiprintf_r+0xbe8>
  4049e2:	2001      	movs	r0, #1
  4049e4:	4611      	mov	r1, r2
  4049e6:	46ca      	mov	sl, r9
  4049e8:	e641      	b.n	40466e <_vfiprintf_r+0x752>
  4049ea:	aa0f      	add	r2, sp, #60	; 0x3c
  4049ec:	9904      	ldr	r1, [sp, #16]
  4049ee:	9806      	ldr	r0, [sp, #24]
  4049f0:	f7ff fa54 	bl	403e9c <__sprint_r.part.0>
  4049f4:	2800      	cmp	r0, #0
  4049f6:	f47f af43 	bne.w	404880 <_vfiprintf_r+0x964>
  4049fa:	9810      	ldr	r0, [sp, #64]	; 0x40
  4049fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049fe:	3001      	adds	r0, #1
  404a00:	46ca      	mov	sl, r9
  404a02:	e667      	b.n	4046d4 <_vfiprintf_r+0x7b8>
  404a04:	46d3      	mov	fp, sl
  404a06:	e6d6      	b.n	4047b6 <_vfiprintf_r+0x89a>
  404a08:	9e07      	ldr	r6, [sp, #28]
  404a0a:	3607      	adds	r6, #7
  404a0c:	f026 0207 	bic.w	r2, r6, #7
  404a10:	f102 0108 	add.w	r1, r2, #8
  404a14:	e9d2 6700 	ldrd	r6, r7, [r2]
  404a18:	9107      	str	r1, [sp, #28]
  404a1a:	2201      	movs	r2, #1
  404a1c:	f7ff bbb1 	b.w	404182 <_vfiprintf_r+0x266>
  404a20:	9e07      	ldr	r6, [sp, #28]
  404a22:	3607      	adds	r6, #7
  404a24:	f026 0607 	bic.w	r6, r6, #7
  404a28:	e9d6 0100 	ldrd	r0, r1, [r6]
  404a2c:	f106 0208 	add.w	r2, r6, #8
  404a30:	9207      	str	r2, [sp, #28]
  404a32:	4606      	mov	r6, r0
  404a34:	460f      	mov	r7, r1
  404a36:	e4b6      	b.n	4043a6 <_vfiprintf_r+0x48a>
  404a38:	9e07      	ldr	r6, [sp, #28]
  404a3a:	3607      	adds	r6, #7
  404a3c:	f026 0207 	bic.w	r2, r6, #7
  404a40:	f102 0108 	add.w	r1, r2, #8
  404a44:	e9d2 6700 	ldrd	r6, r7, [r2]
  404a48:	9107      	str	r1, [sp, #28]
  404a4a:	2200      	movs	r2, #0
  404a4c:	f7ff bb99 	b.w	404182 <_vfiprintf_r+0x266>
  404a50:	9e07      	ldr	r6, [sp, #28]
  404a52:	3607      	adds	r6, #7
  404a54:	f026 0107 	bic.w	r1, r6, #7
  404a58:	f101 0008 	add.w	r0, r1, #8
  404a5c:	9007      	str	r0, [sp, #28]
  404a5e:	e9d1 6700 	ldrd	r6, r7, [r1]
  404a62:	e519      	b.n	404498 <_vfiprintf_r+0x57c>
  404a64:	46cb      	mov	fp, r9
  404a66:	f7ff bbab 	b.w	4041c0 <_vfiprintf_r+0x2a4>
  404a6a:	252d      	movs	r5, #45	; 0x2d
  404a6c:	4276      	negs	r6, r6
  404a6e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  404a72:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404a76:	2201      	movs	r2, #1
  404a78:	f7ff bb88 	b.w	40418c <_vfiprintf_r+0x270>
  404a7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404a7e:	b9b3      	cbnz	r3, 404aae <_vfiprintf_r+0xb92>
  404a80:	4611      	mov	r1, r2
  404a82:	2001      	movs	r0, #1
  404a84:	46ca      	mov	sl, r9
  404a86:	e5f2      	b.n	40466e <_vfiprintf_r+0x752>
  404a88:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404a8c:	f000 fdfe 	bl	40568c <__retarget_lock_release_recursive>
  404a90:	f04f 33ff 	mov.w	r3, #4294967295
  404a94:	9303      	str	r3, [sp, #12]
  404a96:	f7ff bb50 	b.w	40413a <_vfiprintf_r+0x21e>
  404a9a:	aa0f      	add	r2, sp, #60	; 0x3c
  404a9c:	9904      	ldr	r1, [sp, #16]
  404a9e:	9806      	ldr	r0, [sp, #24]
  404aa0:	f7ff f9fc 	bl	403e9c <__sprint_r.part.0>
  404aa4:	2800      	cmp	r0, #0
  404aa6:	f47f aeeb 	bne.w	404880 <_vfiprintf_r+0x964>
  404aaa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404aac:	e6a9      	b.n	404802 <_vfiprintf_r+0x8e6>
  404aae:	ab0e      	add	r3, sp, #56	; 0x38
  404ab0:	2202      	movs	r2, #2
  404ab2:	931c      	str	r3, [sp, #112]	; 0x70
  404ab4:	921d      	str	r2, [sp, #116]	; 0x74
  404ab6:	2001      	movs	r0, #1
  404ab8:	46ca      	mov	sl, r9
  404aba:	e5d0      	b.n	40465e <_vfiprintf_r+0x742>
  404abc:	aa0f      	add	r2, sp, #60	; 0x3c
  404abe:	9904      	ldr	r1, [sp, #16]
  404ac0:	9806      	ldr	r0, [sp, #24]
  404ac2:	f7ff f9eb 	bl	403e9c <__sprint_r.part.0>
  404ac6:	2800      	cmp	r0, #0
  404ac8:	f47f aeda 	bne.w	404880 <_vfiprintf_r+0x964>
  404acc:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ace:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ad0:	1c48      	adds	r0, r1, #1
  404ad2:	46ca      	mov	sl, r9
  404ad4:	e5a4      	b.n	404620 <_vfiprintf_r+0x704>
  404ad6:	9a07      	ldr	r2, [sp, #28]
  404ad8:	9903      	ldr	r1, [sp, #12]
  404ada:	6813      	ldr	r3, [r2, #0]
  404adc:	17cd      	asrs	r5, r1, #31
  404ade:	4608      	mov	r0, r1
  404ae0:	3204      	adds	r2, #4
  404ae2:	4629      	mov	r1, r5
  404ae4:	9207      	str	r2, [sp, #28]
  404ae6:	e9c3 0100 	strd	r0, r1, [r3]
  404aea:	f7ff ba54 	b.w	403f96 <_vfiprintf_r+0x7a>
  404aee:	4658      	mov	r0, fp
  404af0:	9607      	str	r6, [sp, #28]
  404af2:	9302      	str	r3, [sp, #8]
  404af4:	f7ff f964 	bl	403dc0 <strlen>
  404af8:	2400      	movs	r4, #0
  404afa:	9005      	str	r0, [sp, #20]
  404afc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404b00:	f7ff bb5e 	b.w	4041c0 <_vfiprintf_r+0x2a4>
  404b04:	aa0f      	add	r2, sp, #60	; 0x3c
  404b06:	9904      	ldr	r1, [sp, #16]
  404b08:	9806      	ldr	r0, [sp, #24]
  404b0a:	f7ff f9c7 	bl	403e9c <__sprint_r.part.0>
  404b0e:	2800      	cmp	r0, #0
  404b10:	f47f aeb6 	bne.w	404880 <_vfiprintf_r+0x964>
  404b14:	9910      	ldr	r1, [sp, #64]	; 0x40
  404b16:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b18:	1c48      	adds	r0, r1, #1
  404b1a:	46ca      	mov	sl, r9
  404b1c:	e5a7      	b.n	40466e <_vfiprintf_r+0x752>
  404b1e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404b20:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b22:	4e20      	ldr	r6, [pc, #128]	; (404ba4 <_vfiprintf_r+0xc88>)
  404b24:	3101      	adds	r1, #1
  404b26:	f7ff bb90 	b.w	40424a <_vfiprintf_r+0x32e>
  404b2a:	2c06      	cmp	r4, #6
  404b2c:	bf28      	it	cs
  404b2e:	2406      	movcs	r4, #6
  404b30:	9405      	str	r4, [sp, #20]
  404b32:	9607      	str	r6, [sp, #28]
  404b34:	9401      	str	r4, [sp, #4]
  404b36:	f8df b070 	ldr.w	fp, [pc, #112]	; 404ba8 <_vfiprintf_r+0xc8c>
  404b3a:	e4d5      	b.n	4044e8 <_vfiprintf_r+0x5cc>
  404b3c:	9810      	ldr	r0, [sp, #64]	; 0x40
  404b3e:	4e19      	ldr	r6, [pc, #100]	; (404ba4 <_vfiprintf_r+0xc88>)
  404b40:	3001      	adds	r0, #1
  404b42:	e603      	b.n	40474c <_vfiprintf_r+0x830>
  404b44:	9405      	str	r4, [sp, #20]
  404b46:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404b4a:	9607      	str	r6, [sp, #28]
  404b4c:	9302      	str	r3, [sp, #8]
  404b4e:	4604      	mov	r4, r0
  404b50:	f7ff bb36 	b.w	4041c0 <_vfiprintf_r+0x2a4>
  404b54:	4686      	mov	lr, r0
  404b56:	f7ff bbce 	b.w	4042f6 <_vfiprintf_r+0x3da>
  404b5a:	9806      	ldr	r0, [sp, #24]
  404b5c:	aa0f      	add	r2, sp, #60	; 0x3c
  404b5e:	4659      	mov	r1, fp
  404b60:	f7ff f99c 	bl	403e9c <__sprint_r.part.0>
  404b64:	2800      	cmp	r0, #0
  404b66:	f43f ae24 	beq.w	4047b2 <_vfiprintf_r+0x896>
  404b6a:	e624      	b.n	4047b6 <_vfiprintf_r+0x89a>
  404b6c:	9907      	ldr	r1, [sp, #28]
  404b6e:	f898 2001 	ldrb.w	r2, [r8, #1]
  404b72:	680c      	ldr	r4, [r1, #0]
  404b74:	3104      	adds	r1, #4
  404b76:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  404b7a:	46b8      	mov	r8, r7
  404b7c:	9107      	str	r1, [sp, #28]
  404b7e:	f7ff ba3f 	b.w	404000 <_vfiprintf_r+0xe4>
  404b82:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404b86:	e43c      	b.n	404402 <_vfiprintf_r+0x4e6>
  404b88:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404b8c:	e521      	b.n	4045d2 <_vfiprintf_r+0x6b6>
  404b8e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404b92:	f7ff bbf4 	b.w	40437e <_vfiprintf_r+0x462>
  404b96:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404b9a:	e491      	b.n	4044c0 <_vfiprintf_r+0x5a4>
  404b9c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404ba0:	e469      	b.n	404476 <_vfiprintf_r+0x55a>
  404ba2:	bf00      	nop
  404ba4:	00406498 	.word	0x00406498
  404ba8:	00406490 	.word	0x00406490

00404bac <__sbprintf>:
  404bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404bb0:	460c      	mov	r4, r1
  404bb2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404bb6:	8989      	ldrh	r1, [r1, #12]
  404bb8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404bba:	89e5      	ldrh	r5, [r4, #14]
  404bbc:	9619      	str	r6, [sp, #100]	; 0x64
  404bbe:	f021 0102 	bic.w	r1, r1, #2
  404bc2:	4606      	mov	r6, r0
  404bc4:	69e0      	ldr	r0, [r4, #28]
  404bc6:	f8ad 100c 	strh.w	r1, [sp, #12]
  404bca:	4617      	mov	r7, r2
  404bcc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404bd0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404bd2:	f8ad 500e 	strh.w	r5, [sp, #14]
  404bd6:	4698      	mov	r8, r3
  404bd8:	ad1a      	add	r5, sp, #104	; 0x68
  404bda:	2300      	movs	r3, #0
  404bdc:	9007      	str	r0, [sp, #28]
  404bde:	a816      	add	r0, sp, #88	; 0x58
  404be0:	9209      	str	r2, [sp, #36]	; 0x24
  404be2:	9306      	str	r3, [sp, #24]
  404be4:	9500      	str	r5, [sp, #0]
  404be6:	9504      	str	r5, [sp, #16]
  404be8:	9102      	str	r1, [sp, #8]
  404bea:	9105      	str	r1, [sp, #20]
  404bec:	f000 fd48 	bl	405680 <__retarget_lock_init_recursive>
  404bf0:	4643      	mov	r3, r8
  404bf2:	463a      	mov	r2, r7
  404bf4:	4669      	mov	r1, sp
  404bf6:	4630      	mov	r0, r6
  404bf8:	f7ff f990 	bl	403f1c <_vfiprintf_r>
  404bfc:	1e05      	subs	r5, r0, #0
  404bfe:	db07      	blt.n	404c10 <__sbprintf+0x64>
  404c00:	4630      	mov	r0, r6
  404c02:	4669      	mov	r1, sp
  404c04:	f000 f928 	bl	404e58 <_fflush_r>
  404c08:	2800      	cmp	r0, #0
  404c0a:	bf18      	it	ne
  404c0c:	f04f 35ff 	movne.w	r5, #4294967295
  404c10:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404c14:	065b      	lsls	r3, r3, #25
  404c16:	d503      	bpl.n	404c20 <__sbprintf+0x74>
  404c18:	89a3      	ldrh	r3, [r4, #12]
  404c1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c1e:	81a3      	strh	r3, [r4, #12]
  404c20:	9816      	ldr	r0, [sp, #88]	; 0x58
  404c22:	f000 fd2f 	bl	405684 <__retarget_lock_close_recursive>
  404c26:	4628      	mov	r0, r5
  404c28:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404c30 <__swsetup_r>:
  404c30:	b538      	push	{r3, r4, r5, lr}
  404c32:	4b30      	ldr	r3, [pc, #192]	; (404cf4 <__swsetup_r+0xc4>)
  404c34:	681b      	ldr	r3, [r3, #0]
  404c36:	4605      	mov	r5, r0
  404c38:	460c      	mov	r4, r1
  404c3a:	b113      	cbz	r3, 404c42 <__swsetup_r+0x12>
  404c3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404c3e:	2a00      	cmp	r2, #0
  404c40:	d038      	beq.n	404cb4 <__swsetup_r+0x84>
  404c42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404c46:	b293      	uxth	r3, r2
  404c48:	0718      	lsls	r0, r3, #28
  404c4a:	d50c      	bpl.n	404c66 <__swsetup_r+0x36>
  404c4c:	6920      	ldr	r0, [r4, #16]
  404c4e:	b1a8      	cbz	r0, 404c7c <__swsetup_r+0x4c>
  404c50:	f013 0201 	ands.w	r2, r3, #1
  404c54:	d01e      	beq.n	404c94 <__swsetup_r+0x64>
  404c56:	6963      	ldr	r3, [r4, #20]
  404c58:	2200      	movs	r2, #0
  404c5a:	425b      	negs	r3, r3
  404c5c:	61a3      	str	r3, [r4, #24]
  404c5e:	60a2      	str	r2, [r4, #8]
  404c60:	b1f0      	cbz	r0, 404ca0 <__swsetup_r+0x70>
  404c62:	2000      	movs	r0, #0
  404c64:	bd38      	pop	{r3, r4, r5, pc}
  404c66:	06d9      	lsls	r1, r3, #27
  404c68:	d53c      	bpl.n	404ce4 <__swsetup_r+0xb4>
  404c6a:	0758      	lsls	r0, r3, #29
  404c6c:	d426      	bmi.n	404cbc <__swsetup_r+0x8c>
  404c6e:	6920      	ldr	r0, [r4, #16]
  404c70:	f042 0308 	orr.w	r3, r2, #8
  404c74:	81a3      	strh	r3, [r4, #12]
  404c76:	b29b      	uxth	r3, r3
  404c78:	2800      	cmp	r0, #0
  404c7a:	d1e9      	bne.n	404c50 <__swsetup_r+0x20>
  404c7c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404c80:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404c84:	d0e4      	beq.n	404c50 <__swsetup_r+0x20>
  404c86:	4628      	mov	r0, r5
  404c88:	4621      	mov	r1, r4
  404c8a:	f000 fd2f 	bl	4056ec <__smakebuf_r>
  404c8e:	89a3      	ldrh	r3, [r4, #12]
  404c90:	6920      	ldr	r0, [r4, #16]
  404c92:	e7dd      	b.n	404c50 <__swsetup_r+0x20>
  404c94:	0799      	lsls	r1, r3, #30
  404c96:	bf58      	it	pl
  404c98:	6962      	ldrpl	r2, [r4, #20]
  404c9a:	60a2      	str	r2, [r4, #8]
  404c9c:	2800      	cmp	r0, #0
  404c9e:	d1e0      	bne.n	404c62 <__swsetup_r+0x32>
  404ca0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404ca4:	061a      	lsls	r2, r3, #24
  404ca6:	d5dd      	bpl.n	404c64 <__swsetup_r+0x34>
  404ca8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404cac:	81a3      	strh	r3, [r4, #12]
  404cae:	f04f 30ff 	mov.w	r0, #4294967295
  404cb2:	bd38      	pop	{r3, r4, r5, pc}
  404cb4:	4618      	mov	r0, r3
  404cb6:	f000 f927 	bl	404f08 <__sinit>
  404cba:	e7c2      	b.n	404c42 <__swsetup_r+0x12>
  404cbc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404cbe:	b151      	cbz	r1, 404cd6 <__swsetup_r+0xa6>
  404cc0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404cc4:	4299      	cmp	r1, r3
  404cc6:	d004      	beq.n	404cd2 <__swsetup_r+0xa2>
  404cc8:	4628      	mov	r0, r5
  404cca:	f000 fa43 	bl	405154 <_free_r>
  404cce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404cd2:	2300      	movs	r3, #0
  404cd4:	6323      	str	r3, [r4, #48]	; 0x30
  404cd6:	2300      	movs	r3, #0
  404cd8:	6920      	ldr	r0, [r4, #16]
  404cda:	6063      	str	r3, [r4, #4]
  404cdc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404ce0:	6020      	str	r0, [r4, #0]
  404ce2:	e7c5      	b.n	404c70 <__swsetup_r+0x40>
  404ce4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404ce8:	2309      	movs	r3, #9
  404cea:	602b      	str	r3, [r5, #0]
  404cec:	f04f 30ff 	mov.w	r0, #4294967295
  404cf0:	81a2      	strh	r2, [r4, #12]
  404cf2:	bd38      	pop	{r3, r4, r5, pc}
  404cf4:	2040001c 	.word	0x2040001c

00404cf8 <register_fini>:
  404cf8:	4b02      	ldr	r3, [pc, #8]	; (404d04 <register_fini+0xc>)
  404cfa:	b113      	cbz	r3, 404d02 <register_fini+0xa>
  404cfc:	4802      	ldr	r0, [pc, #8]	; (404d08 <register_fini+0x10>)
  404cfe:	f000 b805 	b.w	404d0c <atexit>
  404d02:	4770      	bx	lr
  404d04:	00000000 	.word	0x00000000
  404d08:	00404f79 	.word	0x00404f79

00404d0c <atexit>:
  404d0c:	2300      	movs	r3, #0
  404d0e:	4601      	mov	r1, r0
  404d10:	461a      	mov	r2, r3
  404d12:	4618      	mov	r0, r3
  404d14:	f001 b890 	b.w	405e38 <__register_exitproc>

00404d18 <__sflush_r>:
  404d18:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404d1c:	b29a      	uxth	r2, r3
  404d1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d22:	460d      	mov	r5, r1
  404d24:	0711      	lsls	r1, r2, #28
  404d26:	4680      	mov	r8, r0
  404d28:	d43a      	bmi.n	404da0 <__sflush_r+0x88>
  404d2a:	686a      	ldr	r2, [r5, #4]
  404d2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404d30:	2a00      	cmp	r2, #0
  404d32:	81ab      	strh	r3, [r5, #12]
  404d34:	dd6f      	ble.n	404e16 <__sflush_r+0xfe>
  404d36:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404d38:	2c00      	cmp	r4, #0
  404d3a:	d049      	beq.n	404dd0 <__sflush_r+0xb8>
  404d3c:	2200      	movs	r2, #0
  404d3e:	b29b      	uxth	r3, r3
  404d40:	f8d8 6000 	ldr.w	r6, [r8]
  404d44:	f8c8 2000 	str.w	r2, [r8]
  404d48:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404d4c:	d067      	beq.n	404e1e <__sflush_r+0x106>
  404d4e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404d50:	075f      	lsls	r7, r3, #29
  404d52:	d505      	bpl.n	404d60 <__sflush_r+0x48>
  404d54:	6869      	ldr	r1, [r5, #4]
  404d56:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404d58:	1a52      	subs	r2, r2, r1
  404d5a:	b10b      	cbz	r3, 404d60 <__sflush_r+0x48>
  404d5c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404d5e:	1ad2      	subs	r2, r2, r3
  404d60:	2300      	movs	r3, #0
  404d62:	69e9      	ldr	r1, [r5, #28]
  404d64:	4640      	mov	r0, r8
  404d66:	47a0      	blx	r4
  404d68:	1c44      	adds	r4, r0, #1
  404d6a:	d03c      	beq.n	404de6 <__sflush_r+0xce>
  404d6c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404d70:	692a      	ldr	r2, [r5, #16]
  404d72:	602a      	str	r2, [r5, #0]
  404d74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404d78:	2200      	movs	r2, #0
  404d7a:	81ab      	strh	r3, [r5, #12]
  404d7c:	04db      	lsls	r3, r3, #19
  404d7e:	606a      	str	r2, [r5, #4]
  404d80:	d447      	bmi.n	404e12 <__sflush_r+0xfa>
  404d82:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404d84:	f8c8 6000 	str.w	r6, [r8]
  404d88:	b311      	cbz	r1, 404dd0 <__sflush_r+0xb8>
  404d8a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404d8e:	4299      	cmp	r1, r3
  404d90:	d002      	beq.n	404d98 <__sflush_r+0x80>
  404d92:	4640      	mov	r0, r8
  404d94:	f000 f9de 	bl	405154 <_free_r>
  404d98:	2000      	movs	r0, #0
  404d9a:	6328      	str	r0, [r5, #48]	; 0x30
  404d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404da0:	692e      	ldr	r6, [r5, #16]
  404da2:	b1ae      	cbz	r6, 404dd0 <__sflush_r+0xb8>
  404da4:	682c      	ldr	r4, [r5, #0]
  404da6:	602e      	str	r6, [r5, #0]
  404da8:	0791      	lsls	r1, r2, #30
  404daa:	bf0c      	ite	eq
  404dac:	696b      	ldreq	r3, [r5, #20]
  404dae:	2300      	movne	r3, #0
  404db0:	1ba4      	subs	r4, r4, r6
  404db2:	60ab      	str	r3, [r5, #8]
  404db4:	e00a      	b.n	404dcc <__sflush_r+0xb4>
  404db6:	4623      	mov	r3, r4
  404db8:	4632      	mov	r2, r6
  404dba:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404dbc:	69e9      	ldr	r1, [r5, #28]
  404dbe:	4640      	mov	r0, r8
  404dc0:	47b8      	blx	r7
  404dc2:	2800      	cmp	r0, #0
  404dc4:	eba4 0400 	sub.w	r4, r4, r0
  404dc8:	4406      	add	r6, r0
  404dca:	dd04      	ble.n	404dd6 <__sflush_r+0xbe>
  404dcc:	2c00      	cmp	r4, #0
  404dce:	dcf2      	bgt.n	404db6 <__sflush_r+0x9e>
  404dd0:	2000      	movs	r0, #0
  404dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404dd6:	89ab      	ldrh	r3, [r5, #12]
  404dd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ddc:	81ab      	strh	r3, [r5, #12]
  404dde:	f04f 30ff 	mov.w	r0, #4294967295
  404de2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404de6:	f8d8 4000 	ldr.w	r4, [r8]
  404dea:	2c1d      	cmp	r4, #29
  404dec:	d8f3      	bhi.n	404dd6 <__sflush_r+0xbe>
  404dee:	4b19      	ldr	r3, [pc, #100]	; (404e54 <__sflush_r+0x13c>)
  404df0:	40e3      	lsrs	r3, r4
  404df2:	43db      	mvns	r3, r3
  404df4:	f013 0301 	ands.w	r3, r3, #1
  404df8:	d1ed      	bne.n	404dd6 <__sflush_r+0xbe>
  404dfa:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404dfe:	606b      	str	r3, [r5, #4]
  404e00:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404e04:	6929      	ldr	r1, [r5, #16]
  404e06:	81ab      	strh	r3, [r5, #12]
  404e08:	04da      	lsls	r2, r3, #19
  404e0a:	6029      	str	r1, [r5, #0]
  404e0c:	d5b9      	bpl.n	404d82 <__sflush_r+0x6a>
  404e0e:	2c00      	cmp	r4, #0
  404e10:	d1b7      	bne.n	404d82 <__sflush_r+0x6a>
  404e12:	6528      	str	r0, [r5, #80]	; 0x50
  404e14:	e7b5      	b.n	404d82 <__sflush_r+0x6a>
  404e16:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404e18:	2a00      	cmp	r2, #0
  404e1a:	dc8c      	bgt.n	404d36 <__sflush_r+0x1e>
  404e1c:	e7d8      	b.n	404dd0 <__sflush_r+0xb8>
  404e1e:	2301      	movs	r3, #1
  404e20:	69e9      	ldr	r1, [r5, #28]
  404e22:	4640      	mov	r0, r8
  404e24:	47a0      	blx	r4
  404e26:	1c43      	adds	r3, r0, #1
  404e28:	4602      	mov	r2, r0
  404e2a:	d002      	beq.n	404e32 <__sflush_r+0x11a>
  404e2c:	89ab      	ldrh	r3, [r5, #12]
  404e2e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404e30:	e78e      	b.n	404d50 <__sflush_r+0x38>
  404e32:	f8d8 3000 	ldr.w	r3, [r8]
  404e36:	2b00      	cmp	r3, #0
  404e38:	d0f8      	beq.n	404e2c <__sflush_r+0x114>
  404e3a:	2b1d      	cmp	r3, #29
  404e3c:	d001      	beq.n	404e42 <__sflush_r+0x12a>
  404e3e:	2b16      	cmp	r3, #22
  404e40:	d102      	bne.n	404e48 <__sflush_r+0x130>
  404e42:	f8c8 6000 	str.w	r6, [r8]
  404e46:	e7c3      	b.n	404dd0 <__sflush_r+0xb8>
  404e48:	89ab      	ldrh	r3, [r5, #12]
  404e4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e4e:	81ab      	strh	r3, [r5, #12]
  404e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e54:	20400001 	.word	0x20400001

00404e58 <_fflush_r>:
  404e58:	b538      	push	{r3, r4, r5, lr}
  404e5a:	460d      	mov	r5, r1
  404e5c:	4604      	mov	r4, r0
  404e5e:	b108      	cbz	r0, 404e64 <_fflush_r+0xc>
  404e60:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404e62:	b1bb      	cbz	r3, 404e94 <_fflush_r+0x3c>
  404e64:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404e68:	b188      	cbz	r0, 404e8e <_fflush_r+0x36>
  404e6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404e6c:	07db      	lsls	r3, r3, #31
  404e6e:	d401      	bmi.n	404e74 <_fflush_r+0x1c>
  404e70:	0581      	lsls	r1, r0, #22
  404e72:	d517      	bpl.n	404ea4 <_fflush_r+0x4c>
  404e74:	4620      	mov	r0, r4
  404e76:	4629      	mov	r1, r5
  404e78:	f7ff ff4e 	bl	404d18 <__sflush_r>
  404e7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404e7e:	07da      	lsls	r2, r3, #31
  404e80:	4604      	mov	r4, r0
  404e82:	d402      	bmi.n	404e8a <_fflush_r+0x32>
  404e84:	89ab      	ldrh	r3, [r5, #12]
  404e86:	059b      	lsls	r3, r3, #22
  404e88:	d507      	bpl.n	404e9a <_fflush_r+0x42>
  404e8a:	4620      	mov	r0, r4
  404e8c:	bd38      	pop	{r3, r4, r5, pc}
  404e8e:	4604      	mov	r4, r0
  404e90:	4620      	mov	r0, r4
  404e92:	bd38      	pop	{r3, r4, r5, pc}
  404e94:	f000 f838 	bl	404f08 <__sinit>
  404e98:	e7e4      	b.n	404e64 <_fflush_r+0xc>
  404e9a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404e9c:	f000 fbf6 	bl	40568c <__retarget_lock_release_recursive>
  404ea0:	4620      	mov	r0, r4
  404ea2:	bd38      	pop	{r3, r4, r5, pc}
  404ea4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404ea6:	f000 fbef 	bl	405688 <__retarget_lock_acquire_recursive>
  404eaa:	e7e3      	b.n	404e74 <_fflush_r+0x1c>

00404eac <_cleanup_r>:
  404eac:	4901      	ldr	r1, [pc, #4]	; (404eb4 <_cleanup_r+0x8>)
  404eae:	f000 bbaf 	b.w	405610 <_fwalk_reent>
  404eb2:	bf00      	nop
  404eb4:	00405f21 	.word	0x00405f21

00404eb8 <std.isra.0>:
  404eb8:	b510      	push	{r4, lr}
  404eba:	2300      	movs	r3, #0
  404ebc:	4604      	mov	r4, r0
  404ebe:	8181      	strh	r1, [r0, #12]
  404ec0:	81c2      	strh	r2, [r0, #14]
  404ec2:	6003      	str	r3, [r0, #0]
  404ec4:	6043      	str	r3, [r0, #4]
  404ec6:	6083      	str	r3, [r0, #8]
  404ec8:	6643      	str	r3, [r0, #100]	; 0x64
  404eca:	6103      	str	r3, [r0, #16]
  404ecc:	6143      	str	r3, [r0, #20]
  404ece:	6183      	str	r3, [r0, #24]
  404ed0:	4619      	mov	r1, r3
  404ed2:	2208      	movs	r2, #8
  404ed4:	305c      	adds	r0, #92	; 0x5c
  404ed6:	f7fe fdb1 	bl	403a3c <memset>
  404eda:	4807      	ldr	r0, [pc, #28]	; (404ef8 <std.isra.0+0x40>)
  404edc:	4907      	ldr	r1, [pc, #28]	; (404efc <std.isra.0+0x44>)
  404ede:	4a08      	ldr	r2, [pc, #32]	; (404f00 <std.isra.0+0x48>)
  404ee0:	4b08      	ldr	r3, [pc, #32]	; (404f04 <std.isra.0+0x4c>)
  404ee2:	6220      	str	r0, [r4, #32]
  404ee4:	61e4      	str	r4, [r4, #28]
  404ee6:	6261      	str	r1, [r4, #36]	; 0x24
  404ee8:	62a2      	str	r2, [r4, #40]	; 0x28
  404eea:	62e3      	str	r3, [r4, #44]	; 0x2c
  404eec:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404ef4:	f000 bbc4 	b.w	405680 <__retarget_lock_init_recursive>
  404ef8:	00405c65 	.word	0x00405c65
  404efc:	00405c89 	.word	0x00405c89
  404f00:	00405cc5 	.word	0x00405cc5
  404f04:	00405ce5 	.word	0x00405ce5

00404f08 <__sinit>:
  404f08:	b510      	push	{r4, lr}
  404f0a:	4604      	mov	r4, r0
  404f0c:	4812      	ldr	r0, [pc, #72]	; (404f58 <__sinit+0x50>)
  404f0e:	f000 fbbb 	bl	405688 <__retarget_lock_acquire_recursive>
  404f12:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404f14:	b9d2      	cbnz	r2, 404f4c <__sinit+0x44>
  404f16:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404f1a:	4810      	ldr	r0, [pc, #64]	; (404f5c <__sinit+0x54>)
  404f1c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404f20:	2103      	movs	r1, #3
  404f22:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404f26:	63e0      	str	r0, [r4, #60]	; 0x3c
  404f28:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404f2c:	6860      	ldr	r0, [r4, #4]
  404f2e:	2104      	movs	r1, #4
  404f30:	f7ff ffc2 	bl	404eb8 <std.isra.0>
  404f34:	2201      	movs	r2, #1
  404f36:	2109      	movs	r1, #9
  404f38:	68a0      	ldr	r0, [r4, #8]
  404f3a:	f7ff ffbd 	bl	404eb8 <std.isra.0>
  404f3e:	2202      	movs	r2, #2
  404f40:	2112      	movs	r1, #18
  404f42:	68e0      	ldr	r0, [r4, #12]
  404f44:	f7ff ffb8 	bl	404eb8 <std.isra.0>
  404f48:	2301      	movs	r3, #1
  404f4a:	63a3      	str	r3, [r4, #56]	; 0x38
  404f4c:	4802      	ldr	r0, [pc, #8]	; (404f58 <__sinit+0x50>)
  404f4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404f52:	f000 bb9b 	b.w	40568c <__retarget_lock_release_recursive>
  404f56:	bf00      	nop
  404f58:	20400c34 	.word	0x20400c34
  404f5c:	00404ead 	.word	0x00404ead

00404f60 <__sfp_lock_acquire>:
  404f60:	4801      	ldr	r0, [pc, #4]	; (404f68 <__sfp_lock_acquire+0x8>)
  404f62:	f000 bb91 	b.w	405688 <__retarget_lock_acquire_recursive>
  404f66:	bf00      	nop
  404f68:	20400c48 	.word	0x20400c48

00404f6c <__sfp_lock_release>:
  404f6c:	4801      	ldr	r0, [pc, #4]	; (404f74 <__sfp_lock_release+0x8>)
  404f6e:	f000 bb8d 	b.w	40568c <__retarget_lock_release_recursive>
  404f72:	bf00      	nop
  404f74:	20400c48 	.word	0x20400c48

00404f78 <__libc_fini_array>:
  404f78:	b538      	push	{r3, r4, r5, lr}
  404f7a:	4c0a      	ldr	r4, [pc, #40]	; (404fa4 <__libc_fini_array+0x2c>)
  404f7c:	4d0a      	ldr	r5, [pc, #40]	; (404fa8 <__libc_fini_array+0x30>)
  404f7e:	1b64      	subs	r4, r4, r5
  404f80:	10a4      	asrs	r4, r4, #2
  404f82:	d00a      	beq.n	404f9a <__libc_fini_array+0x22>
  404f84:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404f88:	3b01      	subs	r3, #1
  404f8a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404f8e:	3c01      	subs	r4, #1
  404f90:	f855 3904 	ldr.w	r3, [r5], #-4
  404f94:	4798      	blx	r3
  404f96:	2c00      	cmp	r4, #0
  404f98:	d1f9      	bne.n	404f8e <__libc_fini_array+0x16>
  404f9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404f9e:	f001 bb1f 	b.w	4065e0 <_fini>
  404fa2:	bf00      	nop
  404fa4:	004065f0 	.word	0x004065f0
  404fa8:	004065ec 	.word	0x004065ec

00404fac <__fputwc>:
  404fac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404fb0:	b082      	sub	sp, #8
  404fb2:	4680      	mov	r8, r0
  404fb4:	4689      	mov	r9, r1
  404fb6:	4614      	mov	r4, r2
  404fb8:	f000 fb54 	bl	405664 <__locale_mb_cur_max>
  404fbc:	2801      	cmp	r0, #1
  404fbe:	d036      	beq.n	40502e <__fputwc+0x82>
  404fc0:	464a      	mov	r2, r9
  404fc2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404fc6:	a901      	add	r1, sp, #4
  404fc8:	4640      	mov	r0, r8
  404fca:	f000 fee7 	bl	405d9c <_wcrtomb_r>
  404fce:	1c42      	adds	r2, r0, #1
  404fd0:	4606      	mov	r6, r0
  404fd2:	d025      	beq.n	405020 <__fputwc+0x74>
  404fd4:	b3a8      	cbz	r0, 405042 <__fputwc+0x96>
  404fd6:	f89d e004 	ldrb.w	lr, [sp, #4]
  404fda:	2500      	movs	r5, #0
  404fdc:	f10d 0a04 	add.w	sl, sp, #4
  404fe0:	e009      	b.n	404ff6 <__fputwc+0x4a>
  404fe2:	6823      	ldr	r3, [r4, #0]
  404fe4:	1c5a      	adds	r2, r3, #1
  404fe6:	6022      	str	r2, [r4, #0]
  404fe8:	f883 e000 	strb.w	lr, [r3]
  404fec:	3501      	adds	r5, #1
  404fee:	42b5      	cmp	r5, r6
  404ff0:	d227      	bcs.n	405042 <__fputwc+0x96>
  404ff2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  404ff6:	68a3      	ldr	r3, [r4, #8]
  404ff8:	3b01      	subs	r3, #1
  404ffa:	2b00      	cmp	r3, #0
  404ffc:	60a3      	str	r3, [r4, #8]
  404ffe:	daf0      	bge.n	404fe2 <__fputwc+0x36>
  405000:	69a7      	ldr	r7, [r4, #24]
  405002:	42bb      	cmp	r3, r7
  405004:	4671      	mov	r1, lr
  405006:	4622      	mov	r2, r4
  405008:	4640      	mov	r0, r8
  40500a:	db02      	blt.n	405012 <__fputwc+0x66>
  40500c:	f1be 0f0a 	cmp.w	lr, #10
  405010:	d1e7      	bne.n	404fe2 <__fputwc+0x36>
  405012:	f000 fe6b 	bl	405cec <__swbuf_r>
  405016:	1c43      	adds	r3, r0, #1
  405018:	d1e8      	bne.n	404fec <__fputwc+0x40>
  40501a:	b002      	add	sp, #8
  40501c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405020:	89a3      	ldrh	r3, [r4, #12]
  405022:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405026:	81a3      	strh	r3, [r4, #12]
  405028:	b002      	add	sp, #8
  40502a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40502e:	f109 33ff 	add.w	r3, r9, #4294967295
  405032:	2bfe      	cmp	r3, #254	; 0xfe
  405034:	d8c4      	bhi.n	404fc0 <__fputwc+0x14>
  405036:	fa5f fe89 	uxtb.w	lr, r9
  40503a:	4606      	mov	r6, r0
  40503c:	f88d e004 	strb.w	lr, [sp, #4]
  405040:	e7cb      	b.n	404fda <__fputwc+0x2e>
  405042:	4648      	mov	r0, r9
  405044:	b002      	add	sp, #8
  405046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40504a:	bf00      	nop

0040504c <_fputwc_r>:
  40504c:	b530      	push	{r4, r5, lr}
  40504e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405050:	f013 0f01 	tst.w	r3, #1
  405054:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405058:	4614      	mov	r4, r2
  40505a:	b083      	sub	sp, #12
  40505c:	4605      	mov	r5, r0
  40505e:	b29a      	uxth	r2, r3
  405060:	d101      	bne.n	405066 <_fputwc_r+0x1a>
  405062:	0590      	lsls	r0, r2, #22
  405064:	d51c      	bpl.n	4050a0 <_fputwc_r+0x54>
  405066:	0490      	lsls	r0, r2, #18
  405068:	d406      	bmi.n	405078 <_fputwc_r+0x2c>
  40506a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40506c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405070:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405074:	81a3      	strh	r3, [r4, #12]
  405076:	6662      	str	r2, [r4, #100]	; 0x64
  405078:	4628      	mov	r0, r5
  40507a:	4622      	mov	r2, r4
  40507c:	f7ff ff96 	bl	404fac <__fputwc>
  405080:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405082:	07da      	lsls	r2, r3, #31
  405084:	4605      	mov	r5, r0
  405086:	d402      	bmi.n	40508e <_fputwc_r+0x42>
  405088:	89a3      	ldrh	r3, [r4, #12]
  40508a:	059b      	lsls	r3, r3, #22
  40508c:	d502      	bpl.n	405094 <_fputwc_r+0x48>
  40508e:	4628      	mov	r0, r5
  405090:	b003      	add	sp, #12
  405092:	bd30      	pop	{r4, r5, pc}
  405094:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405096:	f000 faf9 	bl	40568c <__retarget_lock_release_recursive>
  40509a:	4628      	mov	r0, r5
  40509c:	b003      	add	sp, #12
  40509e:	bd30      	pop	{r4, r5, pc}
  4050a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4050a2:	9101      	str	r1, [sp, #4]
  4050a4:	f000 faf0 	bl	405688 <__retarget_lock_acquire_recursive>
  4050a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4050ac:	9901      	ldr	r1, [sp, #4]
  4050ae:	b29a      	uxth	r2, r3
  4050b0:	e7d9      	b.n	405066 <_fputwc_r+0x1a>
  4050b2:	bf00      	nop

004050b4 <_malloc_trim_r>:
  4050b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4050b6:	4f24      	ldr	r7, [pc, #144]	; (405148 <_malloc_trim_r+0x94>)
  4050b8:	460c      	mov	r4, r1
  4050ba:	4606      	mov	r6, r0
  4050bc:	f7fe fd0c 	bl	403ad8 <__malloc_lock>
  4050c0:	68bb      	ldr	r3, [r7, #8]
  4050c2:	685d      	ldr	r5, [r3, #4]
  4050c4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4050c8:	310f      	adds	r1, #15
  4050ca:	f025 0503 	bic.w	r5, r5, #3
  4050ce:	4429      	add	r1, r5
  4050d0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4050d4:	f021 010f 	bic.w	r1, r1, #15
  4050d8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4050dc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4050e0:	db07      	blt.n	4050f2 <_malloc_trim_r+0x3e>
  4050e2:	2100      	movs	r1, #0
  4050e4:	4630      	mov	r0, r6
  4050e6:	f7fe fd03 	bl	403af0 <_sbrk_r>
  4050ea:	68bb      	ldr	r3, [r7, #8]
  4050ec:	442b      	add	r3, r5
  4050ee:	4298      	cmp	r0, r3
  4050f0:	d004      	beq.n	4050fc <_malloc_trim_r+0x48>
  4050f2:	4630      	mov	r0, r6
  4050f4:	f7fe fcf6 	bl	403ae4 <__malloc_unlock>
  4050f8:	2000      	movs	r0, #0
  4050fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4050fc:	4261      	negs	r1, r4
  4050fe:	4630      	mov	r0, r6
  405100:	f7fe fcf6 	bl	403af0 <_sbrk_r>
  405104:	3001      	adds	r0, #1
  405106:	d00d      	beq.n	405124 <_malloc_trim_r+0x70>
  405108:	4b10      	ldr	r3, [pc, #64]	; (40514c <_malloc_trim_r+0x98>)
  40510a:	68ba      	ldr	r2, [r7, #8]
  40510c:	6819      	ldr	r1, [r3, #0]
  40510e:	1b2d      	subs	r5, r5, r4
  405110:	f045 0501 	orr.w	r5, r5, #1
  405114:	4630      	mov	r0, r6
  405116:	1b09      	subs	r1, r1, r4
  405118:	6055      	str	r5, [r2, #4]
  40511a:	6019      	str	r1, [r3, #0]
  40511c:	f7fe fce2 	bl	403ae4 <__malloc_unlock>
  405120:	2001      	movs	r0, #1
  405122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405124:	2100      	movs	r1, #0
  405126:	4630      	mov	r0, r6
  405128:	f7fe fce2 	bl	403af0 <_sbrk_r>
  40512c:	68ba      	ldr	r2, [r7, #8]
  40512e:	1a83      	subs	r3, r0, r2
  405130:	2b0f      	cmp	r3, #15
  405132:	ddde      	ble.n	4050f2 <_malloc_trim_r+0x3e>
  405134:	4c06      	ldr	r4, [pc, #24]	; (405150 <_malloc_trim_r+0x9c>)
  405136:	4905      	ldr	r1, [pc, #20]	; (40514c <_malloc_trim_r+0x98>)
  405138:	6824      	ldr	r4, [r4, #0]
  40513a:	f043 0301 	orr.w	r3, r3, #1
  40513e:	1b00      	subs	r0, r0, r4
  405140:	6053      	str	r3, [r2, #4]
  405142:	6008      	str	r0, [r1, #0]
  405144:	e7d5      	b.n	4050f2 <_malloc_trim_r+0x3e>
  405146:	bf00      	nop
  405148:	20400448 	.word	0x20400448
  40514c:	20400ba0 	.word	0x20400ba0
  405150:	20400850 	.word	0x20400850

00405154 <_free_r>:
  405154:	2900      	cmp	r1, #0
  405156:	d044      	beq.n	4051e2 <_free_r+0x8e>
  405158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40515c:	460d      	mov	r5, r1
  40515e:	4680      	mov	r8, r0
  405160:	f7fe fcba 	bl	403ad8 <__malloc_lock>
  405164:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405168:	4969      	ldr	r1, [pc, #420]	; (405310 <_free_r+0x1bc>)
  40516a:	f027 0301 	bic.w	r3, r7, #1
  40516e:	f1a5 0408 	sub.w	r4, r5, #8
  405172:	18e2      	adds	r2, r4, r3
  405174:	688e      	ldr	r6, [r1, #8]
  405176:	6850      	ldr	r0, [r2, #4]
  405178:	42b2      	cmp	r2, r6
  40517a:	f020 0003 	bic.w	r0, r0, #3
  40517e:	d05e      	beq.n	40523e <_free_r+0xea>
  405180:	07fe      	lsls	r6, r7, #31
  405182:	6050      	str	r0, [r2, #4]
  405184:	d40b      	bmi.n	40519e <_free_r+0x4a>
  405186:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40518a:	1be4      	subs	r4, r4, r7
  40518c:	f101 0e08 	add.w	lr, r1, #8
  405190:	68a5      	ldr	r5, [r4, #8]
  405192:	4575      	cmp	r5, lr
  405194:	443b      	add	r3, r7
  405196:	d06d      	beq.n	405274 <_free_r+0x120>
  405198:	68e7      	ldr	r7, [r4, #12]
  40519a:	60ef      	str	r7, [r5, #12]
  40519c:	60bd      	str	r5, [r7, #8]
  40519e:	1815      	adds	r5, r2, r0
  4051a0:	686d      	ldr	r5, [r5, #4]
  4051a2:	07ed      	lsls	r5, r5, #31
  4051a4:	d53e      	bpl.n	405224 <_free_r+0xd0>
  4051a6:	f043 0201 	orr.w	r2, r3, #1
  4051aa:	6062      	str	r2, [r4, #4]
  4051ac:	50e3      	str	r3, [r4, r3]
  4051ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4051b2:	d217      	bcs.n	4051e4 <_free_r+0x90>
  4051b4:	08db      	lsrs	r3, r3, #3
  4051b6:	1c58      	adds	r0, r3, #1
  4051b8:	109a      	asrs	r2, r3, #2
  4051ba:	684d      	ldr	r5, [r1, #4]
  4051bc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4051c0:	60a7      	str	r7, [r4, #8]
  4051c2:	2301      	movs	r3, #1
  4051c4:	4093      	lsls	r3, r2
  4051c6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4051ca:	432b      	orrs	r3, r5
  4051cc:	3a08      	subs	r2, #8
  4051ce:	60e2      	str	r2, [r4, #12]
  4051d0:	604b      	str	r3, [r1, #4]
  4051d2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4051d6:	60fc      	str	r4, [r7, #12]
  4051d8:	4640      	mov	r0, r8
  4051da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4051de:	f7fe bc81 	b.w	403ae4 <__malloc_unlock>
  4051e2:	4770      	bx	lr
  4051e4:	0a5a      	lsrs	r2, r3, #9
  4051e6:	2a04      	cmp	r2, #4
  4051e8:	d852      	bhi.n	405290 <_free_r+0x13c>
  4051ea:	099a      	lsrs	r2, r3, #6
  4051ec:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4051f0:	00ff      	lsls	r7, r7, #3
  4051f2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4051f6:	19c8      	adds	r0, r1, r7
  4051f8:	59ca      	ldr	r2, [r1, r7]
  4051fa:	3808      	subs	r0, #8
  4051fc:	4290      	cmp	r0, r2
  4051fe:	d04f      	beq.n	4052a0 <_free_r+0x14c>
  405200:	6851      	ldr	r1, [r2, #4]
  405202:	f021 0103 	bic.w	r1, r1, #3
  405206:	428b      	cmp	r3, r1
  405208:	d232      	bcs.n	405270 <_free_r+0x11c>
  40520a:	6892      	ldr	r2, [r2, #8]
  40520c:	4290      	cmp	r0, r2
  40520e:	d1f7      	bne.n	405200 <_free_r+0xac>
  405210:	68c3      	ldr	r3, [r0, #12]
  405212:	60a0      	str	r0, [r4, #8]
  405214:	60e3      	str	r3, [r4, #12]
  405216:	609c      	str	r4, [r3, #8]
  405218:	60c4      	str	r4, [r0, #12]
  40521a:	4640      	mov	r0, r8
  40521c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405220:	f7fe bc60 	b.w	403ae4 <__malloc_unlock>
  405224:	6895      	ldr	r5, [r2, #8]
  405226:	4f3b      	ldr	r7, [pc, #236]	; (405314 <_free_r+0x1c0>)
  405228:	42bd      	cmp	r5, r7
  40522a:	4403      	add	r3, r0
  40522c:	d040      	beq.n	4052b0 <_free_r+0x15c>
  40522e:	68d0      	ldr	r0, [r2, #12]
  405230:	60e8      	str	r0, [r5, #12]
  405232:	f043 0201 	orr.w	r2, r3, #1
  405236:	6085      	str	r5, [r0, #8]
  405238:	6062      	str	r2, [r4, #4]
  40523a:	50e3      	str	r3, [r4, r3]
  40523c:	e7b7      	b.n	4051ae <_free_r+0x5a>
  40523e:	07ff      	lsls	r7, r7, #31
  405240:	4403      	add	r3, r0
  405242:	d407      	bmi.n	405254 <_free_r+0x100>
  405244:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405248:	1aa4      	subs	r4, r4, r2
  40524a:	4413      	add	r3, r2
  40524c:	68a0      	ldr	r0, [r4, #8]
  40524e:	68e2      	ldr	r2, [r4, #12]
  405250:	60c2      	str	r2, [r0, #12]
  405252:	6090      	str	r0, [r2, #8]
  405254:	4a30      	ldr	r2, [pc, #192]	; (405318 <_free_r+0x1c4>)
  405256:	6812      	ldr	r2, [r2, #0]
  405258:	f043 0001 	orr.w	r0, r3, #1
  40525c:	4293      	cmp	r3, r2
  40525e:	6060      	str	r0, [r4, #4]
  405260:	608c      	str	r4, [r1, #8]
  405262:	d3b9      	bcc.n	4051d8 <_free_r+0x84>
  405264:	4b2d      	ldr	r3, [pc, #180]	; (40531c <_free_r+0x1c8>)
  405266:	4640      	mov	r0, r8
  405268:	6819      	ldr	r1, [r3, #0]
  40526a:	f7ff ff23 	bl	4050b4 <_malloc_trim_r>
  40526e:	e7b3      	b.n	4051d8 <_free_r+0x84>
  405270:	4610      	mov	r0, r2
  405272:	e7cd      	b.n	405210 <_free_r+0xbc>
  405274:	1811      	adds	r1, r2, r0
  405276:	6849      	ldr	r1, [r1, #4]
  405278:	07c9      	lsls	r1, r1, #31
  40527a:	d444      	bmi.n	405306 <_free_r+0x1b2>
  40527c:	6891      	ldr	r1, [r2, #8]
  40527e:	68d2      	ldr	r2, [r2, #12]
  405280:	60ca      	str	r2, [r1, #12]
  405282:	4403      	add	r3, r0
  405284:	f043 0001 	orr.w	r0, r3, #1
  405288:	6091      	str	r1, [r2, #8]
  40528a:	6060      	str	r0, [r4, #4]
  40528c:	50e3      	str	r3, [r4, r3]
  40528e:	e7a3      	b.n	4051d8 <_free_r+0x84>
  405290:	2a14      	cmp	r2, #20
  405292:	d816      	bhi.n	4052c2 <_free_r+0x16e>
  405294:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405298:	00ff      	lsls	r7, r7, #3
  40529a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40529e:	e7aa      	b.n	4051f6 <_free_r+0xa2>
  4052a0:	10aa      	asrs	r2, r5, #2
  4052a2:	2301      	movs	r3, #1
  4052a4:	684d      	ldr	r5, [r1, #4]
  4052a6:	4093      	lsls	r3, r2
  4052a8:	432b      	orrs	r3, r5
  4052aa:	604b      	str	r3, [r1, #4]
  4052ac:	4603      	mov	r3, r0
  4052ae:	e7b0      	b.n	405212 <_free_r+0xbe>
  4052b0:	f043 0201 	orr.w	r2, r3, #1
  4052b4:	614c      	str	r4, [r1, #20]
  4052b6:	610c      	str	r4, [r1, #16]
  4052b8:	60e5      	str	r5, [r4, #12]
  4052ba:	60a5      	str	r5, [r4, #8]
  4052bc:	6062      	str	r2, [r4, #4]
  4052be:	50e3      	str	r3, [r4, r3]
  4052c0:	e78a      	b.n	4051d8 <_free_r+0x84>
  4052c2:	2a54      	cmp	r2, #84	; 0x54
  4052c4:	d806      	bhi.n	4052d4 <_free_r+0x180>
  4052c6:	0b1a      	lsrs	r2, r3, #12
  4052c8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4052cc:	00ff      	lsls	r7, r7, #3
  4052ce:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4052d2:	e790      	b.n	4051f6 <_free_r+0xa2>
  4052d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4052d8:	d806      	bhi.n	4052e8 <_free_r+0x194>
  4052da:	0bda      	lsrs	r2, r3, #15
  4052dc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4052e0:	00ff      	lsls	r7, r7, #3
  4052e2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4052e6:	e786      	b.n	4051f6 <_free_r+0xa2>
  4052e8:	f240 5054 	movw	r0, #1364	; 0x554
  4052ec:	4282      	cmp	r2, r0
  4052ee:	d806      	bhi.n	4052fe <_free_r+0x1aa>
  4052f0:	0c9a      	lsrs	r2, r3, #18
  4052f2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4052f6:	00ff      	lsls	r7, r7, #3
  4052f8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4052fc:	e77b      	b.n	4051f6 <_free_r+0xa2>
  4052fe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405302:	257e      	movs	r5, #126	; 0x7e
  405304:	e777      	b.n	4051f6 <_free_r+0xa2>
  405306:	f043 0101 	orr.w	r1, r3, #1
  40530a:	6061      	str	r1, [r4, #4]
  40530c:	6013      	str	r3, [r2, #0]
  40530e:	e763      	b.n	4051d8 <_free_r+0x84>
  405310:	20400448 	.word	0x20400448
  405314:	20400450 	.word	0x20400450
  405318:	20400854 	.word	0x20400854
  40531c:	20400bd0 	.word	0x20400bd0

00405320 <__sfvwrite_r>:
  405320:	6893      	ldr	r3, [r2, #8]
  405322:	2b00      	cmp	r3, #0
  405324:	d073      	beq.n	40540e <__sfvwrite_r+0xee>
  405326:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40532a:	898b      	ldrh	r3, [r1, #12]
  40532c:	b083      	sub	sp, #12
  40532e:	460c      	mov	r4, r1
  405330:	0719      	lsls	r1, r3, #28
  405332:	9000      	str	r0, [sp, #0]
  405334:	4616      	mov	r6, r2
  405336:	d526      	bpl.n	405386 <__sfvwrite_r+0x66>
  405338:	6922      	ldr	r2, [r4, #16]
  40533a:	b322      	cbz	r2, 405386 <__sfvwrite_r+0x66>
  40533c:	f013 0002 	ands.w	r0, r3, #2
  405340:	6835      	ldr	r5, [r6, #0]
  405342:	d02c      	beq.n	40539e <__sfvwrite_r+0x7e>
  405344:	f04f 0900 	mov.w	r9, #0
  405348:	4fb0      	ldr	r7, [pc, #704]	; (40560c <__sfvwrite_r+0x2ec>)
  40534a:	46c8      	mov	r8, r9
  40534c:	46b2      	mov	sl, r6
  40534e:	45b8      	cmp	r8, r7
  405350:	4643      	mov	r3, r8
  405352:	464a      	mov	r2, r9
  405354:	bf28      	it	cs
  405356:	463b      	movcs	r3, r7
  405358:	9800      	ldr	r0, [sp, #0]
  40535a:	f1b8 0f00 	cmp.w	r8, #0
  40535e:	d050      	beq.n	405402 <__sfvwrite_r+0xe2>
  405360:	69e1      	ldr	r1, [r4, #28]
  405362:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405364:	47b0      	blx	r6
  405366:	2800      	cmp	r0, #0
  405368:	dd58      	ble.n	40541c <__sfvwrite_r+0xfc>
  40536a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40536e:	1a1b      	subs	r3, r3, r0
  405370:	4481      	add	r9, r0
  405372:	eba8 0800 	sub.w	r8, r8, r0
  405376:	f8ca 3008 	str.w	r3, [sl, #8]
  40537a:	2b00      	cmp	r3, #0
  40537c:	d1e7      	bne.n	40534e <__sfvwrite_r+0x2e>
  40537e:	2000      	movs	r0, #0
  405380:	b003      	add	sp, #12
  405382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405386:	4621      	mov	r1, r4
  405388:	9800      	ldr	r0, [sp, #0]
  40538a:	f7ff fc51 	bl	404c30 <__swsetup_r>
  40538e:	2800      	cmp	r0, #0
  405390:	f040 8133 	bne.w	4055fa <__sfvwrite_r+0x2da>
  405394:	89a3      	ldrh	r3, [r4, #12]
  405396:	6835      	ldr	r5, [r6, #0]
  405398:	f013 0002 	ands.w	r0, r3, #2
  40539c:	d1d2      	bne.n	405344 <__sfvwrite_r+0x24>
  40539e:	f013 0901 	ands.w	r9, r3, #1
  4053a2:	d145      	bne.n	405430 <__sfvwrite_r+0x110>
  4053a4:	464f      	mov	r7, r9
  4053a6:	9601      	str	r6, [sp, #4]
  4053a8:	b337      	cbz	r7, 4053f8 <__sfvwrite_r+0xd8>
  4053aa:	059a      	lsls	r2, r3, #22
  4053ac:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4053b0:	f140 8083 	bpl.w	4054ba <__sfvwrite_r+0x19a>
  4053b4:	4547      	cmp	r7, r8
  4053b6:	46c3      	mov	fp, r8
  4053b8:	f0c0 80ab 	bcc.w	405512 <__sfvwrite_r+0x1f2>
  4053bc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4053c0:	f040 80ac 	bne.w	40551c <__sfvwrite_r+0x1fc>
  4053c4:	6820      	ldr	r0, [r4, #0]
  4053c6:	46ba      	mov	sl, r7
  4053c8:	465a      	mov	r2, fp
  4053ca:	4649      	mov	r1, r9
  4053cc:	f000 fa40 	bl	405850 <memmove>
  4053d0:	68a2      	ldr	r2, [r4, #8]
  4053d2:	6823      	ldr	r3, [r4, #0]
  4053d4:	eba2 0208 	sub.w	r2, r2, r8
  4053d8:	445b      	add	r3, fp
  4053da:	60a2      	str	r2, [r4, #8]
  4053dc:	6023      	str	r3, [r4, #0]
  4053de:	9a01      	ldr	r2, [sp, #4]
  4053e0:	6893      	ldr	r3, [r2, #8]
  4053e2:	eba3 030a 	sub.w	r3, r3, sl
  4053e6:	44d1      	add	r9, sl
  4053e8:	eba7 070a 	sub.w	r7, r7, sl
  4053ec:	6093      	str	r3, [r2, #8]
  4053ee:	2b00      	cmp	r3, #0
  4053f0:	d0c5      	beq.n	40537e <__sfvwrite_r+0x5e>
  4053f2:	89a3      	ldrh	r3, [r4, #12]
  4053f4:	2f00      	cmp	r7, #0
  4053f6:	d1d8      	bne.n	4053aa <__sfvwrite_r+0x8a>
  4053f8:	f8d5 9000 	ldr.w	r9, [r5]
  4053fc:	686f      	ldr	r7, [r5, #4]
  4053fe:	3508      	adds	r5, #8
  405400:	e7d2      	b.n	4053a8 <__sfvwrite_r+0x88>
  405402:	f8d5 9000 	ldr.w	r9, [r5]
  405406:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40540a:	3508      	adds	r5, #8
  40540c:	e79f      	b.n	40534e <__sfvwrite_r+0x2e>
  40540e:	2000      	movs	r0, #0
  405410:	4770      	bx	lr
  405412:	4621      	mov	r1, r4
  405414:	9800      	ldr	r0, [sp, #0]
  405416:	f7ff fd1f 	bl	404e58 <_fflush_r>
  40541a:	b370      	cbz	r0, 40547a <__sfvwrite_r+0x15a>
  40541c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405420:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405424:	f04f 30ff 	mov.w	r0, #4294967295
  405428:	81a3      	strh	r3, [r4, #12]
  40542a:	b003      	add	sp, #12
  40542c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405430:	4681      	mov	r9, r0
  405432:	4633      	mov	r3, r6
  405434:	464e      	mov	r6, r9
  405436:	46a8      	mov	r8, r5
  405438:	469a      	mov	sl, r3
  40543a:	464d      	mov	r5, r9
  40543c:	b34e      	cbz	r6, 405492 <__sfvwrite_r+0x172>
  40543e:	b380      	cbz	r0, 4054a2 <__sfvwrite_r+0x182>
  405440:	6820      	ldr	r0, [r4, #0]
  405442:	6923      	ldr	r3, [r4, #16]
  405444:	6962      	ldr	r2, [r4, #20]
  405446:	45b1      	cmp	r9, r6
  405448:	46cb      	mov	fp, r9
  40544a:	bf28      	it	cs
  40544c:	46b3      	movcs	fp, r6
  40544e:	4298      	cmp	r0, r3
  405450:	465f      	mov	r7, fp
  405452:	d904      	bls.n	40545e <__sfvwrite_r+0x13e>
  405454:	68a3      	ldr	r3, [r4, #8]
  405456:	4413      	add	r3, r2
  405458:	459b      	cmp	fp, r3
  40545a:	f300 80a6 	bgt.w	4055aa <__sfvwrite_r+0x28a>
  40545e:	4593      	cmp	fp, r2
  405460:	db4b      	blt.n	4054fa <__sfvwrite_r+0x1da>
  405462:	4613      	mov	r3, r2
  405464:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405466:	69e1      	ldr	r1, [r4, #28]
  405468:	9800      	ldr	r0, [sp, #0]
  40546a:	462a      	mov	r2, r5
  40546c:	47b8      	blx	r7
  40546e:	1e07      	subs	r7, r0, #0
  405470:	ddd4      	ble.n	40541c <__sfvwrite_r+0xfc>
  405472:	ebb9 0907 	subs.w	r9, r9, r7
  405476:	d0cc      	beq.n	405412 <__sfvwrite_r+0xf2>
  405478:	2001      	movs	r0, #1
  40547a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40547e:	1bdb      	subs	r3, r3, r7
  405480:	443d      	add	r5, r7
  405482:	1bf6      	subs	r6, r6, r7
  405484:	f8ca 3008 	str.w	r3, [sl, #8]
  405488:	2b00      	cmp	r3, #0
  40548a:	f43f af78 	beq.w	40537e <__sfvwrite_r+0x5e>
  40548e:	2e00      	cmp	r6, #0
  405490:	d1d5      	bne.n	40543e <__sfvwrite_r+0x11e>
  405492:	f108 0308 	add.w	r3, r8, #8
  405496:	e913 0060 	ldmdb	r3, {r5, r6}
  40549a:	4698      	mov	r8, r3
  40549c:	3308      	adds	r3, #8
  40549e:	2e00      	cmp	r6, #0
  4054a0:	d0f9      	beq.n	405496 <__sfvwrite_r+0x176>
  4054a2:	4632      	mov	r2, r6
  4054a4:	210a      	movs	r1, #10
  4054a6:	4628      	mov	r0, r5
  4054a8:	f000 f982 	bl	4057b0 <memchr>
  4054ac:	2800      	cmp	r0, #0
  4054ae:	f000 80a1 	beq.w	4055f4 <__sfvwrite_r+0x2d4>
  4054b2:	3001      	adds	r0, #1
  4054b4:	eba0 0905 	sub.w	r9, r0, r5
  4054b8:	e7c2      	b.n	405440 <__sfvwrite_r+0x120>
  4054ba:	6820      	ldr	r0, [r4, #0]
  4054bc:	6923      	ldr	r3, [r4, #16]
  4054be:	4298      	cmp	r0, r3
  4054c0:	d802      	bhi.n	4054c8 <__sfvwrite_r+0x1a8>
  4054c2:	6963      	ldr	r3, [r4, #20]
  4054c4:	429f      	cmp	r7, r3
  4054c6:	d25d      	bcs.n	405584 <__sfvwrite_r+0x264>
  4054c8:	45b8      	cmp	r8, r7
  4054ca:	bf28      	it	cs
  4054cc:	46b8      	movcs	r8, r7
  4054ce:	4642      	mov	r2, r8
  4054d0:	4649      	mov	r1, r9
  4054d2:	f000 f9bd 	bl	405850 <memmove>
  4054d6:	68a3      	ldr	r3, [r4, #8]
  4054d8:	6822      	ldr	r2, [r4, #0]
  4054da:	eba3 0308 	sub.w	r3, r3, r8
  4054de:	4442      	add	r2, r8
  4054e0:	60a3      	str	r3, [r4, #8]
  4054e2:	6022      	str	r2, [r4, #0]
  4054e4:	b10b      	cbz	r3, 4054ea <__sfvwrite_r+0x1ca>
  4054e6:	46c2      	mov	sl, r8
  4054e8:	e779      	b.n	4053de <__sfvwrite_r+0xbe>
  4054ea:	4621      	mov	r1, r4
  4054ec:	9800      	ldr	r0, [sp, #0]
  4054ee:	f7ff fcb3 	bl	404e58 <_fflush_r>
  4054f2:	2800      	cmp	r0, #0
  4054f4:	d192      	bne.n	40541c <__sfvwrite_r+0xfc>
  4054f6:	46c2      	mov	sl, r8
  4054f8:	e771      	b.n	4053de <__sfvwrite_r+0xbe>
  4054fa:	465a      	mov	r2, fp
  4054fc:	4629      	mov	r1, r5
  4054fe:	f000 f9a7 	bl	405850 <memmove>
  405502:	68a2      	ldr	r2, [r4, #8]
  405504:	6823      	ldr	r3, [r4, #0]
  405506:	eba2 020b 	sub.w	r2, r2, fp
  40550a:	445b      	add	r3, fp
  40550c:	60a2      	str	r2, [r4, #8]
  40550e:	6023      	str	r3, [r4, #0]
  405510:	e7af      	b.n	405472 <__sfvwrite_r+0x152>
  405512:	6820      	ldr	r0, [r4, #0]
  405514:	46b8      	mov	r8, r7
  405516:	46ba      	mov	sl, r7
  405518:	46bb      	mov	fp, r7
  40551a:	e755      	b.n	4053c8 <__sfvwrite_r+0xa8>
  40551c:	6962      	ldr	r2, [r4, #20]
  40551e:	6820      	ldr	r0, [r4, #0]
  405520:	6921      	ldr	r1, [r4, #16]
  405522:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405526:	eba0 0a01 	sub.w	sl, r0, r1
  40552a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40552e:	f10a 0001 	add.w	r0, sl, #1
  405532:	ea4f 0868 	mov.w	r8, r8, asr #1
  405536:	4438      	add	r0, r7
  405538:	4540      	cmp	r0, r8
  40553a:	4642      	mov	r2, r8
  40553c:	bf84      	itt	hi
  40553e:	4680      	movhi	r8, r0
  405540:	4642      	movhi	r2, r8
  405542:	055b      	lsls	r3, r3, #21
  405544:	d544      	bpl.n	4055d0 <__sfvwrite_r+0x2b0>
  405546:	4611      	mov	r1, r2
  405548:	9800      	ldr	r0, [sp, #0]
  40554a:	f7fd ff2d 	bl	4033a8 <_malloc_r>
  40554e:	4683      	mov	fp, r0
  405550:	2800      	cmp	r0, #0
  405552:	d055      	beq.n	405600 <__sfvwrite_r+0x2e0>
  405554:	4652      	mov	r2, sl
  405556:	6921      	ldr	r1, [r4, #16]
  405558:	f7fe f9d6 	bl	403908 <memcpy>
  40555c:	89a3      	ldrh	r3, [r4, #12]
  40555e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405562:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405566:	81a3      	strh	r3, [r4, #12]
  405568:	eb0b 000a 	add.w	r0, fp, sl
  40556c:	eba8 030a 	sub.w	r3, r8, sl
  405570:	f8c4 b010 	str.w	fp, [r4, #16]
  405574:	f8c4 8014 	str.w	r8, [r4, #20]
  405578:	6020      	str	r0, [r4, #0]
  40557a:	60a3      	str	r3, [r4, #8]
  40557c:	46b8      	mov	r8, r7
  40557e:	46ba      	mov	sl, r7
  405580:	46bb      	mov	fp, r7
  405582:	e721      	b.n	4053c8 <__sfvwrite_r+0xa8>
  405584:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405588:	42b9      	cmp	r1, r7
  40558a:	bf28      	it	cs
  40558c:	4639      	movcs	r1, r7
  40558e:	464a      	mov	r2, r9
  405590:	fb91 f1f3 	sdiv	r1, r1, r3
  405594:	9800      	ldr	r0, [sp, #0]
  405596:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405598:	fb03 f301 	mul.w	r3, r3, r1
  40559c:	69e1      	ldr	r1, [r4, #28]
  40559e:	47b0      	blx	r6
  4055a0:	f1b0 0a00 	subs.w	sl, r0, #0
  4055a4:	f73f af1b 	bgt.w	4053de <__sfvwrite_r+0xbe>
  4055a8:	e738      	b.n	40541c <__sfvwrite_r+0xfc>
  4055aa:	461a      	mov	r2, r3
  4055ac:	4629      	mov	r1, r5
  4055ae:	9301      	str	r3, [sp, #4]
  4055b0:	f000 f94e 	bl	405850 <memmove>
  4055b4:	6822      	ldr	r2, [r4, #0]
  4055b6:	9b01      	ldr	r3, [sp, #4]
  4055b8:	9800      	ldr	r0, [sp, #0]
  4055ba:	441a      	add	r2, r3
  4055bc:	6022      	str	r2, [r4, #0]
  4055be:	4621      	mov	r1, r4
  4055c0:	f7ff fc4a 	bl	404e58 <_fflush_r>
  4055c4:	9b01      	ldr	r3, [sp, #4]
  4055c6:	2800      	cmp	r0, #0
  4055c8:	f47f af28 	bne.w	40541c <__sfvwrite_r+0xfc>
  4055cc:	461f      	mov	r7, r3
  4055ce:	e750      	b.n	405472 <__sfvwrite_r+0x152>
  4055d0:	9800      	ldr	r0, [sp, #0]
  4055d2:	f000 f9a1 	bl	405918 <_realloc_r>
  4055d6:	4683      	mov	fp, r0
  4055d8:	2800      	cmp	r0, #0
  4055da:	d1c5      	bne.n	405568 <__sfvwrite_r+0x248>
  4055dc:	9d00      	ldr	r5, [sp, #0]
  4055de:	6921      	ldr	r1, [r4, #16]
  4055e0:	4628      	mov	r0, r5
  4055e2:	f7ff fdb7 	bl	405154 <_free_r>
  4055e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4055ea:	220c      	movs	r2, #12
  4055ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4055f0:	602a      	str	r2, [r5, #0]
  4055f2:	e715      	b.n	405420 <__sfvwrite_r+0x100>
  4055f4:	f106 0901 	add.w	r9, r6, #1
  4055f8:	e722      	b.n	405440 <__sfvwrite_r+0x120>
  4055fa:	f04f 30ff 	mov.w	r0, #4294967295
  4055fe:	e6bf      	b.n	405380 <__sfvwrite_r+0x60>
  405600:	9a00      	ldr	r2, [sp, #0]
  405602:	230c      	movs	r3, #12
  405604:	6013      	str	r3, [r2, #0]
  405606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40560a:	e709      	b.n	405420 <__sfvwrite_r+0x100>
  40560c:	7ffffc00 	.word	0x7ffffc00

00405610 <_fwalk_reent>:
  405610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405614:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405618:	d01f      	beq.n	40565a <_fwalk_reent+0x4a>
  40561a:	4688      	mov	r8, r1
  40561c:	4606      	mov	r6, r0
  40561e:	f04f 0900 	mov.w	r9, #0
  405622:	687d      	ldr	r5, [r7, #4]
  405624:	68bc      	ldr	r4, [r7, #8]
  405626:	3d01      	subs	r5, #1
  405628:	d411      	bmi.n	40564e <_fwalk_reent+0x3e>
  40562a:	89a3      	ldrh	r3, [r4, #12]
  40562c:	2b01      	cmp	r3, #1
  40562e:	f105 35ff 	add.w	r5, r5, #4294967295
  405632:	d908      	bls.n	405646 <_fwalk_reent+0x36>
  405634:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405638:	3301      	adds	r3, #1
  40563a:	4621      	mov	r1, r4
  40563c:	4630      	mov	r0, r6
  40563e:	d002      	beq.n	405646 <_fwalk_reent+0x36>
  405640:	47c0      	blx	r8
  405642:	ea49 0900 	orr.w	r9, r9, r0
  405646:	1c6b      	adds	r3, r5, #1
  405648:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40564c:	d1ed      	bne.n	40562a <_fwalk_reent+0x1a>
  40564e:	683f      	ldr	r7, [r7, #0]
  405650:	2f00      	cmp	r7, #0
  405652:	d1e6      	bne.n	405622 <_fwalk_reent+0x12>
  405654:	4648      	mov	r0, r9
  405656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40565a:	46b9      	mov	r9, r7
  40565c:	4648      	mov	r0, r9
  40565e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405662:	bf00      	nop

00405664 <__locale_mb_cur_max>:
  405664:	4b04      	ldr	r3, [pc, #16]	; (405678 <__locale_mb_cur_max+0x14>)
  405666:	4a05      	ldr	r2, [pc, #20]	; (40567c <__locale_mb_cur_max+0x18>)
  405668:	681b      	ldr	r3, [r3, #0]
  40566a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40566c:	2b00      	cmp	r3, #0
  40566e:	bf08      	it	eq
  405670:	4613      	moveq	r3, r2
  405672:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405676:	4770      	bx	lr
  405678:	2040001c 	.word	0x2040001c
  40567c:	2040085c 	.word	0x2040085c

00405680 <__retarget_lock_init_recursive>:
  405680:	4770      	bx	lr
  405682:	bf00      	nop

00405684 <__retarget_lock_close_recursive>:
  405684:	4770      	bx	lr
  405686:	bf00      	nop

00405688 <__retarget_lock_acquire_recursive>:
  405688:	4770      	bx	lr
  40568a:	bf00      	nop

0040568c <__retarget_lock_release_recursive>:
  40568c:	4770      	bx	lr
  40568e:	bf00      	nop

00405690 <__swhatbuf_r>:
  405690:	b570      	push	{r4, r5, r6, lr}
  405692:	460c      	mov	r4, r1
  405694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405698:	2900      	cmp	r1, #0
  40569a:	b090      	sub	sp, #64	; 0x40
  40569c:	4615      	mov	r5, r2
  40569e:	461e      	mov	r6, r3
  4056a0:	db14      	blt.n	4056cc <__swhatbuf_r+0x3c>
  4056a2:	aa01      	add	r2, sp, #4
  4056a4:	f000 fc9e 	bl	405fe4 <_fstat_r>
  4056a8:	2800      	cmp	r0, #0
  4056aa:	db0f      	blt.n	4056cc <__swhatbuf_r+0x3c>
  4056ac:	9a02      	ldr	r2, [sp, #8]
  4056ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4056b2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4056b6:	fab2 f282 	clz	r2, r2
  4056ba:	0952      	lsrs	r2, r2, #5
  4056bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4056c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4056c4:	6032      	str	r2, [r6, #0]
  4056c6:	602b      	str	r3, [r5, #0]
  4056c8:	b010      	add	sp, #64	; 0x40
  4056ca:	bd70      	pop	{r4, r5, r6, pc}
  4056cc:	89a2      	ldrh	r2, [r4, #12]
  4056ce:	2300      	movs	r3, #0
  4056d0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4056d4:	6033      	str	r3, [r6, #0]
  4056d6:	d004      	beq.n	4056e2 <__swhatbuf_r+0x52>
  4056d8:	2240      	movs	r2, #64	; 0x40
  4056da:	4618      	mov	r0, r3
  4056dc:	602a      	str	r2, [r5, #0]
  4056de:	b010      	add	sp, #64	; 0x40
  4056e0:	bd70      	pop	{r4, r5, r6, pc}
  4056e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4056e6:	602b      	str	r3, [r5, #0]
  4056e8:	b010      	add	sp, #64	; 0x40
  4056ea:	bd70      	pop	{r4, r5, r6, pc}

004056ec <__smakebuf_r>:
  4056ec:	898a      	ldrh	r2, [r1, #12]
  4056ee:	0792      	lsls	r2, r2, #30
  4056f0:	460b      	mov	r3, r1
  4056f2:	d506      	bpl.n	405702 <__smakebuf_r+0x16>
  4056f4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4056f8:	2101      	movs	r1, #1
  4056fa:	601a      	str	r2, [r3, #0]
  4056fc:	611a      	str	r2, [r3, #16]
  4056fe:	6159      	str	r1, [r3, #20]
  405700:	4770      	bx	lr
  405702:	b5f0      	push	{r4, r5, r6, r7, lr}
  405704:	b083      	sub	sp, #12
  405706:	ab01      	add	r3, sp, #4
  405708:	466a      	mov	r2, sp
  40570a:	460c      	mov	r4, r1
  40570c:	4606      	mov	r6, r0
  40570e:	f7ff ffbf 	bl	405690 <__swhatbuf_r>
  405712:	9900      	ldr	r1, [sp, #0]
  405714:	4605      	mov	r5, r0
  405716:	4630      	mov	r0, r6
  405718:	f7fd fe46 	bl	4033a8 <_malloc_r>
  40571c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405720:	b1d8      	cbz	r0, 40575a <__smakebuf_r+0x6e>
  405722:	9a01      	ldr	r2, [sp, #4]
  405724:	4f15      	ldr	r7, [pc, #84]	; (40577c <__smakebuf_r+0x90>)
  405726:	9900      	ldr	r1, [sp, #0]
  405728:	63f7      	str	r7, [r6, #60]	; 0x3c
  40572a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40572e:	81a3      	strh	r3, [r4, #12]
  405730:	6020      	str	r0, [r4, #0]
  405732:	6120      	str	r0, [r4, #16]
  405734:	6161      	str	r1, [r4, #20]
  405736:	b91a      	cbnz	r2, 405740 <__smakebuf_r+0x54>
  405738:	432b      	orrs	r3, r5
  40573a:	81a3      	strh	r3, [r4, #12]
  40573c:	b003      	add	sp, #12
  40573e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405740:	4630      	mov	r0, r6
  405742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405746:	f000 fc61 	bl	40600c <_isatty_r>
  40574a:	b1a0      	cbz	r0, 405776 <__smakebuf_r+0x8a>
  40574c:	89a3      	ldrh	r3, [r4, #12]
  40574e:	f023 0303 	bic.w	r3, r3, #3
  405752:	f043 0301 	orr.w	r3, r3, #1
  405756:	b21b      	sxth	r3, r3
  405758:	e7ee      	b.n	405738 <__smakebuf_r+0x4c>
  40575a:	059a      	lsls	r2, r3, #22
  40575c:	d4ee      	bmi.n	40573c <__smakebuf_r+0x50>
  40575e:	f023 0303 	bic.w	r3, r3, #3
  405762:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405766:	f043 0302 	orr.w	r3, r3, #2
  40576a:	2101      	movs	r1, #1
  40576c:	81a3      	strh	r3, [r4, #12]
  40576e:	6022      	str	r2, [r4, #0]
  405770:	6122      	str	r2, [r4, #16]
  405772:	6161      	str	r1, [r4, #20]
  405774:	e7e2      	b.n	40573c <__smakebuf_r+0x50>
  405776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40577a:	e7dd      	b.n	405738 <__smakebuf_r+0x4c>
  40577c:	00404ead 	.word	0x00404ead

00405780 <__ascii_mbtowc>:
  405780:	b082      	sub	sp, #8
  405782:	b149      	cbz	r1, 405798 <__ascii_mbtowc+0x18>
  405784:	b15a      	cbz	r2, 40579e <__ascii_mbtowc+0x1e>
  405786:	b16b      	cbz	r3, 4057a4 <__ascii_mbtowc+0x24>
  405788:	7813      	ldrb	r3, [r2, #0]
  40578a:	600b      	str	r3, [r1, #0]
  40578c:	7812      	ldrb	r2, [r2, #0]
  40578e:	1c10      	adds	r0, r2, #0
  405790:	bf18      	it	ne
  405792:	2001      	movne	r0, #1
  405794:	b002      	add	sp, #8
  405796:	4770      	bx	lr
  405798:	a901      	add	r1, sp, #4
  40579a:	2a00      	cmp	r2, #0
  40579c:	d1f3      	bne.n	405786 <__ascii_mbtowc+0x6>
  40579e:	4610      	mov	r0, r2
  4057a0:	b002      	add	sp, #8
  4057a2:	4770      	bx	lr
  4057a4:	f06f 0001 	mvn.w	r0, #1
  4057a8:	e7f4      	b.n	405794 <__ascii_mbtowc+0x14>
  4057aa:	bf00      	nop
  4057ac:	0000      	movs	r0, r0
	...

004057b0 <memchr>:
  4057b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4057b4:	2a10      	cmp	r2, #16
  4057b6:	db2b      	blt.n	405810 <memchr+0x60>
  4057b8:	f010 0f07 	tst.w	r0, #7
  4057bc:	d008      	beq.n	4057d0 <memchr+0x20>
  4057be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4057c2:	3a01      	subs	r2, #1
  4057c4:	428b      	cmp	r3, r1
  4057c6:	d02d      	beq.n	405824 <memchr+0x74>
  4057c8:	f010 0f07 	tst.w	r0, #7
  4057cc:	b342      	cbz	r2, 405820 <memchr+0x70>
  4057ce:	d1f6      	bne.n	4057be <memchr+0xe>
  4057d0:	b4f0      	push	{r4, r5, r6, r7}
  4057d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4057d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4057da:	f022 0407 	bic.w	r4, r2, #7
  4057de:	f07f 0700 	mvns.w	r7, #0
  4057e2:	2300      	movs	r3, #0
  4057e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4057e8:	3c08      	subs	r4, #8
  4057ea:	ea85 0501 	eor.w	r5, r5, r1
  4057ee:	ea86 0601 	eor.w	r6, r6, r1
  4057f2:	fa85 f547 	uadd8	r5, r5, r7
  4057f6:	faa3 f587 	sel	r5, r3, r7
  4057fa:	fa86 f647 	uadd8	r6, r6, r7
  4057fe:	faa5 f687 	sel	r6, r5, r7
  405802:	b98e      	cbnz	r6, 405828 <memchr+0x78>
  405804:	d1ee      	bne.n	4057e4 <memchr+0x34>
  405806:	bcf0      	pop	{r4, r5, r6, r7}
  405808:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40580c:	f002 0207 	and.w	r2, r2, #7
  405810:	b132      	cbz	r2, 405820 <memchr+0x70>
  405812:	f810 3b01 	ldrb.w	r3, [r0], #1
  405816:	3a01      	subs	r2, #1
  405818:	ea83 0301 	eor.w	r3, r3, r1
  40581c:	b113      	cbz	r3, 405824 <memchr+0x74>
  40581e:	d1f8      	bne.n	405812 <memchr+0x62>
  405820:	2000      	movs	r0, #0
  405822:	4770      	bx	lr
  405824:	3801      	subs	r0, #1
  405826:	4770      	bx	lr
  405828:	2d00      	cmp	r5, #0
  40582a:	bf06      	itte	eq
  40582c:	4635      	moveq	r5, r6
  40582e:	3803      	subeq	r0, #3
  405830:	3807      	subne	r0, #7
  405832:	f015 0f01 	tst.w	r5, #1
  405836:	d107      	bne.n	405848 <memchr+0x98>
  405838:	3001      	adds	r0, #1
  40583a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40583e:	bf02      	ittt	eq
  405840:	3001      	addeq	r0, #1
  405842:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405846:	3001      	addeq	r0, #1
  405848:	bcf0      	pop	{r4, r5, r6, r7}
  40584a:	3801      	subs	r0, #1
  40584c:	4770      	bx	lr
  40584e:	bf00      	nop

00405850 <memmove>:
  405850:	4288      	cmp	r0, r1
  405852:	b5f0      	push	{r4, r5, r6, r7, lr}
  405854:	d90d      	bls.n	405872 <memmove+0x22>
  405856:	188b      	adds	r3, r1, r2
  405858:	4298      	cmp	r0, r3
  40585a:	d20a      	bcs.n	405872 <memmove+0x22>
  40585c:	1884      	adds	r4, r0, r2
  40585e:	2a00      	cmp	r2, #0
  405860:	d051      	beq.n	405906 <memmove+0xb6>
  405862:	4622      	mov	r2, r4
  405864:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405868:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40586c:	4299      	cmp	r1, r3
  40586e:	d1f9      	bne.n	405864 <memmove+0x14>
  405870:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405872:	2a0f      	cmp	r2, #15
  405874:	d948      	bls.n	405908 <memmove+0xb8>
  405876:	ea41 0300 	orr.w	r3, r1, r0
  40587a:	079b      	lsls	r3, r3, #30
  40587c:	d146      	bne.n	40590c <memmove+0xbc>
  40587e:	f100 0410 	add.w	r4, r0, #16
  405882:	f101 0310 	add.w	r3, r1, #16
  405886:	4615      	mov	r5, r2
  405888:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40588c:	f844 6c10 	str.w	r6, [r4, #-16]
  405890:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405894:	f844 6c0c 	str.w	r6, [r4, #-12]
  405898:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40589c:	f844 6c08 	str.w	r6, [r4, #-8]
  4058a0:	3d10      	subs	r5, #16
  4058a2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4058a6:	f844 6c04 	str.w	r6, [r4, #-4]
  4058aa:	2d0f      	cmp	r5, #15
  4058ac:	f103 0310 	add.w	r3, r3, #16
  4058b0:	f104 0410 	add.w	r4, r4, #16
  4058b4:	d8e8      	bhi.n	405888 <memmove+0x38>
  4058b6:	f1a2 0310 	sub.w	r3, r2, #16
  4058ba:	f023 030f 	bic.w	r3, r3, #15
  4058be:	f002 0e0f 	and.w	lr, r2, #15
  4058c2:	3310      	adds	r3, #16
  4058c4:	f1be 0f03 	cmp.w	lr, #3
  4058c8:	4419      	add	r1, r3
  4058ca:	4403      	add	r3, r0
  4058cc:	d921      	bls.n	405912 <memmove+0xc2>
  4058ce:	1f1e      	subs	r6, r3, #4
  4058d0:	460d      	mov	r5, r1
  4058d2:	4674      	mov	r4, lr
  4058d4:	3c04      	subs	r4, #4
  4058d6:	f855 7b04 	ldr.w	r7, [r5], #4
  4058da:	f846 7f04 	str.w	r7, [r6, #4]!
  4058de:	2c03      	cmp	r4, #3
  4058e0:	d8f8      	bhi.n	4058d4 <memmove+0x84>
  4058e2:	f1ae 0404 	sub.w	r4, lr, #4
  4058e6:	f024 0403 	bic.w	r4, r4, #3
  4058ea:	3404      	adds	r4, #4
  4058ec:	4421      	add	r1, r4
  4058ee:	4423      	add	r3, r4
  4058f0:	f002 0203 	and.w	r2, r2, #3
  4058f4:	b162      	cbz	r2, 405910 <memmove+0xc0>
  4058f6:	3b01      	subs	r3, #1
  4058f8:	440a      	add	r2, r1
  4058fa:	f811 4b01 	ldrb.w	r4, [r1], #1
  4058fe:	f803 4f01 	strb.w	r4, [r3, #1]!
  405902:	428a      	cmp	r2, r1
  405904:	d1f9      	bne.n	4058fa <memmove+0xaa>
  405906:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405908:	4603      	mov	r3, r0
  40590a:	e7f3      	b.n	4058f4 <memmove+0xa4>
  40590c:	4603      	mov	r3, r0
  40590e:	e7f2      	b.n	4058f6 <memmove+0xa6>
  405910:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405912:	4672      	mov	r2, lr
  405914:	e7ee      	b.n	4058f4 <memmove+0xa4>
  405916:	bf00      	nop

00405918 <_realloc_r>:
  405918:	2900      	cmp	r1, #0
  40591a:	f000 8095 	beq.w	405a48 <_realloc_r+0x130>
  40591e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405922:	460d      	mov	r5, r1
  405924:	4616      	mov	r6, r2
  405926:	b083      	sub	sp, #12
  405928:	4680      	mov	r8, r0
  40592a:	f106 070b 	add.w	r7, r6, #11
  40592e:	f7fe f8d3 	bl	403ad8 <__malloc_lock>
  405932:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405936:	2f16      	cmp	r7, #22
  405938:	f02e 0403 	bic.w	r4, lr, #3
  40593c:	f1a5 0908 	sub.w	r9, r5, #8
  405940:	d83c      	bhi.n	4059bc <_realloc_r+0xa4>
  405942:	2210      	movs	r2, #16
  405944:	4617      	mov	r7, r2
  405946:	42be      	cmp	r6, r7
  405948:	d83d      	bhi.n	4059c6 <_realloc_r+0xae>
  40594a:	4294      	cmp	r4, r2
  40594c:	da43      	bge.n	4059d6 <_realloc_r+0xbe>
  40594e:	4bc4      	ldr	r3, [pc, #784]	; (405c60 <_realloc_r+0x348>)
  405950:	6899      	ldr	r1, [r3, #8]
  405952:	eb09 0004 	add.w	r0, r9, r4
  405956:	4288      	cmp	r0, r1
  405958:	f000 80b4 	beq.w	405ac4 <_realloc_r+0x1ac>
  40595c:	6843      	ldr	r3, [r0, #4]
  40595e:	f023 0101 	bic.w	r1, r3, #1
  405962:	4401      	add	r1, r0
  405964:	6849      	ldr	r1, [r1, #4]
  405966:	07c9      	lsls	r1, r1, #31
  405968:	d54c      	bpl.n	405a04 <_realloc_r+0xec>
  40596a:	f01e 0f01 	tst.w	lr, #1
  40596e:	f000 809b 	beq.w	405aa8 <_realloc_r+0x190>
  405972:	4631      	mov	r1, r6
  405974:	4640      	mov	r0, r8
  405976:	f7fd fd17 	bl	4033a8 <_malloc_r>
  40597a:	4606      	mov	r6, r0
  40597c:	2800      	cmp	r0, #0
  40597e:	d03a      	beq.n	4059f6 <_realloc_r+0xde>
  405980:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405984:	f023 0301 	bic.w	r3, r3, #1
  405988:	444b      	add	r3, r9
  40598a:	f1a0 0208 	sub.w	r2, r0, #8
  40598e:	429a      	cmp	r2, r3
  405990:	f000 8121 	beq.w	405bd6 <_realloc_r+0x2be>
  405994:	1f22      	subs	r2, r4, #4
  405996:	2a24      	cmp	r2, #36	; 0x24
  405998:	f200 8107 	bhi.w	405baa <_realloc_r+0x292>
  40599c:	2a13      	cmp	r2, #19
  40599e:	f200 80db 	bhi.w	405b58 <_realloc_r+0x240>
  4059a2:	4603      	mov	r3, r0
  4059a4:	462a      	mov	r2, r5
  4059a6:	6811      	ldr	r1, [r2, #0]
  4059a8:	6019      	str	r1, [r3, #0]
  4059aa:	6851      	ldr	r1, [r2, #4]
  4059ac:	6059      	str	r1, [r3, #4]
  4059ae:	6892      	ldr	r2, [r2, #8]
  4059b0:	609a      	str	r2, [r3, #8]
  4059b2:	4629      	mov	r1, r5
  4059b4:	4640      	mov	r0, r8
  4059b6:	f7ff fbcd 	bl	405154 <_free_r>
  4059ba:	e01c      	b.n	4059f6 <_realloc_r+0xde>
  4059bc:	f027 0707 	bic.w	r7, r7, #7
  4059c0:	2f00      	cmp	r7, #0
  4059c2:	463a      	mov	r2, r7
  4059c4:	dabf      	bge.n	405946 <_realloc_r+0x2e>
  4059c6:	2600      	movs	r6, #0
  4059c8:	230c      	movs	r3, #12
  4059ca:	4630      	mov	r0, r6
  4059cc:	f8c8 3000 	str.w	r3, [r8]
  4059d0:	b003      	add	sp, #12
  4059d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059d6:	462e      	mov	r6, r5
  4059d8:	1be3      	subs	r3, r4, r7
  4059da:	2b0f      	cmp	r3, #15
  4059dc:	d81e      	bhi.n	405a1c <_realloc_r+0x104>
  4059de:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4059e2:	f003 0301 	and.w	r3, r3, #1
  4059e6:	4323      	orrs	r3, r4
  4059e8:	444c      	add	r4, r9
  4059ea:	f8c9 3004 	str.w	r3, [r9, #4]
  4059ee:	6863      	ldr	r3, [r4, #4]
  4059f0:	f043 0301 	orr.w	r3, r3, #1
  4059f4:	6063      	str	r3, [r4, #4]
  4059f6:	4640      	mov	r0, r8
  4059f8:	f7fe f874 	bl	403ae4 <__malloc_unlock>
  4059fc:	4630      	mov	r0, r6
  4059fe:	b003      	add	sp, #12
  405a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a04:	f023 0303 	bic.w	r3, r3, #3
  405a08:	18e1      	adds	r1, r4, r3
  405a0a:	4291      	cmp	r1, r2
  405a0c:	db1f      	blt.n	405a4e <_realloc_r+0x136>
  405a0e:	68c3      	ldr	r3, [r0, #12]
  405a10:	6882      	ldr	r2, [r0, #8]
  405a12:	462e      	mov	r6, r5
  405a14:	60d3      	str	r3, [r2, #12]
  405a16:	460c      	mov	r4, r1
  405a18:	609a      	str	r2, [r3, #8]
  405a1a:	e7dd      	b.n	4059d8 <_realloc_r+0xc0>
  405a1c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405a20:	eb09 0107 	add.w	r1, r9, r7
  405a24:	f002 0201 	and.w	r2, r2, #1
  405a28:	444c      	add	r4, r9
  405a2a:	f043 0301 	orr.w	r3, r3, #1
  405a2e:	4317      	orrs	r7, r2
  405a30:	f8c9 7004 	str.w	r7, [r9, #4]
  405a34:	604b      	str	r3, [r1, #4]
  405a36:	6863      	ldr	r3, [r4, #4]
  405a38:	f043 0301 	orr.w	r3, r3, #1
  405a3c:	3108      	adds	r1, #8
  405a3e:	6063      	str	r3, [r4, #4]
  405a40:	4640      	mov	r0, r8
  405a42:	f7ff fb87 	bl	405154 <_free_r>
  405a46:	e7d6      	b.n	4059f6 <_realloc_r+0xde>
  405a48:	4611      	mov	r1, r2
  405a4a:	f7fd bcad 	b.w	4033a8 <_malloc_r>
  405a4e:	f01e 0f01 	tst.w	lr, #1
  405a52:	d18e      	bne.n	405972 <_realloc_r+0x5a>
  405a54:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405a58:	eba9 0a01 	sub.w	sl, r9, r1
  405a5c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405a60:	f021 0103 	bic.w	r1, r1, #3
  405a64:	440b      	add	r3, r1
  405a66:	4423      	add	r3, r4
  405a68:	4293      	cmp	r3, r2
  405a6a:	db25      	blt.n	405ab8 <_realloc_r+0x1a0>
  405a6c:	68c2      	ldr	r2, [r0, #12]
  405a6e:	6881      	ldr	r1, [r0, #8]
  405a70:	4656      	mov	r6, sl
  405a72:	60ca      	str	r2, [r1, #12]
  405a74:	6091      	str	r1, [r2, #8]
  405a76:	f8da 100c 	ldr.w	r1, [sl, #12]
  405a7a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405a7e:	1f22      	subs	r2, r4, #4
  405a80:	2a24      	cmp	r2, #36	; 0x24
  405a82:	60c1      	str	r1, [r0, #12]
  405a84:	6088      	str	r0, [r1, #8]
  405a86:	f200 8094 	bhi.w	405bb2 <_realloc_r+0x29a>
  405a8a:	2a13      	cmp	r2, #19
  405a8c:	d96f      	bls.n	405b6e <_realloc_r+0x256>
  405a8e:	6829      	ldr	r1, [r5, #0]
  405a90:	f8ca 1008 	str.w	r1, [sl, #8]
  405a94:	6869      	ldr	r1, [r5, #4]
  405a96:	f8ca 100c 	str.w	r1, [sl, #12]
  405a9a:	2a1b      	cmp	r2, #27
  405a9c:	f200 80a2 	bhi.w	405be4 <_realloc_r+0x2cc>
  405aa0:	3508      	adds	r5, #8
  405aa2:	f10a 0210 	add.w	r2, sl, #16
  405aa6:	e063      	b.n	405b70 <_realloc_r+0x258>
  405aa8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405aac:	eba9 0a03 	sub.w	sl, r9, r3
  405ab0:	f8da 1004 	ldr.w	r1, [sl, #4]
  405ab4:	f021 0103 	bic.w	r1, r1, #3
  405ab8:	1863      	adds	r3, r4, r1
  405aba:	4293      	cmp	r3, r2
  405abc:	f6ff af59 	blt.w	405972 <_realloc_r+0x5a>
  405ac0:	4656      	mov	r6, sl
  405ac2:	e7d8      	b.n	405a76 <_realloc_r+0x15e>
  405ac4:	6841      	ldr	r1, [r0, #4]
  405ac6:	f021 0b03 	bic.w	fp, r1, #3
  405aca:	44a3      	add	fp, r4
  405acc:	f107 0010 	add.w	r0, r7, #16
  405ad0:	4583      	cmp	fp, r0
  405ad2:	da56      	bge.n	405b82 <_realloc_r+0x26a>
  405ad4:	f01e 0f01 	tst.w	lr, #1
  405ad8:	f47f af4b 	bne.w	405972 <_realloc_r+0x5a>
  405adc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405ae0:	eba9 0a01 	sub.w	sl, r9, r1
  405ae4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405ae8:	f021 0103 	bic.w	r1, r1, #3
  405aec:	448b      	add	fp, r1
  405aee:	4558      	cmp	r0, fp
  405af0:	dce2      	bgt.n	405ab8 <_realloc_r+0x1a0>
  405af2:	4656      	mov	r6, sl
  405af4:	f8da 100c 	ldr.w	r1, [sl, #12]
  405af8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405afc:	1f22      	subs	r2, r4, #4
  405afe:	2a24      	cmp	r2, #36	; 0x24
  405b00:	60c1      	str	r1, [r0, #12]
  405b02:	6088      	str	r0, [r1, #8]
  405b04:	f200 808f 	bhi.w	405c26 <_realloc_r+0x30e>
  405b08:	2a13      	cmp	r2, #19
  405b0a:	f240 808a 	bls.w	405c22 <_realloc_r+0x30a>
  405b0e:	6829      	ldr	r1, [r5, #0]
  405b10:	f8ca 1008 	str.w	r1, [sl, #8]
  405b14:	6869      	ldr	r1, [r5, #4]
  405b16:	f8ca 100c 	str.w	r1, [sl, #12]
  405b1a:	2a1b      	cmp	r2, #27
  405b1c:	f200 808a 	bhi.w	405c34 <_realloc_r+0x31c>
  405b20:	3508      	adds	r5, #8
  405b22:	f10a 0210 	add.w	r2, sl, #16
  405b26:	6829      	ldr	r1, [r5, #0]
  405b28:	6011      	str	r1, [r2, #0]
  405b2a:	6869      	ldr	r1, [r5, #4]
  405b2c:	6051      	str	r1, [r2, #4]
  405b2e:	68a9      	ldr	r1, [r5, #8]
  405b30:	6091      	str	r1, [r2, #8]
  405b32:	eb0a 0107 	add.w	r1, sl, r7
  405b36:	ebab 0207 	sub.w	r2, fp, r7
  405b3a:	f042 0201 	orr.w	r2, r2, #1
  405b3e:	6099      	str	r1, [r3, #8]
  405b40:	604a      	str	r2, [r1, #4]
  405b42:	f8da 3004 	ldr.w	r3, [sl, #4]
  405b46:	f003 0301 	and.w	r3, r3, #1
  405b4a:	431f      	orrs	r7, r3
  405b4c:	4640      	mov	r0, r8
  405b4e:	f8ca 7004 	str.w	r7, [sl, #4]
  405b52:	f7fd ffc7 	bl	403ae4 <__malloc_unlock>
  405b56:	e751      	b.n	4059fc <_realloc_r+0xe4>
  405b58:	682b      	ldr	r3, [r5, #0]
  405b5a:	6003      	str	r3, [r0, #0]
  405b5c:	686b      	ldr	r3, [r5, #4]
  405b5e:	6043      	str	r3, [r0, #4]
  405b60:	2a1b      	cmp	r2, #27
  405b62:	d82d      	bhi.n	405bc0 <_realloc_r+0x2a8>
  405b64:	f100 0308 	add.w	r3, r0, #8
  405b68:	f105 0208 	add.w	r2, r5, #8
  405b6c:	e71b      	b.n	4059a6 <_realloc_r+0x8e>
  405b6e:	4632      	mov	r2, r6
  405b70:	6829      	ldr	r1, [r5, #0]
  405b72:	6011      	str	r1, [r2, #0]
  405b74:	6869      	ldr	r1, [r5, #4]
  405b76:	6051      	str	r1, [r2, #4]
  405b78:	68a9      	ldr	r1, [r5, #8]
  405b7a:	6091      	str	r1, [r2, #8]
  405b7c:	461c      	mov	r4, r3
  405b7e:	46d1      	mov	r9, sl
  405b80:	e72a      	b.n	4059d8 <_realloc_r+0xc0>
  405b82:	eb09 0107 	add.w	r1, r9, r7
  405b86:	ebab 0b07 	sub.w	fp, fp, r7
  405b8a:	f04b 0201 	orr.w	r2, fp, #1
  405b8e:	6099      	str	r1, [r3, #8]
  405b90:	604a      	str	r2, [r1, #4]
  405b92:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405b96:	f003 0301 	and.w	r3, r3, #1
  405b9a:	431f      	orrs	r7, r3
  405b9c:	4640      	mov	r0, r8
  405b9e:	f845 7c04 	str.w	r7, [r5, #-4]
  405ba2:	f7fd ff9f 	bl	403ae4 <__malloc_unlock>
  405ba6:	462e      	mov	r6, r5
  405ba8:	e728      	b.n	4059fc <_realloc_r+0xe4>
  405baa:	4629      	mov	r1, r5
  405bac:	f7ff fe50 	bl	405850 <memmove>
  405bb0:	e6ff      	b.n	4059b2 <_realloc_r+0x9a>
  405bb2:	4629      	mov	r1, r5
  405bb4:	4630      	mov	r0, r6
  405bb6:	461c      	mov	r4, r3
  405bb8:	46d1      	mov	r9, sl
  405bba:	f7ff fe49 	bl	405850 <memmove>
  405bbe:	e70b      	b.n	4059d8 <_realloc_r+0xc0>
  405bc0:	68ab      	ldr	r3, [r5, #8]
  405bc2:	6083      	str	r3, [r0, #8]
  405bc4:	68eb      	ldr	r3, [r5, #12]
  405bc6:	60c3      	str	r3, [r0, #12]
  405bc8:	2a24      	cmp	r2, #36	; 0x24
  405bca:	d017      	beq.n	405bfc <_realloc_r+0x2e4>
  405bcc:	f100 0310 	add.w	r3, r0, #16
  405bd0:	f105 0210 	add.w	r2, r5, #16
  405bd4:	e6e7      	b.n	4059a6 <_realloc_r+0x8e>
  405bd6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405bda:	f023 0303 	bic.w	r3, r3, #3
  405bde:	441c      	add	r4, r3
  405be0:	462e      	mov	r6, r5
  405be2:	e6f9      	b.n	4059d8 <_realloc_r+0xc0>
  405be4:	68a9      	ldr	r1, [r5, #8]
  405be6:	f8ca 1010 	str.w	r1, [sl, #16]
  405bea:	68e9      	ldr	r1, [r5, #12]
  405bec:	f8ca 1014 	str.w	r1, [sl, #20]
  405bf0:	2a24      	cmp	r2, #36	; 0x24
  405bf2:	d00c      	beq.n	405c0e <_realloc_r+0x2f6>
  405bf4:	3510      	adds	r5, #16
  405bf6:	f10a 0218 	add.w	r2, sl, #24
  405bfa:	e7b9      	b.n	405b70 <_realloc_r+0x258>
  405bfc:	692b      	ldr	r3, [r5, #16]
  405bfe:	6103      	str	r3, [r0, #16]
  405c00:	696b      	ldr	r3, [r5, #20]
  405c02:	6143      	str	r3, [r0, #20]
  405c04:	f105 0218 	add.w	r2, r5, #24
  405c08:	f100 0318 	add.w	r3, r0, #24
  405c0c:	e6cb      	b.n	4059a6 <_realloc_r+0x8e>
  405c0e:	692a      	ldr	r2, [r5, #16]
  405c10:	f8ca 2018 	str.w	r2, [sl, #24]
  405c14:	696a      	ldr	r2, [r5, #20]
  405c16:	f8ca 201c 	str.w	r2, [sl, #28]
  405c1a:	3518      	adds	r5, #24
  405c1c:	f10a 0220 	add.w	r2, sl, #32
  405c20:	e7a6      	b.n	405b70 <_realloc_r+0x258>
  405c22:	4632      	mov	r2, r6
  405c24:	e77f      	b.n	405b26 <_realloc_r+0x20e>
  405c26:	4629      	mov	r1, r5
  405c28:	4630      	mov	r0, r6
  405c2a:	9301      	str	r3, [sp, #4]
  405c2c:	f7ff fe10 	bl	405850 <memmove>
  405c30:	9b01      	ldr	r3, [sp, #4]
  405c32:	e77e      	b.n	405b32 <_realloc_r+0x21a>
  405c34:	68a9      	ldr	r1, [r5, #8]
  405c36:	f8ca 1010 	str.w	r1, [sl, #16]
  405c3a:	68e9      	ldr	r1, [r5, #12]
  405c3c:	f8ca 1014 	str.w	r1, [sl, #20]
  405c40:	2a24      	cmp	r2, #36	; 0x24
  405c42:	d003      	beq.n	405c4c <_realloc_r+0x334>
  405c44:	3510      	adds	r5, #16
  405c46:	f10a 0218 	add.w	r2, sl, #24
  405c4a:	e76c      	b.n	405b26 <_realloc_r+0x20e>
  405c4c:	692a      	ldr	r2, [r5, #16]
  405c4e:	f8ca 2018 	str.w	r2, [sl, #24]
  405c52:	696a      	ldr	r2, [r5, #20]
  405c54:	f8ca 201c 	str.w	r2, [sl, #28]
  405c58:	3518      	adds	r5, #24
  405c5a:	f10a 0220 	add.w	r2, sl, #32
  405c5e:	e762      	b.n	405b26 <_realloc_r+0x20e>
  405c60:	20400448 	.word	0x20400448

00405c64 <__sread>:
  405c64:	b510      	push	{r4, lr}
  405c66:	460c      	mov	r4, r1
  405c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405c6c:	f000 f9f6 	bl	40605c <_read_r>
  405c70:	2800      	cmp	r0, #0
  405c72:	db03      	blt.n	405c7c <__sread+0x18>
  405c74:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405c76:	4403      	add	r3, r0
  405c78:	6523      	str	r3, [r4, #80]	; 0x50
  405c7a:	bd10      	pop	{r4, pc}
  405c7c:	89a3      	ldrh	r3, [r4, #12]
  405c7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405c82:	81a3      	strh	r3, [r4, #12]
  405c84:	bd10      	pop	{r4, pc}
  405c86:	bf00      	nop

00405c88 <__swrite>:
  405c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405c8c:	4616      	mov	r6, r2
  405c8e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405c92:	461f      	mov	r7, r3
  405c94:	05d3      	lsls	r3, r2, #23
  405c96:	460c      	mov	r4, r1
  405c98:	4605      	mov	r5, r0
  405c9a:	d507      	bpl.n	405cac <__swrite+0x24>
  405c9c:	2200      	movs	r2, #0
  405c9e:	2302      	movs	r3, #2
  405ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ca4:	f000 f9c4 	bl	406030 <_lseek_r>
  405ca8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405cac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405cb0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405cb4:	81a2      	strh	r2, [r4, #12]
  405cb6:	463b      	mov	r3, r7
  405cb8:	4632      	mov	r2, r6
  405cba:	4628      	mov	r0, r5
  405cbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405cc0:	f000 b8a4 	b.w	405e0c <_write_r>

00405cc4 <__sseek>:
  405cc4:	b510      	push	{r4, lr}
  405cc6:	460c      	mov	r4, r1
  405cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ccc:	f000 f9b0 	bl	406030 <_lseek_r>
  405cd0:	89a3      	ldrh	r3, [r4, #12]
  405cd2:	1c42      	adds	r2, r0, #1
  405cd4:	bf0e      	itee	eq
  405cd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405cda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405cde:	6520      	strne	r0, [r4, #80]	; 0x50
  405ce0:	81a3      	strh	r3, [r4, #12]
  405ce2:	bd10      	pop	{r4, pc}

00405ce4 <__sclose>:
  405ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ce8:	f000 b908 	b.w	405efc <_close_r>

00405cec <__swbuf_r>:
  405cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405cee:	460d      	mov	r5, r1
  405cf0:	4614      	mov	r4, r2
  405cf2:	4606      	mov	r6, r0
  405cf4:	b110      	cbz	r0, 405cfc <__swbuf_r+0x10>
  405cf6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405cf8:	2b00      	cmp	r3, #0
  405cfa:	d04b      	beq.n	405d94 <__swbuf_r+0xa8>
  405cfc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405d00:	69a3      	ldr	r3, [r4, #24]
  405d02:	60a3      	str	r3, [r4, #8]
  405d04:	b291      	uxth	r1, r2
  405d06:	0708      	lsls	r0, r1, #28
  405d08:	d539      	bpl.n	405d7e <__swbuf_r+0x92>
  405d0a:	6923      	ldr	r3, [r4, #16]
  405d0c:	2b00      	cmp	r3, #0
  405d0e:	d036      	beq.n	405d7e <__swbuf_r+0x92>
  405d10:	b2ed      	uxtb	r5, r5
  405d12:	0489      	lsls	r1, r1, #18
  405d14:	462f      	mov	r7, r5
  405d16:	d515      	bpl.n	405d44 <__swbuf_r+0x58>
  405d18:	6822      	ldr	r2, [r4, #0]
  405d1a:	6961      	ldr	r1, [r4, #20]
  405d1c:	1ad3      	subs	r3, r2, r3
  405d1e:	428b      	cmp	r3, r1
  405d20:	da1c      	bge.n	405d5c <__swbuf_r+0x70>
  405d22:	3301      	adds	r3, #1
  405d24:	68a1      	ldr	r1, [r4, #8]
  405d26:	1c50      	adds	r0, r2, #1
  405d28:	3901      	subs	r1, #1
  405d2a:	60a1      	str	r1, [r4, #8]
  405d2c:	6020      	str	r0, [r4, #0]
  405d2e:	7015      	strb	r5, [r2, #0]
  405d30:	6962      	ldr	r2, [r4, #20]
  405d32:	429a      	cmp	r2, r3
  405d34:	d01a      	beq.n	405d6c <__swbuf_r+0x80>
  405d36:	89a3      	ldrh	r3, [r4, #12]
  405d38:	07db      	lsls	r3, r3, #31
  405d3a:	d501      	bpl.n	405d40 <__swbuf_r+0x54>
  405d3c:	2d0a      	cmp	r5, #10
  405d3e:	d015      	beq.n	405d6c <__swbuf_r+0x80>
  405d40:	4638      	mov	r0, r7
  405d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405d44:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405d46:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405d4a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  405d4e:	81a2      	strh	r2, [r4, #12]
  405d50:	6822      	ldr	r2, [r4, #0]
  405d52:	6661      	str	r1, [r4, #100]	; 0x64
  405d54:	6961      	ldr	r1, [r4, #20]
  405d56:	1ad3      	subs	r3, r2, r3
  405d58:	428b      	cmp	r3, r1
  405d5a:	dbe2      	blt.n	405d22 <__swbuf_r+0x36>
  405d5c:	4621      	mov	r1, r4
  405d5e:	4630      	mov	r0, r6
  405d60:	f7ff f87a 	bl	404e58 <_fflush_r>
  405d64:	b940      	cbnz	r0, 405d78 <__swbuf_r+0x8c>
  405d66:	6822      	ldr	r2, [r4, #0]
  405d68:	2301      	movs	r3, #1
  405d6a:	e7db      	b.n	405d24 <__swbuf_r+0x38>
  405d6c:	4621      	mov	r1, r4
  405d6e:	4630      	mov	r0, r6
  405d70:	f7ff f872 	bl	404e58 <_fflush_r>
  405d74:	2800      	cmp	r0, #0
  405d76:	d0e3      	beq.n	405d40 <__swbuf_r+0x54>
  405d78:	f04f 37ff 	mov.w	r7, #4294967295
  405d7c:	e7e0      	b.n	405d40 <__swbuf_r+0x54>
  405d7e:	4621      	mov	r1, r4
  405d80:	4630      	mov	r0, r6
  405d82:	f7fe ff55 	bl	404c30 <__swsetup_r>
  405d86:	2800      	cmp	r0, #0
  405d88:	d1f6      	bne.n	405d78 <__swbuf_r+0x8c>
  405d8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405d8e:	6923      	ldr	r3, [r4, #16]
  405d90:	b291      	uxth	r1, r2
  405d92:	e7bd      	b.n	405d10 <__swbuf_r+0x24>
  405d94:	f7ff f8b8 	bl	404f08 <__sinit>
  405d98:	e7b0      	b.n	405cfc <__swbuf_r+0x10>
  405d9a:	bf00      	nop

00405d9c <_wcrtomb_r>:
  405d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  405d9e:	4606      	mov	r6, r0
  405da0:	b085      	sub	sp, #20
  405da2:	461f      	mov	r7, r3
  405da4:	b189      	cbz	r1, 405dca <_wcrtomb_r+0x2e>
  405da6:	4c10      	ldr	r4, [pc, #64]	; (405de8 <_wcrtomb_r+0x4c>)
  405da8:	4d10      	ldr	r5, [pc, #64]	; (405dec <_wcrtomb_r+0x50>)
  405daa:	6824      	ldr	r4, [r4, #0]
  405dac:	6b64      	ldr	r4, [r4, #52]	; 0x34
  405dae:	2c00      	cmp	r4, #0
  405db0:	bf08      	it	eq
  405db2:	462c      	moveq	r4, r5
  405db4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  405db8:	47a0      	blx	r4
  405dba:	1c43      	adds	r3, r0, #1
  405dbc:	d103      	bne.n	405dc6 <_wcrtomb_r+0x2a>
  405dbe:	2200      	movs	r2, #0
  405dc0:	238a      	movs	r3, #138	; 0x8a
  405dc2:	603a      	str	r2, [r7, #0]
  405dc4:	6033      	str	r3, [r6, #0]
  405dc6:	b005      	add	sp, #20
  405dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405dca:	460c      	mov	r4, r1
  405dcc:	4906      	ldr	r1, [pc, #24]	; (405de8 <_wcrtomb_r+0x4c>)
  405dce:	4a07      	ldr	r2, [pc, #28]	; (405dec <_wcrtomb_r+0x50>)
  405dd0:	6809      	ldr	r1, [r1, #0]
  405dd2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405dd4:	2900      	cmp	r1, #0
  405dd6:	bf08      	it	eq
  405dd8:	4611      	moveq	r1, r2
  405dda:	4622      	mov	r2, r4
  405ddc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  405de0:	a901      	add	r1, sp, #4
  405de2:	47a0      	blx	r4
  405de4:	e7e9      	b.n	405dba <_wcrtomb_r+0x1e>
  405de6:	bf00      	nop
  405de8:	2040001c 	.word	0x2040001c
  405dec:	2040085c 	.word	0x2040085c

00405df0 <__ascii_wctomb>:
  405df0:	b121      	cbz	r1, 405dfc <__ascii_wctomb+0xc>
  405df2:	2aff      	cmp	r2, #255	; 0xff
  405df4:	d804      	bhi.n	405e00 <__ascii_wctomb+0x10>
  405df6:	700a      	strb	r2, [r1, #0]
  405df8:	2001      	movs	r0, #1
  405dfa:	4770      	bx	lr
  405dfc:	4608      	mov	r0, r1
  405dfe:	4770      	bx	lr
  405e00:	238a      	movs	r3, #138	; 0x8a
  405e02:	6003      	str	r3, [r0, #0]
  405e04:	f04f 30ff 	mov.w	r0, #4294967295
  405e08:	4770      	bx	lr
  405e0a:	bf00      	nop

00405e0c <_write_r>:
  405e0c:	b570      	push	{r4, r5, r6, lr}
  405e0e:	460d      	mov	r5, r1
  405e10:	4c08      	ldr	r4, [pc, #32]	; (405e34 <_write_r+0x28>)
  405e12:	4611      	mov	r1, r2
  405e14:	4606      	mov	r6, r0
  405e16:	461a      	mov	r2, r3
  405e18:	4628      	mov	r0, r5
  405e1a:	2300      	movs	r3, #0
  405e1c:	6023      	str	r3, [r4, #0]
  405e1e:	f7fa fa87 	bl	400330 <_write>
  405e22:	1c43      	adds	r3, r0, #1
  405e24:	d000      	beq.n	405e28 <_write_r+0x1c>
  405e26:	bd70      	pop	{r4, r5, r6, pc}
  405e28:	6823      	ldr	r3, [r4, #0]
  405e2a:	2b00      	cmp	r3, #0
  405e2c:	d0fb      	beq.n	405e26 <_write_r+0x1a>
  405e2e:	6033      	str	r3, [r6, #0]
  405e30:	bd70      	pop	{r4, r5, r6, pc}
  405e32:	bf00      	nop
  405e34:	20400c4c 	.word	0x20400c4c

00405e38 <__register_exitproc>:
  405e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405e3c:	4d2c      	ldr	r5, [pc, #176]	; (405ef0 <__register_exitproc+0xb8>)
  405e3e:	4606      	mov	r6, r0
  405e40:	6828      	ldr	r0, [r5, #0]
  405e42:	4698      	mov	r8, r3
  405e44:	460f      	mov	r7, r1
  405e46:	4691      	mov	r9, r2
  405e48:	f7ff fc1e 	bl	405688 <__retarget_lock_acquire_recursive>
  405e4c:	4b29      	ldr	r3, [pc, #164]	; (405ef4 <__register_exitproc+0xbc>)
  405e4e:	681c      	ldr	r4, [r3, #0]
  405e50:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405e54:	2b00      	cmp	r3, #0
  405e56:	d03e      	beq.n	405ed6 <__register_exitproc+0x9e>
  405e58:	685a      	ldr	r2, [r3, #4]
  405e5a:	2a1f      	cmp	r2, #31
  405e5c:	dc1c      	bgt.n	405e98 <__register_exitproc+0x60>
  405e5e:	f102 0e01 	add.w	lr, r2, #1
  405e62:	b176      	cbz	r6, 405e82 <__register_exitproc+0x4a>
  405e64:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405e68:	2401      	movs	r4, #1
  405e6a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405e6e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405e72:	4094      	lsls	r4, r2
  405e74:	4320      	orrs	r0, r4
  405e76:	2e02      	cmp	r6, #2
  405e78:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405e7c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405e80:	d023      	beq.n	405eca <__register_exitproc+0x92>
  405e82:	3202      	adds	r2, #2
  405e84:	f8c3 e004 	str.w	lr, [r3, #4]
  405e88:	6828      	ldr	r0, [r5, #0]
  405e8a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  405e8e:	f7ff fbfd 	bl	40568c <__retarget_lock_release_recursive>
  405e92:	2000      	movs	r0, #0
  405e94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405e98:	4b17      	ldr	r3, [pc, #92]	; (405ef8 <__register_exitproc+0xc0>)
  405e9a:	b30b      	cbz	r3, 405ee0 <__register_exitproc+0xa8>
  405e9c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405ea0:	f7fd fa72 	bl	403388 <malloc>
  405ea4:	4603      	mov	r3, r0
  405ea6:	b1d8      	cbz	r0, 405ee0 <__register_exitproc+0xa8>
  405ea8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405eac:	6002      	str	r2, [r0, #0]
  405eae:	2100      	movs	r1, #0
  405eb0:	6041      	str	r1, [r0, #4]
  405eb2:	460a      	mov	r2, r1
  405eb4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405eb8:	f04f 0e01 	mov.w	lr, #1
  405ebc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405ec0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405ec4:	2e00      	cmp	r6, #0
  405ec6:	d0dc      	beq.n	405e82 <__register_exitproc+0x4a>
  405ec8:	e7cc      	b.n	405e64 <__register_exitproc+0x2c>
  405eca:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405ece:	430c      	orrs	r4, r1
  405ed0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405ed4:	e7d5      	b.n	405e82 <__register_exitproc+0x4a>
  405ed6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405eda:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405ede:	e7bb      	b.n	405e58 <__register_exitproc+0x20>
  405ee0:	6828      	ldr	r0, [r5, #0]
  405ee2:	f7ff fbd3 	bl	40568c <__retarget_lock_release_recursive>
  405ee6:	f04f 30ff 	mov.w	r0, #4294967295
  405eea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405eee:	bf00      	nop
  405ef0:	20400858 	.word	0x20400858
  405ef4:	00406464 	.word	0x00406464
  405ef8:	00403389 	.word	0x00403389

00405efc <_close_r>:
  405efc:	b538      	push	{r3, r4, r5, lr}
  405efe:	4c07      	ldr	r4, [pc, #28]	; (405f1c <_close_r+0x20>)
  405f00:	2300      	movs	r3, #0
  405f02:	4605      	mov	r5, r0
  405f04:	4608      	mov	r0, r1
  405f06:	6023      	str	r3, [r4, #0]
  405f08:	f7fa ff24 	bl	400d54 <_close>
  405f0c:	1c43      	adds	r3, r0, #1
  405f0e:	d000      	beq.n	405f12 <_close_r+0x16>
  405f10:	bd38      	pop	{r3, r4, r5, pc}
  405f12:	6823      	ldr	r3, [r4, #0]
  405f14:	2b00      	cmp	r3, #0
  405f16:	d0fb      	beq.n	405f10 <_close_r+0x14>
  405f18:	602b      	str	r3, [r5, #0]
  405f1a:	bd38      	pop	{r3, r4, r5, pc}
  405f1c:	20400c4c 	.word	0x20400c4c

00405f20 <_fclose_r>:
  405f20:	b570      	push	{r4, r5, r6, lr}
  405f22:	b159      	cbz	r1, 405f3c <_fclose_r+0x1c>
  405f24:	4605      	mov	r5, r0
  405f26:	460c      	mov	r4, r1
  405f28:	b110      	cbz	r0, 405f30 <_fclose_r+0x10>
  405f2a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405f2c:	2b00      	cmp	r3, #0
  405f2e:	d03c      	beq.n	405faa <_fclose_r+0x8a>
  405f30:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405f32:	07d8      	lsls	r0, r3, #31
  405f34:	d505      	bpl.n	405f42 <_fclose_r+0x22>
  405f36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405f3a:	b92b      	cbnz	r3, 405f48 <_fclose_r+0x28>
  405f3c:	2600      	movs	r6, #0
  405f3e:	4630      	mov	r0, r6
  405f40:	bd70      	pop	{r4, r5, r6, pc}
  405f42:	89a3      	ldrh	r3, [r4, #12]
  405f44:	0599      	lsls	r1, r3, #22
  405f46:	d53c      	bpl.n	405fc2 <_fclose_r+0xa2>
  405f48:	4621      	mov	r1, r4
  405f4a:	4628      	mov	r0, r5
  405f4c:	f7fe fee4 	bl	404d18 <__sflush_r>
  405f50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405f52:	4606      	mov	r6, r0
  405f54:	b133      	cbz	r3, 405f64 <_fclose_r+0x44>
  405f56:	69e1      	ldr	r1, [r4, #28]
  405f58:	4628      	mov	r0, r5
  405f5a:	4798      	blx	r3
  405f5c:	2800      	cmp	r0, #0
  405f5e:	bfb8      	it	lt
  405f60:	f04f 36ff 	movlt.w	r6, #4294967295
  405f64:	89a3      	ldrh	r3, [r4, #12]
  405f66:	061a      	lsls	r2, r3, #24
  405f68:	d422      	bmi.n	405fb0 <_fclose_r+0x90>
  405f6a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405f6c:	b141      	cbz	r1, 405f80 <_fclose_r+0x60>
  405f6e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405f72:	4299      	cmp	r1, r3
  405f74:	d002      	beq.n	405f7c <_fclose_r+0x5c>
  405f76:	4628      	mov	r0, r5
  405f78:	f7ff f8ec 	bl	405154 <_free_r>
  405f7c:	2300      	movs	r3, #0
  405f7e:	6323      	str	r3, [r4, #48]	; 0x30
  405f80:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405f82:	b121      	cbz	r1, 405f8e <_fclose_r+0x6e>
  405f84:	4628      	mov	r0, r5
  405f86:	f7ff f8e5 	bl	405154 <_free_r>
  405f8a:	2300      	movs	r3, #0
  405f8c:	6463      	str	r3, [r4, #68]	; 0x44
  405f8e:	f7fe ffe7 	bl	404f60 <__sfp_lock_acquire>
  405f92:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405f94:	2200      	movs	r2, #0
  405f96:	07db      	lsls	r3, r3, #31
  405f98:	81a2      	strh	r2, [r4, #12]
  405f9a:	d50e      	bpl.n	405fba <_fclose_r+0x9a>
  405f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405f9e:	f7ff fb71 	bl	405684 <__retarget_lock_close_recursive>
  405fa2:	f7fe ffe3 	bl	404f6c <__sfp_lock_release>
  405fa6:	4630      	mov	r0, r6
  405fa8:	bd70      	pop	{r4, r5, r6, pc}
  405faa:	f7fe ffad 	bl	404f08 <__sinit>
  405fae:	e7bf      	b.n	405f30 <_fclose_r+0x10>
  405fb0:	6921      	ldr	r1, [r4, #16]
  405fb2:	4628      	mov	r0, r5
  405fb4:	f7ff f8ce 	bl	405154 <_free_r>
  405fb8:	e7d7      	b.n	405f6a <_fclose_r+0x4a>
  405fba:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405fbc:	f7ff fb66 	bl	40568c <__retarget_lock_release_recursive>
  405fc0:	e7ec      	b.n	405f9c <_fclose_r+0x7c>
  405fc2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405fc4:	f7ff fb60 	bl	405688 <__retarget_lock_acquire_recursive>
  405fc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405fcc:	2b00      	cmp	r3, #0
  405fce:	d1bb      	bne.n	405f48 <_fclose_r+0x28>
  405fd0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405fd2:	f016 0601 	ands.w	r6, r6, #1
  405fd6:	d1b1      	bne.n	405f3c <_fclose_r+0x1c>
  405fd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405fda:	f7ff fb57 	bl	40568c <__retarget_lock_release_recursive>
  405fde:	4630      	mov	r0, r6
  405fe0:	bd70      	pop	{r4, r5, r6, pc}
  405fe2:	bf00      	nop

00405fe4 <_fstat_r>:
  405fe4:	b538      	push	{r3, r4, r5, lr}
  405fe6:	460b      	mov	r3, r1
  405fe8:	4c07      	ldr	r4, [pc, #28]	; (406008 <_fstat_r+0x24>)
  405fea:	4605      	mov	r5, r0
  405fec:	4611      	mov	r1, r2
  405fee:	4618      	mov	r0, r3
  405ff0:	2300      	movs	r3, #0
  405ff2:	6023      	str	r3, [r4, #0]
  405ff4:	f7fa feb1 	bl	400d5a <_fstat>
  405ff8:	1c43      	adds	r3, r0, #1
  405ffa:	d000      	beq.n	405ffe <_fstat_r+0x1a>
  405ffc:	bd38      	pop	{r3, r4, r5, pc}
  405ffe:	6823      	ldr	r3, [r4, #0]
  406000:	2b00      	cmp	r3, #0
  406002:	d0fb      	beq.n	405ffc <_fstat_r+0x18>
  406004:	602b      	str	r3, [r5, #0]
  406006:	bd38      	pop	{r3, r4, r5, pc}
  406008:	20400c4c 	.word	0x20400c4c

0040600c <_isatty_r>:
  40600c:	b538      	push	{r3, r4, r5, lr}
  40600e:	4c07      	ldr	r4, [pc, #28]	; (40602c <_isatty_r+0x20>)
  406010:	2300      	movs	r3, #0
  406012:	4605      	mov	r5, r0
  406014:	4608      	mov	r0, r1
  406016:	6023      	str	r3, [r4, #0]
  406018:	f7fa fea4 	bl	400d64 <_isatty>
  40601c:	1c43      	adds	r3, r0, #1
  40601e:	d000      	beq.n	406022 <_isatty_r+0x16>
  406020:	bd38      	pop	{r3, r4, r5, pc}
  406022:	6823      	ldr	r3, [r4, #0]
  406024:	2b00      	cmp	r3, #0
  406026:	d0fb      	beq.n	406020 <_isatty_r+0x14>
  406028:	602b      	str	r3, [r5, #0]
  40602a:	bd38      	pop	{r3, r4, r5, pc}
  40602c:	20400c4c 	.word	0x20400c4c

00406030 <_lseek_r>:
  406030:	b570      	push	{r4, r5, r6, lr}
  406032:	460d      	mov	r5, r1
  406034:	4c08      	ldr	r4, [pc, #32]	; (406058 <_lseek_r+0x28>)
  406036:	4611      	mov	r1, r2
  406038:	4606      	mov	r6, r0
  40603a:	461a      	mov	r2, r3
  40603c:	4628      	mov	r0, r5
  40603e:	2300      	movs	r3, #0
  406040:	6023      	str	r3, [r4, #0]
  406042:	f7fa fe91 	bl	400d68 <_lseek>
  406046:	1c43      	adds	r3, r0, #1
  406048:	d000      	beq.n	40604c <_lseek_r+0x1c>
  40604a:	bd70      	pop	{r4, r5, r6, pc}
  40604c:	6823      	ldr	r3, [r4, #0]
  40604e:	2b00      	cmp	r3, #0
  406050:	d0fb      	beq.n	40604a <_lseek_r+0x1a>
  406052:	6033      	str	r3, [r6, #0]
  406054:	bd70      	pop	{r4, r5, r6, pc}
  406056:	bf00      	nop
  406058:	20400c4c 	.word	0x20400c4c

0040605c <_read_r>:
  40605c:	b570      	push	{r4, r5, r6, lr}
  40605e:	460d      	mov	r5, r1
  406060:	4c08      	ldr	r4, [pc, #32]	; (406084 <_read_r+0x28>)
  406062:	4611      	mov	r1, r2
  406064:	4606      	mov	r6, r0
  406066:	461a      	mov	r2, r3
  406068:	4628      	mov	r0, r5
  40606a:	2300      	movs	r3, #0
  40606c:	6023      	str	r3, [r4, #0]
  40606e:	f7fa f941 	bl	4002f4 <_read>
  406072:	1c43      	adds	r3, r0, #1
  406074:	d000      	beq.n	406078 <_read_r+0x1c>
  406076:	bd70      	pop	{r4, r5, r6, pc}
  406078:	6823      	ldr	r3, [r4, #0]
  40607a:	2b00      	cmp	r3, #0
  40607c:	d0fb      	beq.n	406076 <_read_r+0x1a>
  40607e:	6033      	str	r3, [r6, #0]
  406080:	bd70      	pop	{r4, r5, r6, pc}
  406082:	bf00      	nop
  406084:	20400c4c 	.word	0x20400c4c

00406088 <__aeabi_uldivmod>:
  406088:	b953      	cbnz	r3, 4060a0 <__aeabi_uldivmod+0x18>
  40608a:	b94a      	cbnz	r2, 4060a0 <__aeabi_uldivmod+0x18>
  40608c:	2900      	cmp	r1, #0
  40608e:	bf08      	it	eq
  406090:	2800      	cmpeq	r0, #0
  406092:	bf1c      	itt	ne
  406094:	f04f 31ff 	movne.w	r1, #4294967295
  406098:	f04f 30ff 	movne.w	r0, #4294967295
  40609c:	f000 b97a 	b.w	406394 <__aeabi_idiv0>
  4060a0:	f1ad 0c08 	sub.w	ip, sp, #8
  4060a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4060a8:	f000 f806 	bl	4060b8 <__udivmoddi4>
  4060ac:	f8dd e004 	ldr.w	lr, [sp, #4]
  4060b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4060b4:	b004      	add	sp, #16
  4060b6:	4770      	bx	lr

004060b8 <__udivmoddi4>:
  4060b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4060bc:	468c      	mov	ip, r1
  4060be:	460d      	mov	r5, r1
  4060c0:	4604      	mov	r4, r0
  4060c2:	9e08      	ldr	r6, [sp, #32]
  4060c4:	2b00      	cmp	r3, #0
  4060c6:	d151      	bne.n	40616c <__udivmoddi4+0xb4>
  4060c8:	428a      	cmp	r2, r1
  4060ca:	4617      	mov	r7, r2
  4060cc:	d96d      	bls.n	4061aa <__udivmoddi4+0xf2>
  4060ce:	fab2 fe82 	clz	lr, r2
  4060d2:	f1be 0f00 	cmp.w	lr, #0
  4060d6:	d00b      	beq.n	4060f0 <__udivmoddi4+0x38>
  4060d8:	f1ce 0c20 	rsb	ip, lr, #32
  4060dc:	fa01 f50e 	lsl.w	r5, r1, lr
  4060e0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4060e4:	fa02 f70e 	lsl.w	r7, r2, lr
  4060e8:	ea4c 0c05 	orr.w	ip, ip, r5
  4060ec:	fa00 f40e 	lsl.w	r4, r0, lr
  4060f0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4060f4:	0c25      	lsrs	r5, r4, #16
  4060f6:	fbbc f8fa 	udiv	r8, ip, sl
  4060fa:	fa1f f987 	uxth.w	r9, r7
  4060fe:	fb0a cc18 	mls	ip, sl, r8, ip
  406102:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406106:	fb08 f309 	mul.w	r3, r8, r9
  40610a:	42ab      	cmp	r3, r5
  40610c:	d90a      	bls.n	406124 <__udivmoddi4+0x6c>
  40610e:	19ed      	adds	r5, r5, r7
  406110:	f108 32ff 	add.w	r2, r8, #4294967295
  406114:	f080 8123 	bcs.w	40635e <__udivmoddi4+0x2a6>
  406118:	42ab      	cmp	r3, r5
  40611a:	f240 8120 	bls.w	40635e <__udivmoddi4+0x2a6>
  40611e:	f1a8 0802 	sub.w	r8, r8, #2
  406122:	443d      	add	r5, r7
  406124:	1aed      	subs	r5, r5, r3
  406126:	b2a4      	uxth	r4, r4
  406128:	fbb5 f0fa 	udiv	r0, r5, sl
  40612c:	fb0a 5510 	mls	r5, sl, r0, r5
  406130:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406134:	fb00 f909 	mul.w	r9, r0, r9
  406138:	45a1      	cmp	r9, r4
  40613a:	d909      	bls.n	406150 <__udivmoddi4+0x98>
  40613c:	19e4      	adds	r4, r4, r7
  40613e:	f100 33ff 	add.w	r3, r0, #4294967295
  406142:	f080 810a 	bcs.w	40635a <__udivmoddi4+0x2a2>
  406146:	45a1      	cmp	r9, r4
  406148:	f240 8107 	bls.w	40635a <__udivmoddi4+0x2a2>
  40614c:	3802      	subs	r0, #2
  40614e:	443c      	add	r4, r7
  406150:	eba4 0409 	sub.w	r4, r4, r9
  406154:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406158:	2100      	movs	r1, #0
  40615a:	2e00      	cmp	r6, #0
  40615c:	d061      	beq.n	406222 <__udivmoddi4+0x16a>
  40615e:	fa24 f40e 	lsr.w	r4, r4, lr
  406162:	2300      	movs	r3, #0
  406164:	6034      	str	r4, [r6, #0]
  406166:	6073      	str	r3, [r6, #4]
  406168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40616c:	428b      	cmp	r3, r1
  40616e:	d907      	bls.n	406180 <__udivmoddi4+0xc8>
  406170:	2e00      	cmp	r6, #0
  406172:	d054      	beq.n	40621e <__udivmoddi4+0x166>
  406174:	2100      	movs	r1, #0
  406176:	e886 0021 	stmia.w	r6, {r0, r5}
  40617a:	4608      	mov	r0, r1
  40617c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406180:	fab3 f183 	clz	r1, r3
  406184:	2900      	cmp	r1, #0
  406186:	f040 808e 	bne.w	4062a6 <__udivmoddi4+0x1ee>
  40618a:	42ab      	cmp	r3, r5
  40618c:	d302      	bcc.n	406194 <__udivmoddi4+0xdc>
  40618e:	4282      	cmp	r2, r0
  406190:	f200 80fa 	bhi.w	406388 <__udivmoddi4+0x2d0>
  406194:	1a84      	subs	r4, r0, r2
  406196:	eb65 0503 	sbc.w	r5, r5, r3
  40619a:	2001      	movs	r0, #1
  40619c:	46ac      	mov	ip, r5
  40619e:	2e00      	cmp	r6, #0
  4061a0:	d03f      	beq.n	406222 <__udivmoddi4+0x16a>
  4061a2:	e886 1010 	stmia.w	r6, {r4, ip}
  4061a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4061aa:	b912      	cbnz	r2, 4061b2 <__udivmoddi4+0xfa>
  4061ac:	2701      	movs	r7, #1
  4061ae:	fbb7 f7f2 	udiv	r7, r7, r2
  4061b2:	fab7 fe87 	clz	lr, r7
  4061b6:	f1be 0f00 	cmp.w	lr, #0
  4061ba:	d134      	bne.n	406226 <__udivmoddi4+0x16e>
  4061bc:	1beb      	subs	r3, r5, r7
  4061be:	0c3a      	lsrs	r2, r7, #16
  4061c0:	fa1f fc87 	uxth.w	ip, r7
  4061c4:	2101      	movs	r1, #1
  4061c6:	fbb3 f8f2 	udiv	r8, r3, r2
  4061ca:	0c25      	lsrs	r5, r4, #16
  4061cc:	fb02 3318 	mls	r3, r2, r8, r3
  4061d0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4061d4:	fb0c f308 	mul.w	r3, ip, r8
  4061d8:	42ab      	cmp	r3, r5
  4061da:	d907      	bls.n	4061ec <__udivmoddi4+0x134>
  4061dc:	19ed      	adds	r5, r5, r7
  4061de:	f108 30ff 	add.w	r0, r8, #4294967295
  4061e2:	d202      	bcs.n	4061ea <__udivmoddi4+0x132>
  4061e4:	42ab      	cmp	r3, r5
  4061e6:	f200 80d1 	bhi.w	40638c <__udivmoddi4+0x2d4>
  4061ea:	4680      	mov	r8, r0
  4061ec:	1aed      	subs	r5, r5, r3
  4061ee:	b2a3      	uxth	r3, r4
  4061f0:	fbb5 f0f2 	udiv	r0, r5, r2
  4061f4:	fb02 5510 	mls	r5, r2, r0, r5
  4061f8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4061fc:	fb0c fc00 	mul.w	ip, ip, r0
  406200:	45a4      	cmp	ip, r4
  406202:	d907      	bls.n	406214 <__udivmoddi4+0x15c>
  406204:	19e4      	adds	r4, r4, r7
  406206:	f100 33ff 	add.w	r3, r0, #4294967295
  40620a:	d202      	bcs.n	406212 <__udivmoddi4+0x15a>
  40620c:	45a4      	cmp	ip, r4
  40620e:	f200 80b8 	bhi.w	406382 <__udivmoddi4+0x2ca>
  406212:	4618      	mov	r0, r3
  406214:	eba4 040c 	sub.w	r4, r4, ip
  406218:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40621c:	e79d      	b.n	40615a <__udivmoddi4+0xa2>
  40621e:	4631      	mov	r1, r6
  406220:	4630      	mov	r0, r6
  406222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406226:	f1ce 0420 	rsb	r4, lr, #32
  40622a:	fa05 f30e 	lsl.w	r3, r5, lr
  40622e:	fa07 f70e 	lsl.w	r7, r7, lr
  406232:	fa20 f804 	lsr.w	r8, r0, r4
  406236:	0c3a      	lsrs	r2, r7, #16
  406238:	fa25 f404 	lsr.w	r4, r5, r4
  40623c:	ea48 0803 	orr.w	r8, r8, r3
  406240:	fbb4 f1f2 	udiv	r1, r4, r2
  406244:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406248:	fb02 4411 	mls	r4, r2, r1, r4
  40624c:	fa1f fc87 	uxth.w	ip, r7
  406250:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406254:	fb01 f30c 	mul.w	r3, r1, ip
  406258:	42ab      	cmp	r3, r5
  40625a:	fa00 f40e 	lsl.w	r4, r0, lr
  40625e:	d909      	bls.n	406274 <__udivmoddi4+0x1bc>
  406260:	19ed      	adds	r5, r5, r7
  406262:	f101 30ff 	add.w	r0, r1, #4294967295
  406266:	f080 808a 	bcs.w	40637e <__udivmoddi4+0x2c6>
  40626a:	42ab      	cmp	r3, r5
  40626c:	f240 8087 	bls.w	40637e <__udivmoddi4+0x2c6>
  406270:	3902      	subs	r1, #2
  406272:	443d      	add	r5, r7
  406274:	1aeb      	subs	r3, r5, r3
  406276:	fa1f f588 	uxth.w	r5, r8
  40627a:	fbb3 f0f2 	udiv	r0, r3, r2
  40627e:	fb02 3310 	mls	r3, r2, r0, r3
  406282:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406286:	fb00 f30c 	mul.w	r3, r0, ip
  40628a:	42ab      	cmp	r3, r5
  40628c:	d907      	bls.n	40629e <__udivmoddi4+0x1e6>
  40628e:	19ed      	adds	r5, r5, r7
  406290:	f100 38ff 	add.w	r8, r0, #4294967295
  406294:	d26f      	bcs.n	406376 <__udivmoddi4+0x2be>
  406296:	42ab      	cmp	r3, r5
  406298:	d96d      	bls.n	406376 <__udivmoddi4+0x2be>
  40629a:	3802      	subs	r0, #2
  40629c:	443d      	add	r5, r7
  40629e:	1aeb      	subs	r3, r5, r3
  4062a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4062a4:	e78f      	b.n	4061c6 <__udivmoddi4+0x10e>
  4062a6:	f1c1 0720 	rsb	r7, r1, #32
  4062aa:	fa22 f807 	lsr.w	r8, r2, r7
  4062ae:	408b      	lsls	r3, r1
  4062b0:	fa05 f401 	lsl.w	r4, r5, r1
  4062b4:	ea48 0303 	orr.w	r3, r8, r3
  4062b8:	fa20 fe07 	lsr.w	lr, r0, r7
  4062bc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4062c0:	40fd      	lsrs	r5, r7
  4062c2:	ea4e 0e04 	orr.w	lr, lr, r4
  4062c6:	fbb5 f9fc 	udiv	r9, r5, ip
  4062ca:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4062ce:	fb0c 5519 	mls	r5, ip, r9, r5
  4062d2:	fa1f f883 	uxth.w	r8, r3
  4062d6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4062da:	fb09 f408 	mul.w	r4, r9, r8
  4062de:	42ac      	cmp	r4, r5
  4062e0:	fa02 f201 	lsl.w	r2, r2, r1
  4062e4:	fa00 fa01 	lsl.w	sl, r0, r1
  4062e8:	d908      	bls.n	4062fc <__udivmoddi4+0x244>
  4062ea:	18ed      	adds	r5, r5, r3
  4062ec:	f109 30ff 	add.w	r0, r9, #4294967295
  4062f0:	d243      	bcs.n	40637a <__udivmoddi4+0x2c2>
  4062f2:	42ac      	cmp	r4, r5
  4062f4:	d941      	bls.n	40637a <__udivmoddi4+0x2c2>
  4062f6:	f1a9 0902 	sub.w	r9, r9, #2
  4062fa:	441d      	add	r5, r3
  4062fc:	1b2d      	subs	r5, r5, r4
  4062fe:	fa1f fe8e 	uxth.w	lr, lr
  406302:	fbb5 f0fc 	udiv	r0, r5, ip
  406306:	fb0c 5510 	mls	r5, ip, r0, r5
  40630a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40630e:	fb00 f808 	mul.w	r8, r0, r8
  406312:	45a0      	cmp	r8, r4
  406314:	d907      	bls.n	406326 <__udivmoddi4+0x26e>
  406316:	18e4      	adds	r4, r4, r3
  406318:	f100 35ff 	add.w	r5, r0, #4294967295
  40631c:	d229      	bcs.n	406372 <__udivmoddi4+0x2ba>
  40631e:	45a0      	cmp	r8, r4
  406320:	d927      	bls.n	406372 <__udivmoddi4+0x2ba>
  406322:	3802      	subs	r0, #2
  406324:	441c      	add	r4, r3
  406326:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40632a:	eba4 0408 	sub.w	r4, r4, r8
  40632e:	fba0 8902 	umull	r8, r9, r0, r2
  406332:	454c      	cmp	r4, r9
  406334:	46c6      	mov	lr, r8
  406336:	464d      	mov	r5, r9
  406338:	d315      	bcc.n	406366 <__udivmoddi4+0x2ae>
  40633a:	d012      	beq.n	406362 <__udivmoddi4+0x2aa>
  40633c:	b156      	cbz	r6, 406354 <__udivmoddi4+0x29c>
  40633e:	ebba 030e 	subs.w	r3, sl, lr
  406342:	eb64 0405 	sbc.w	r4, r4, r5
  406346:	fa04 f707 	lsl.w	r7, r4, r7
  40634a:	40cb      	lsrs	r3, r1
  40634c:	431f      	orrs	r7, r3
  40634e:	40cc      	lsrs	r4, r1
  406350:	6037      	str	r7, [r6, #0]
  406352:	6074      	str	r4, [r6, #4]
  406354:	2100      	movs	r1, #0
  406356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40635a:	4618      	mov	r0, r3
  40635c:	e6f8      	b.n	406150 <__udivmoddi4+0x98>
  40635e:	4690      	mov	r8, r2
  406360:	e6e0      	b.n	406124 <__udivmoddi4+0x6c>
  406362:	45c2      	cmp	sl, r8
  406364:	d2ea      	bcs.n	40633c <__udivmoddi4+0x284>
  406366:	ebb8 0e02 	subs.w	lr, r8, r2
  40636a:	eb69 0503 	sbc.w	r5, r9, r3
  40636e:	3801      	subs	r0, #1
  406370:	e7e4      	b.n	40633c <__udivmoddi4+0x284>
  406372:	4628      	mov	r0, r5
  406374:	e7d7      	b.n	406326 <__udivmoddi4+0x26e>
  406376:	4640      	mov	r0, r8
  406378:	e791      	b.n	40629e <__udivmoddi4+0x1e6>
  40637a:	4681      	mov	r9, r0
  40637c:	e7be      	b.n	4062fc <__udivmoddi4+0x244>
  40637e:	4601      	mov	r1, r0
  406380:	e778      	b.n	406274 <__udivmoddi4+0x1bc>
  406382:	3802      	subs	r0, #2
  406384:	443c      	add	r4, r7
  406386:	e745      	b.n	406214 <__udivmoddi4+0x15c>
  406388:	4608      	mov	r0, r1
  40638a:	e708      	b.n	40619e <__udivmoddi4+0xe6>
  40638c:	f1a8 0802 	sub.w	r8, r8, #2
  406390:	443d      	add	r5, r7
  406392:	e72b      	b.n	4061ec <__udivmoddi4+0x134>

00406394 <__aeabi_idiv0>:
  406394:	4770      	bx	lr
  406396:	bf00      	nop
  406398:	454c4449 	.word	0x454c4449
  40639c:	00000000 	.word	0x00000000
  4063a0:	51726d54 	.word	0x51726d54
  4063a4:	00000000 	.word	0x00000000
  4063a8:	20726d54 	.word	0x20726d54
  4063ac:	00637653 	.word	0x00637653
  4063b0:	00005441 	.word	0x00005441
  4063b4:	000a5441 	.word	0x000a5441
  4063b8:	4e2b5441 	.word	0x4e2b5441
  4063bc:	43454d41 	.word	0x43454d41
  4063c0:	4e414341 	.word	0x4e414341
  4063c4:	45555149 	.word	0x45555149
  4063c8:	4b495a4c 	.word	0x4b495a4c
  4063cc:	00000041 	.word	0x00000041
  4063d0:	502b5441 	.word	0x502b5441
  4063d4:	30304e49 	.word	0x30304e49
  4063d8:	00003030 	.word	0x00003030
  4063dc:	00004d4d 	.word	0x00004d4d
  4063e0:	6c696146 	.word	0x6c696146
  4063e4:	74206465 	.word	0x74206465
  4063e8:	7263206f 	.word	0x7263206f
  4063ec:	65746165 	.word	0x65746165
  4063f0:	73657420 	.word	0x73657420
  4063f4:	656c2074 	.word	0x656c2074
  4063f8:	61742064 	.word	0x61742064
  4063fc:	0a0d6b73 	.word	0x0a0d6b73
  406400:	00000000 	.word	0x00000000
  406404:	00544c42 	.word	0x00544c42
  406408:	65756c42 	.word	0x65756c42
  40640c:	746f6f74 	.word	0x746f6f74
  406410:	6e692068 	.word	0x6e692068
  406414:	61697469 	.word	0x61697469
  406418:	697a696c 	.word	0x697a696c
  40641c:	0a20676e 	.word	0x0a20676e
  406420:	00000000 	.word	0x00000000
  406424:	6e6e7572 	.word	0x6e6e7572
  406428:	20676e69 	.word	0x20676e69
  40642c:	6b736174 	.word	0x6b736174
  406430:	00000a20 	.word	0x00000a20
  406434:	00000a33 	.word	0x00000a33
  406438:	00000a34 	.word	0x00000a34
  40643c:	6e69616d 	.word	0x6e69616d
  406440:	00000000 	.word	0x00000000
  406444:	0000005b 	.word	0x0000005b
  406448:	0000205d 	.word	0x0000205d
  40644c:	63617473 	.word	0x63617473
  406450:	766f206b 	.word	0x766f206b
  406454:	6c667265 	.word	0x6c667265
  406458:	2520776f 	.word	0x2520776f
  40645c:	73252078 	.word	0x73252078
  406460:	00000a0d 	.word	0x00000a0d

00406464 <_global_impure_ptr>:
  406464:	20400020 33323130 37363534 42413938      .@ 0123456789AB
  406474:	46454443 00000000 33323130 37363534     CDEF....01234567
  406484:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406494:	0000296c                                l)..

00406498 <blanks.7217>:
  406498:	20202020 20202020 20202020 20202020                     

004064a8 <zeroes.7218>:
  4064a8:	30303030 30303030 30303030 30303030     0000000000000000
  4064b8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004064c8 <_ctype_>:
  4064c8:	20202000 20202020 28282020 20282828     .         ((((( 
  4064d8:	20202020 20202020 20202020 20202020                     
  4064e8:	10108820 10101010 10101010 10101010      ...............
  4064f8:	04040410 04040404 10040404 10101010     ................
  406508:	41411010 41414141 01010101 01010101     ..AAAAAA........
  406518:	01010101 01010101 01010101 10101010     ................
  406528:	42421010 42424242 02020202 02020202     ..BBBBBB........
  406538:	02020202 02020202 02020202 10101010     ................
  406548:	00000020 00000000 00000000 00000000      ...............
	...

004065cc <_init>:
  4065cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4065ce:	bf00      	nop
  4065d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4065d2:	bc08      	pop	{r3}
  4065d4:	469e      	mov	lr, r3
  4065d6:	4770      	bx	lr

004065d8 <__init_array_start>:
  4065d8:	00404cf9 	.word	0x00404cf9

004065dc <__frame_dummy_init_array_entry>:
  4065dc:	00400165                                e.@.

004065e0 <_fini>:
  4065e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4065e2:	bf00      	nop
  4065e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4065e6:	bc08      	pop	{r3}
  4065e8:	469e      	mov	lr, r3
  4065ea:	4770      	bx	lr

004065ec <__fini_array_start>:
  4065ec:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <delay_mm>:
20400014:	03e8 0000                                   ....

20400018 <delay_motor_passo>:
20400018:	0003 0000                                   ....

2040001c <_impure_ptr>:
2040001c:	0020 2040                                    .@ 

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__malloc_av_>:
	...
20400450:	0448 2040 0448 2040 0450 2040 0450 2040     H.@ H.@ P.@ P.@ 
20400460:	0458 2040 0458 2040 0460 2040 0460 2040     X.@ X.@ `.@ `.@ 
20400470:	0468 2040 0468 2040 0470 2040 0470 2040     h.@ h.@ p.@ p.@ 
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 

20400850 <__malloc_sbrk_base>:
20400850:	ffff ffff                                   ....

20400854 <__malloc_trim_threshold>:
20400854:	0000 0002                                   ....

20400858 <__atexit_recursive_mutex>:
20400858:	0c28 2040                                   (.@ 

2040085c <__global_locale>:
2040085c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040087c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040089c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040091c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040093c:	5df1 0040 5781 0040 0000 0000 64c8 0040     .]@..W@......d@.
2040094c:	64c4 0040 6400 0040 6400 0040 6400 0040     .d@..d@..d@..d@.
2040095c:	6400 0040 6400 0040 6400 0040 6400 0040     .d@..d@..d@..d@.
2040096c:	6400 0040 6400 0040 ffff ffff ffff ffff     .d@..d@.........
2040097c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
