{"filename": "verilator-5.024-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.024-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5022868", "isize": "31029195", "md5sum": "619b37d341e408f1ca59b259dfef26eb", "sha256sum": "06d1ac57ef938514b140457807ae8d1c89bb38d68416673d39bfeae7f805c63e", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmYWu0EACgkQdxk/FSvb5qajERAAy7JzPB4oJbLRmJzobt13QEx3UO4PjqumqSLKUXFPlFI6HxSARUQ9s8qi3y8TV+oGbOQsMdVZZWJnpBMrnSb8fmTAbDdqZ5qA52m2adOKz5Frq0rvUoZ2yfSfmcAznqrE2T/Ef9JaYlikarlGUJObDp8BLKguiMu5OSnkugZdgh8Vos9oce1/caC3xOE05YZV/taLSp55Caa1D0+KwdV2xjQXRS2KFZbvBufrL7dwO8/TvddUA1BwViVIe8z1SuxvqpmiMJDC7WQ3Qh2L4pyFeMTVbzUD+tUihQHXlIL07yYR1k6Z8jW30TNh9uRv+nvKNM+deWrlspQJB1TFqljSrBqK9iaDtKEoBhM2OUQbE3743XtKbsYTA3vroJWrXHWs8aWbtGHKK4bcNHhVhhFzRNCenr1tgZDAzhtlXEzJM8lK3IOVLkx0n/VEYoV3f74nEXEpA5ktwY0yP4rHW1gJAVkYc4yCVE5in9cdfBrtzgJ8tFYWxlpvf450ooohqGycxkqQjCfJvMUr0ECTUCnNcz3JtnLUFqn32P1tDQQJP6OuntK/u3P4k2Q/nY54ROya1REDSWnAeFJpFnwhPA7LePZA4qbQioYXCcXk//tC5bi7OhEKLD4fABF3+NGN73Witi/6U1ozs5zD5kAXxlaS+BdrpdVAvN3HrHbjGXbRZAk=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "aarch64", "builddate": "1712765453", "packager": "Arch Linux ARM Build System <builder+seattle@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_aarch64", "verilator_testing", "verilator_aarch64_testing"]}