{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612430058875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612430058885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 04 10:14:18 2021 " "Processing started: Thu Feb 04 10:14:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612430058885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430058885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BaseProjectTemplate -c BaseProjectTemplate " "Command: quartus_map --read_settings_files=on --write_settings_files=off BaseProjectTemplate -c BaseProjectTemplate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430058885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612430061594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612430061594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-rtl " "Found design unit 1: system-rtl" {  } { { "system/synthesis/system.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/system.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073081 ""} { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_hps_0 " "Found entity 1: system_hps_0" {  } { { "system/synthesis/submodules/system_hps_0.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_hps_0_hps_io " "Found entity 1: system_hps_0_hps_io" {  } { { "system/synthesis/submodules/system_hps_0_hps_io.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_hps_0_hps_io_border " "Found entity 1: system_hps_0_hps_io_border" {  } { { "system/synthesis/submodules/system_hps_0_hps_io_border.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_hps_0_fpga_interfaces " "Found entity 1: system_hps_0_fpga_interfaces" {  } { { "system/synthesis/submodules/system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseprojecttemplate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baseprojecttemplate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaseProjectTemplate-a " "Found design unit 1: BaseProjectTemplate-a" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073326 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaseProjectTemplate " "Found entity 1: BaseProjectTemplate" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BaseProjectTemplate " "Elaborating entity \"BaseProjectTemplate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612430073455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:i_soc_system " "Elaborating entity \"system\" for hierarchy \"system:i_soc_system\"" {  } { { "BaseProjectTemplate.vhd" "i_soc_system" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_hps_0 system:i_soc_system\|system_hps_0:hps_0 " "Elaborating entity \"system_hps_0\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\"" {  } { { "system/synthesis/system.vhd" "hps_0" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/system.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_hps_0_fpga_interfaces system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"system_hps_0_fpga_interfaces\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "system/synthesis/submodules/system_hps_0.v" "fpga_interfaces" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/system_hps_0.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_hps_0_hps_io system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io " "Elaborating entity \"system_hps_0_hps_io\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\"" {  } { { "system/synthesis/submodules/system_hps_0.v" "hps_io" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/system_hps_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_hps_0_hps_io_border system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border " "Elaborating entity \"system_hps_0_hps_io_border\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\"" {  } { { "system/synthesis/submodules/system_hps_0_hps_io.v" "border" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/system_hps_0_hps_io.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "system/synthesis/submodules/system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/system_hps_0_hps_io_border.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612430073537 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612430073537 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073542 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073553 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073557 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1612430073567 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612430073567 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1612430073567 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612430073568 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612430073578 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612430073578 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073583 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612430073590 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612430073590 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612430073590 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612430073590 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612430073824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612430073824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612430073824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612430073824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612430073824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612430073824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612430073824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612430073824 ""}  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612430073824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612430073887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430073887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430073925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430074017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430074026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612430074035 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612430074035 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612430074035 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612430074035 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612430074035 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612430074035 "|BaseProjectTemplate|system:i_soc_system|system_hps_0:hps_0|system_hps_0_hps_io:hps_io|system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430074039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system:i_soc_system\|system_hps_0:hps_0\|system_hps_0_hps_io:hps_io\|system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430074047 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1612430075928 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612430076022 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1612430076022 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0_N_PL GND " "Pin \"LED0_N_PL\" is stuck at GND" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612430076024 "|BaseProjectTemplate|LED0_N_PL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_N_PL VCC " "Pin \"LED1_N_PL\" is stuck at VCC" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612430076024 "|BaseProjectTemplate|LED1_N_PL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_N_PL GND " "Pin \"LED2_N_PL\" is stuck at GND" {  } { { "BaseProjectTemplate.vhd" "" { Text "C:/Users/jagumiel/OneDrive - TEKNIKER/Otros-Proyectos/ELPIVE-PROMISE/Jose/Enclustra/BaseProjectTemplate/BaseProjectTemplate.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612430076024 "|BaseProjectTemplate|LED2_N_PL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1612430076024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430076284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430076692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612430237971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612430237971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "798 " "Implemented 798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612430238250 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612430238250 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1612430238250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612430238250 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1612430238250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612430238250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "910 " "Peak virtual memory: 910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612430238311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 04 10:17:18 2021 " "Processing ended: Thu Feb 04 10:17:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612430238311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:00 " "Elapsed time: 00:03:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612430238311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612430238311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612430238311 ""}
