---
COUNT: 1
DESCRIPTION: LE CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: Cfg_table Memory Double Bit ECC Error
      NAME: ctbl_mbuf_ucerr
      WIDTH: 1
    - DESCRIPTION: Key Buffer Double Bit ECC Error
      NAME: kbuf_ucerr
      WIDTH: 1
    - DESCRIPTION: Reorder WU Buffer Double Bit ECC Error
      NAME: rodr_wbuf_ucerr
      WIDTH: 1
    - DESCRIPTION: Reorder Value Buffer Double Bit ECC Error
      NAME: rodr_vbuf_ucerr
      WIDTH: 1
    - DESCRIPTION: MIF ldn Response data Buffer Double Bit ECC Error
      NAME: mif_dbuf_ucerr
      WIDTH: 1
    - DESCRIPTION: TCAM State Memory Double Bit ECC Error
      NAME: tcmp_stmem_ucerr
      WIDTH: 1
    - DESCRIPTION: LWI LWI WuQueue memory Double Bit ECC Error
      NAME: lwi_wqbuf_ucerr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: Cfg_table entries accessed but entry valid is not set
      NAME: ctbl_inv_acc
      WIDTH: 1
    - DESCRIPTION: A memory fetch request responded with address error
      NAME: mem_addr_err
      WIDTH: 1
    - DESCRIPTION: A memory fetch request to AXM responded with data error
      NAME: mem_axm_data_err
      WIDTH: 1
    - DESCRIPTION: A memory fetch request to FEP responded with data error
      NAME: mem_fep_data_err
      WIDTH: 1
    - DESCRIPTION: Cfg_table Memory Single Bit ECC Error
      NAME: ctbl_mbuf_cerr
      WIDTH: 1
    - DESCRIPTION: Key Buffer Single Bit ECC Error
      NAME: kbuf_cerr
      WIDTH: 1
    - DESCRIPTION: Reorder WU Buffer Single Bit ECC Error
      NAME: rodr_wbuf_cerr
      WIDTH: 1
    - DESCRIPTION: Reorder Value Buffer Single Bit ECC Error
      NAME: rodr_vbuf_cerr
      WIDTH: 1
    - DESCRIPTION: MIF ldn Response data Buffer Single Bit ECC Error
      NAME: mif_dbuf_cerr
      WIDTH: 1
    - DESCRIPTION: TCAM State Memory Single Bit ECC Error
      NAME: tcmp_stmem_cerr
      WIDTH: 1
    - DESCRIPTION: LWI WuQueue memory Single Bit ECC Error
      NAME: lwi_wqbuf_cerr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: LE_AN
PARENTNAME: pc_soc_clk_an
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: le_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: le_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: le_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: Cfg_table Memory Double Bit ECC Error
        NAME: ctbl_mbuf_ucerr
        WIDTH: 1
      - &2
        DESCRIPTION: Key Buffer Double Bit ECC Error
        NAME: kbuf_ucerr
        WIDTH: 1
      - &3
        DESCRIPTION: Reorder WU Buffer Double Bit ECC Error
        NAME: rodr_wbuf_ucerr
        WIDTH: 1
      - &4
        DESCRIPTION: Reorder Value Buffer Double Bit ECC Error
        NAME: rodr_vbuf_ucerr
        WIDTH: 1
      - &5
        DESCRIPTION: MIF ldn Response data Buffer Double Bit ECC Error
        NAME: mif_dbuf_ucerr
        WIDTH: 1
      - &6
        DESCRIPTION: TCAM State Memory Double Bit ECC Error
        NAME: tcmp_stmem_ucerr
        WIDTH: 1
      - &7
        DESCRIPTION: LWI LWI WuQueue memory Double Bit ECC Error
        NAME: lwi_wqbuf_ucerr
        WIDTH: 1
    NAME: le_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
    NAME: le_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
    NAME: le_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
    NAME: le_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
    NAME: le_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &8
        DESCRIPTION: Cfg_table entries accessed but entry valid is not set
        NAME: ctbl_inv_acc
        WIDTH: 1
      - &9
        DESCRIPTION: A memory fetch request responded with address error
        NAME: mem_addr_err
        WIDTH: 1
      - &10
        DESCRIPTION: A memory fetch request to AXM responded with data error
        NAME: mem_axm_data_err
        WIDTH: 1
      - &11
        DESCRIPTION: A memory fetch request to FEP responded with data error
        NAME: mem_fep_data_err
        WIDTH: 1
      - &12
        DESCRIPTION: Cfg_table Memory Single Bit ECC Error
        NAME: ctbl_mbuf_cerr
        WIDTH: 1
      - &13
        DESCRIPTION: Key Buffer Single Bit ECC Error
        NAME: kbuf_cerr
        WIDTH: 1
      - &14
        DESCRIPTION: Reorder WU Buffer Single Bit ECC Error
        NAME: rodr_wbuf_cerr
        WIDTH: 1
      - &15
        DESCRIPTION: Reorder Value Buffer Single Bit ECC Error
        NAME: rodr_vbuf_cerr
        WIDTH: 1
      - &16
        DESCRIPTION: MIF ldn Response data Buffer Single Bit ECC Error
        NAME: mif_dbuf_cerr
        WIDTH: 1
      - &17
        DESCRIPTION: TCAM State Memory Single Bit ECC Error
        NAME: tcmp_stmem_cerr
        WIDTH: 1
      - &18
        DESCRIPTION: LWI WuQueue memory Single Bit ECC Error
        NAME: lwi_wqbuf_cerr
        WIDTH: 1
    NAME: le_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: le_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: le_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: le_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: le_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for LE Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: le_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: le_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: le_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           Prefetch value to be driven on LE-AXM interface
                                             Debug only regs; DO NOT change default value
                                           
        NAME: axm_prefetch
        WIDTH: 1
      - DEFAULT: 15
        DESCRIPTION: |-2
           cache value to be driven on LE-AXM interface
                                             Debug only regs; DO NOT change default value
                                           
        NAME: axm_cache
        WIDTH: 4
      - DEFAULT: 170
        DESCRIPTION: |-2
          
                                            Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values
                                           
        NAME: module_id
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Software should program ready bit after
                                            all LE internal data structure is configured.
                                            (atleast one Config Table entry is programmed completely).
                                           
        NAME: le_rdy
        WIDTH: 1
    NAME: le_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Weights for WuQ WRR Arbiter
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            wuq7 weights for Wu Q WRR Arbiter
                                           
        NAME: wuq7
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            wuq6 weights for Wu Q WRR Arbiter
                                           
        NAME: wuq6
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            wuq5 weights for Wu Q WRR Arbiter
                                           
        NAME: wuq5
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            wuq4 weights for Wu Q WRR Arbiter
                                           
        NAME: wuq4
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            wuq3 weights for Wu Q WRR Arbiter
                                           
        NAME: wuq3
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            wuq2 weights for Wu Q WRR Arbiter
                                           
        NAME: wuq2
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            wuq1 weights for Wu Q WRR Arbiter
                                           
        NAME: wuq1
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            wuq0 weights for Wu Q WRR Arbiter
                                           
        NAME: wuq0
        WIDTH: 4
    NAME: le_wuq_arb_wt_cfg
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: &19
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Valid bit - indicating that the config table entry is valid
                                           
        NAME: valid
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Indicates if Hash table is located in Coherent or non-coherent address space
                                            1 - Coherent space
                                            0 - Non-Coherent space
                                           
        NAME: ht_coh_access
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Indicates if fingerprint table is located in Coherent or non-coherent address space
                                            1 - Coherent space
                                            0 - Non-Coherent space
                                           
        NAME: fp_coh_access
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Logical table number assocaited with entry
                                           
        NAME: lgl_tbl_num
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Size of table in terms of buckets. 
                                            Each bucket contains 32 data cells.
                                            Max = 64K buckets = 2M flows
                                            0 - 512 buckets 
                                            1 - 1K buckets 
                                            2 - 2K buckets 
                                            3 - 4K buckets 
                                            4 - 8K buckets 
                                            5 - 16K buckets 
                                            6 - 32K buckets 
                                            7 - 64K buckets 
                                           
        NAME: tbl_size
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Entry number requires TCAM access
                                            Note: setting the bit will disable hash table lookup 
                                           
        NAME: tcam_access
        WIDTH: 1
    NAME: le_cfgtbl_cfg_param_0
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_1
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_2
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_3
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_4
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_5
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_6
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_7
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_8
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_9
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_10
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_11
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_12
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_13
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_14
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_15
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_16
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_17
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_18
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_19
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_20
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_21
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_22
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_23
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_24
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_25
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_26
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_27
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_28
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_29
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_30
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table Entry - Config paramaters'
    FLDLST: *19
    NAME: le_cfgtbl_cfg_param_31
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: &20
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Hash table base address (64B cache-aligned)
                                           
        NAME: val
        WIDTH: 36
    NAME: le_cfgtbl_ht_baddr_0
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_1
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_2
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_3
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_4
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_5
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_6
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_7
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_8
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_9
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_10
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_11
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_12
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_13
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_14
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_15
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_16
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_17
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_18
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_19
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_20
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_21
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_22
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_23
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_24
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_25
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_26
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_27
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_28
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_29
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_30
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - hash table base addr'
    FLDLST: *20
    NAME: le_cfgtbl_ht_baddr_31
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: &21
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            fingerprint table base address (64B cache-aligned)
                                           
        NAME: val
        WIDTH: 36
    NAME: le_cfgtbl_ft_baddr_0
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_1
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_2
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_3
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_4
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_5
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_6
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_7
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_8
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_9
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_10
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_11
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_12
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_13
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_14
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_15
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_16
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_17
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_18
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_19
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_20
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_21
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_22
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_23
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_24
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_25
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_26
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_27
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_28
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_29
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_30
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: 'Config table entry - fingerprint table base addr'
    FLDLST: *21
    NAME: le_cfgtbl_ft_baddr_31
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: &22
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Default software Opcode
                                           
        NAME: sw_opcode
        WIDTH: 24
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Default local id of destination VP 
                                           
        NAME: dlid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Default global id of destination VP 
                                           
        NAME: dgid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Reseved for future
                                           
        NAME: rsvd_1
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Default destination Queue Number
                                           
        NAME: queue
        WIDTH: 1
    NAME: le_cfgtbl_default_0
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_1
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_2
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_3
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_4
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_5
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_6
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_7
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_8
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_9
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_10
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_11
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_12
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_13
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_14
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_15
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_16
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_17
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_18
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_19
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_20
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_21
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_22
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_23
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_24
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_25
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_26
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_27
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_28
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_29
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_30
  - ATTR: 5
    COUNT: 32
    DESCRIPTION: Config table Defulat values
    FLDLST: *22
    NAME: le_cfgtbl_default_31
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: TCAM Configuration bits
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            TCAM entry valid bit
                                            Invalid entry is not compared for tcam operation
                                           
        NAME: valid
        WIDTH: 32
    NAME: le_tcam_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into Cfg_table Memory'
        NAME: ctbl_mbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into Key Buffer Memory'
        NAME: kbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into Reorder WU Buffer Memory'
        NAME: rodr_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into Reorder Value Buffer Memory'
        NAME: rodr_vbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into MIF ldn Response data Buffer '
        NAME: mif_dbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into TCAM State Memory'
        NAME: tcmp_stmem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into LWI WuQueue Memory'
        NAME: lwi_wqbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                            Applied to all memory error injection
                                            0 - Uncorrectable error
                                            1 - Correctable error
                                            
        NAME: err_type
        WIDTH: 1
    NAME: le_mem_err_inj_cfg
    TEST_ATTR: 1
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Debug Control Registers
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select the Context for viewing its internal state 
                                           
        NAME: ctxt_select
        WIDTH: 6
    NAME: le_debug_ctrl
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Debug status Registers
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           
                                            Captures different signals status 
                                            [0] - axm credit avaliable
                                            [1] - lsn req credit avaliable
                                            [2] - lsn wu credit avaliable
                                            [3] - LWI WuQ not empty 
                                           
        NAME: flag_stat
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: ' Context state information'
        NAME: ctxt_state
        WIDTH: 5
    NAME: le_debug_sts
    TEST_ATTR: 0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Control Registers for event selection for counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select the event for incrementing counter
                                            [0] - Coherent mem read request 
                                            [1] - Non-Coherent mem read request 
                                            [2] - TCAM access  
                                            [3] - Key pointer mem read request 
                                            [4] - Key pointer mem read request 
                                           
        NAME: cntr_evt_sel
        WIDTH: 8
    NAME: le_com_cntr_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Common counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Counter value 
                                            Increment based on event selected based on le_com_cntr_cfg regs settings
                                           
        NAME: val
        WIDTH: 64
    NAME: le_com_cntr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: counter to count total number of wu processed by LE
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Counter value 
                                           
        NAME: val
        WIDTH: 64
    NAME: le_wu_cntr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: counter to count total number of memory read issued by LE to fetch fingerprint
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Counter value 
                                           
        NAME: val
        WIDTH: 64
    NAME: le_fp_cntr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: counter to count total number of memory read issued by LE to fetch cell
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Counter value 
                                           
        NAME: val
        WIDTH: 64
    NAME: le_cell_cntr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: counter to count outstanding AXM Request
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Counter value 
                                           
        NAME: val
        WIDTH: 6
    NAME: le_axm_outs_cntr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: counter to count outstanding FEP Request
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Counter value 
                                           
        NAME: val
        WIDTH: 6
    NAME: le_fep_outs_cntr
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First SRAM ECC error detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                            [0]  - lwi_wqbuf_ucerr
                                            [1]  - tcmp_stmem_ucerr
                                            [2]  - mif_dbuf_ucerr
                                            [3]  - rodr_vbuf_ucerr
                                            [4]  - rodr_wbuf_ucerr
                                            [5]  - kbuf_ucerr
                                            [6]  - ctbl_mbuf_ucerr
                                            [7]  - lwi_wqbuf_cerr
                                            [8]  - tcmp_stmem_cerr
                                            [9]  - mif_dbuf_cerr
                                            [10] - rodr_vbuf_cerr
                                            [11] - rodr_wbuf_cerr
                                            [12] - kbuf_cerr
                                            [13] - ctbl_mbuf_cerr
                                           
        NAME: val
        WIDTH: 14
    NAME: le_sram_log_err
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 16
    NAME: le_sram_log_syndrome
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 16
    NAME: le_sram_log_addr
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Programming error log Registers
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            if err = ctbl_inv_acc, captures the config table index 
                                            N/A for rest
                                           
        NAME: info
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Context number associated with the error
                                           
        NAME: ctxt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First Programming error detected 
                                            Set when first error is detected
                                            Reset when software clears all erro bits  
                                            [0]  - ctbl_inv_acc
                                            [1]  - mem_addr_err
                                            [2]  - mem_fep_data_err
                                            [3]  - mem_axm_data_err
                                            [4]  - cmh_err
                                           
        NAME: err_bits
        WIDTH: 5
    NAME: le_prog_elog
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Config table Mask Registers
    ENTRIES: 32
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            bit mask to be appiled at "shift"
                                            nibble boundary
                                            [bit] = 0 implies key bit will be used for compare logic
                                            [bit] = 1 will mask the key bit making the result 1'b0 ignoring the key bit value 
                                           
        NAME: bmask1_bit_mask
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            location in Nibble (shift opeartion)
                                           
        NAME: bmask1_shift
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            bit mask to be appiled at "shift"
                                            nibble boundary
                                            [bit] = 0 implies key bit will be used for compare logic
                                            [bit] = 1 will mask the key bit making the result 1'b0 ignoring the key bit value 
                                           
        NAME: bmask0_bit_mask
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            location in Nibble (shift opeartion)
                                           
        NAME: bmask0_shift
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Nibble Mask for 46B Key
                                            [bit] = 0 implies key nibble value will be used for compare logic
                                            [bit] = 1 will mask the key nibble value making the result '0 ignoring the key nibble value 
                                           
        NAME: nibble_mask
        WIDTH: 92
    NAME: le_cfgtbl_mask
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'TCAM Value bits - 48B'
    ENTRIES: 32
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            TCAM Value bits 
                                           
        NAME: val
        WIDTH: 384
    NAME: le_tcam_val_bits
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'TCAM Mask bits - 48B'
    ENTRIES: 32
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            TCAM Mask bits (Don't care bit)
                                            bit set will result into the bit match
                                           
        NAME: val
        WIDTH: 384
    NAME: le_tcam_mask_bits
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'TCAM state table entry - 16B value'
    ENTRIES: 32
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            TCAM state memory 
                                            Stores the 16B Value field
                                           
        NAME: val
        WIDTH: 128
    NAME: le_tcam_state_tbl
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: LE In-process WU Memory Access
    ENTRIES: 96
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Access to WU Buffer; Stores WU when processing
                                            Single WU takes 2 consecutive location of memory
                                            debug register : Useful to read WU incase of an error detected by HW
                                           
        NAME: val
        WIDTH: 128
    NAME: le_wbuf_mem
    TEST_ATTR: 0
XASIZE: 0
