<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 2018  Intel Corporation. All rights reserved.<br>
-- Your use of Intel Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Intel Program License <br>
-- Subscription Agreement, the Intel Quartus Prime License Agreement,<br>
-- the Intel FPGA IP License Agreement, or other applicable license<br>
-- agreement, including, without limitation, that your use is for<br>
-- the sole purpose of programming logic devices manufactured by<br>
-- Intel and sold by Intel or its authorized distributors.  Please<br>
-- refer to the applicable agreement for further details.<br>
<P> --YC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> = DFFEAS(<A HREF="#YC1L315">YC1L315</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[10]">YC1_W_alu_result[10]</A> = DFFEAS(<A HREF="#YC1L321">YC1L321</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[12]">YC1_W_alu_result[12]</A> = DFFEAS(<A HREF="#YC1L323">YC1L323</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[9]">YC1_W_alu_result[9]</A> = DFFEAS(<A HREF="#YC1L320">YC1L320</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[8]">YC1_W_alu_result[8]</A> = DFFEAS(<A HREF="#YC1L319">YC1L319</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[7]">YC1_W_alu_result[7]</A> = DFFEAS(<A HREF="#YC1L318">YC1L318</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[5]">YC1_W_alu_result[5]</A> = DFFEAS(<A HREF="#YC1L316">YC1L316</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[6]">YC1_W_alu_result[6]</A> = DFFEAS(<A HREF="#YC1L317">YC1L317</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[11]">YC1_W_alu_result[11]</A> = DFFEAS(<A HREF="#YC1L322">YC1L322</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[13]">YC1_W_alu_result[13]</A> = DFFEAS(<A HREF="#YC1L324">YC1L324</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[14]">YC1_W_alu_result[14]</A> = DFFEAS(<A HREF="#YC1L325">YC1L325</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[15]">YC1_W_alu_result[15]</A> = DFFEAS(<A HREF="#YC1L326">YC1L326</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[16]">YC1_W_alu_result[16]</A> = DFFEAS(<A HREF="#YC1L327">YC1L327</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> = DFFEAS(<A HREF="#YC1L313">YC1L313</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[3]">YC1_W_alu_result[3]</A> = DFFEAS(<A HREF="#YC1L314">YC1L314</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[8]">YC1_d_writedata[8]</A> = DFFEAS(<A HREF="#ED2_q_b[0]">ED2_q_b[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[8]">ED2_q_b[8]</A>,  ,  , <A HREF="#YC1L238">YC1L238</A>);


<P> --YC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[9]">YC1_d_writedata[9]</A> = DFFEAS(<A HREF="#ED2_q_b[1]">ED2_q_b[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[9]">ED2_q_b[9]</A>,  ,  , <A HREF="#YC1L238">YC1L238</A>);


<P> --CB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[0]">CB1_td_shift[0]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L69">CB1L69</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --VD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
<P> --register power-up is low

<P><A NAME="VD1_sr[1]">VD1_sr[1]</A> = DFFEAS(<A HREF="#VD1L57">VD1L57</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --ED2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[0]_PORT_A_data_in">ED2_q_b[0]_PORT_A_data_in</A> = <A HREF="#YC1L781">YC1L781</A>;
<P><A NAME="ED2_q_b[0]_PORT_A_data_in_reg">ED2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[0]_PORT_A_data_in">ED2_q_b[0]_PORT_A_data_in</A>, ED2_q_b[0]_clock_0, , , );
<P><A NAME="ED2_q_b[0]_PORT_A_address">ED2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[0]_PORT_A_address_reg">ED2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[0]_PORT_A_address">ED2_q_b[0]_PORT_A_address</A>, ED2_q_b[0]_clock_0, , , );
<P><A NAME="ED2_q_b[0]_PORT_B_address">ED2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[0]_PORT_B_address_reg">ED2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[0]_PORT_B_address">ED2_q_b[0]_PORT_B_address</A>, ED2_q_b[0]_clock_1, , , );
<P><A NAME="ED2_q_b[0]_PORT_A_write_enable">ED2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[0]_PORT_A_write_enable_reg">ED2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[0]_PORT_A_write_enable">ED2_q_b[0]_PORT_A_write_enable</A>, ED2_q_b[0]_clock_0, , , );
<P><A NAME="ED2_q_b[0]_PORT_B_read_enable">ED2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[0]_PORT_B_read_enable_reg">ED2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[0]_PORT_B_read_enable">ED2_q_b[0]_PORT_B_read_enable</A>, ED2_q_b[0]_clock_1, , , );
<P><A NAME="ED2_q_b[0]_clock_0">ED2_q_b[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[0]_clock_1">ED2_q_b[0]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[0]_clock_enable_0">ED2_q_b[0]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[0]_PORT_B_data_out">ED2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[0]_PORT_A_data_in_reg">ED2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[0]_PORT_A_address_reg">ED2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[0]_PORT_B_address_reg">ED2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[0]_PORT_A_write_enable_reg">ED2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[0]_PORT_B_read_enable_reg">ED2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[0]_clock_0">ED2_q_b[0]_clock_0</A>, <A HREF="#ED2_q_b[0]_clock_1">ED2_q_b[0]_clock_1</A>, <A HREF="#ED2_q_b[0]_clock_enable_0">ED2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[0]">ED2_q_b[0]</A> = <A HREF="#ED2_q_b[0]_PORT_B_data_out">ED2_q_b[0]_PORT_B_data_out</A>[0];


<P> --YC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_st">YC1_R_ctrl_st</A> = DFFEAS(<A HREF="#YC1L254">YC1L254</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , !<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>,  );


<P> --TB2_byteen_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|byteen_reg[0]
<P> --register power-up is low

<P><A NAME="TB2_byteen_reg[0]">TB2_byteen_reg[0]</A> = DFFEAS(<A HREF="#YC1_d_byteenable[2]">YC1_d_byteenable[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_byteen_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|byteen_reg[1]
<P> --register power-up is low

<P><A NAME="TB2_byteen_reg[1]">TB2_byteen_reg[1]</A> = DFFEAS(<A HREF="#YC1_d_byteenable[3]">YC1_d_byteenable[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --T1_time_out_counter[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[2]
<P> --register power-up is low

<P><A NAME="T1_time_out_counter[2]">T1_time_out_counter[2]</A> = DFFEAS(<A HREF="#T1L2">T1L2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#T1L80">T1L80</A>,  );


<P> --T1_time_out_counter[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[3]
<P> --register power-up is low

<P><A NAME="T1_time_out_counter[3]">T1_time_out_counter[3]</A> = DFFEAS(<A HREF="#T1L6">T1L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#T1L80">T1L80</A>,  );


<P> --T1_time_out_counter[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[7]
<P> --register power-up is low

<P><A NAME="T1_time_out_counter[7]">T1_time_out_counter[7]</A> = DFFEAS(<A HREF="#T1L10">T1L10</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#T1L80">T1L80</A>,  );


<P> --T1_time_out_counter[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[6]
<P> --register power-up is low

<P><A NAME="T1_time_out_counter[6]">T1_time_out_counter[6]</A> = DFFEAS(<A HREF="#T1L14">T1L14</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#T1L80">T1L80</A>,  );


<P> --T1_time_out_counter[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[5]
<P> --register power-up is low

<P><A NAME="T1_time_out_counter[5]">T1_time_out_counter[5]</A> = DFFEAS(<A HREF="#T1L18">T1L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#T1L80">T1L80</A>,  );


<P> --T1_time_out_counter[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[4]
<P> --register power-up is low

<P><A NAME="T1_time_out_counter[4]">T1_time_out_counter[4]</A> = DFFEAS(<A HREF="#T1L22">T1L22</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#T1L80">T1L80</A>,  );


<P> --T1_time_out_counter[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[0]
<P> --register power-up is low

<P><A NAME="T1_time_out_counter[0]">T1_time_out_counter[0]</A> = DFFEAS(<A HREF="#T1L26">T1L26</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#T1L80">T1L80</A>,  );


<P> --T1_time_out_counter[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[1]
<P> --register power-up is low

<P><A NAME="T1_time_out_counter[1]">T1_time_out_counter[1]</A> = DFFEAS(<A HREF="#T1L30">T1L30</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#T1L80">T1L80</A>,  );


<P> --MC2_burst_uncompress_address_base[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]
<P> --register power-up is low

<P><A NAME="MC2_burst_uncompress_address_base[1]">MC2_burst_uncompress_address_base[1]</A> = DFFEAS(<A HREF="#A1L57">A1L57</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2L1">QB2L1</A>, <A HREF="#RB2_mem[0][19]">RB2_mem[0][19]</A>,  ,  , !<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A>);


<P> --MC2_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]
<P> --register power-up is low

<P><A NAME="MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A> = DFFEAS(<A HREF="#MC2L2">MC2L2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2L1">QB2L1</A>, <A HREF="#A1L57">A1L57</A>,  ,  , !<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A>);


<P> --YC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[4]">YC1_E_shift_rot_result[4]</A> = DFFEAS(<A HREF="#YC1L436">YC1L436</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[4]">YC1_E_src1[4]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
<P><A NAME="YC1L62_adder_eqn">YC1L62_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[4]">YC1_E_src2[4]</A>) ) + ( <A HREF="#YC1_E_src1[4]">YC1_E_src1[4]</A> ) + ( <A HREF="#YC1L119">YC1L119</A> );
<P><A NAME="YC1L62">YC1L62</A> = SUM(<A HREF="#YC1L62_adder_eqn">YC1L62_adder_eqn</A>);

<P> --YC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
<P><A NAME="YC1L63_adder_eqn">YC1L63_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[4]">YC1_E_src2[4]</A>) ) + ( <A HREF="#YC1_E_src1[4]">YC1_E_src1[4]</A> ) + ( <A HREF="#YC1L119">YC1L119</A> );
<P><A NAME="YC1L63">YC1L63</A> = CARRY(<A HREF="#YC1L63_adder_eqn">YC1L63_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[10]">YC1_E_shift_rot_result[10]</A> = DFFEAS(<A HREF="#YC1L442">YC1L442</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[10]">YC1_E_src1[10]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[10]">YC1_E_src2[10]</A> = DFFEAS(<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[10]">ED2_q_b[10]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
<P><A NAME="YC1L66_adder_eqn">YC1L66_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[10]">YC1_E_src2[10]</A>) ) + ( <A HREF="#YC1_E_src1[10]">YC1_E_src1[10]</A> ) + ( <A HREF="#YC1L75">YC1L75</A> );
<P><A NAME="YC1L66">YC1L66</A> = SUM(<A HREF="#YC1L66_adder_eqn">YC1L66_adder_eqn</A>);

<P> --YC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
<P><A NAME="YC1L67_adder_eqn">YC1L67_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[10]">YC1_E_src2[10]</A>) ) + ( <A HREF="#YC1_E_src1[10]">YC1_E_src1[10]</A> ) + ( <A HREF="#YC1L75">YC1L75</A> );
<P><A NAME="YC1L67">YC1L67</A> = CARRY(<A HREF="#YC1L67_adder_eqn">YC1L67_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[12]">YC1_E_shift_rot_result[12]</A> = DFFEAS(<A HREF="#YC1L444">YC1L444</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[12]">YC1_E_src1[12]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[12]">YC1_E_src2[12]</A> = DFFEAS(<A HREF="#YC1_D_iw[18]">YC1_D_iw[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[12]">ED2_q_b[12]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
<P><A NAME="YC1L70_adder_eqn">YC1L70_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[12]">YC1_E_src2[12]</A>) ) + ( <A HREF="#YC1_E_src1[12]">YC1_E_src1[12]</A> ) + ( <A HREF="#YC1L95">YC1L95</A> );
<P><A NAME="YC1L70">YC1L70</A> = SUM(<A HREF="#YC1L70_adder_eqn">YC1L70_adder_eqn</A>);

<P> --YC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
<P><A NAME="YC1L71_adder_eqn">YC1L71_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[12]">YC1_E_src2[12]</A>) ) + ( <A HREF="#YC1_E_src1[12]">YC1_E_src1[12]</A> ) + ( <A HREF="#YC1L95">YC1L95</A> );
<P><A NAME="YC1L71">YC1L71</A> = CARRY(<A HREF="#YC1L71_adder_eqn">YC1L71_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[9]">YC1_E_shift_rot_result[9]</A> = DFFEAS(<A HREF="#YC1L441">YC1L441</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[9]">YC1_E_src1[9]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[9]">YC1_E_src2[9]</A> = DFFEAS(<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[9]">ED2_q_b[9]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
<P><A NAME="YC1L74_adder_eqn">YC1L74_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[9]">YC1_E_src2[9]</A>) ) + ( <A HREF="#YC1_E_src1[9]">YC1_E_src1[9]</A> ) + ( <A HREF="#YC1L79">YC1L79</A> );
<P><A NAME="YC1L74">YC1L74</A> = SUM(<A HREF="#YC1L74_adder_eqn">YC1L74_adder_eqn</A>);

<P> --YC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
<P><A NAME="YC1L75_adder_eqn">YC1L75_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[9]">YC1_E_src2[9]</A>) ) + ( <A HREF="#YC1_E_src1[9]">YC1_E_src1[9]</A> ) + ( <A HREF="#YC1L79">YC1L79</A> );
<P><A NAME="YC1L75">YC1L75</A> = CARRY(<A HREF="#YC1L75_adder_eqn">YC1L75_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[8]">YC1_E_shift_rot_result[8]</A> = DFFEAS(<A HREF="#YC1L440">YC1L440</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[8]">YC1_E_src1[8]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[8]">YC1_E_src2[8]</A> = DFFEAS(<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[8]">ED2_q_b[8]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
<P><A NAME="YC1L78_adder_eqn">YC1L78_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[8]">YC1_E_src2[8]</A>) ) + ( <A HREF="#YC1_E_src1[8]">YC1_E_src1[8]</A> ) + ( <A HREF="#YC1L83">YC1L83</A> );
<P><A NAME="YC1L78">YC1L78</A> = SUM(<A HREF="#YC1L78_adder_eqn">YC1L78_adder_eqn</A>);

<P> --YC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
<P><A NAME="YC1L79_adder_eqn">YC1L79_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[8]">YC1_E_src2[8]</A>) ) + ( <A HREF="#YC1_E_src1[8]">YC1_E_src1[8]</A> ) + ( <A HREF="#YC1L83">YC1L83</A> );
<P><A NAME="YC1L79">YC1L79</A> = CARRY(<A HREF="#YC1L79_adder_eqn">YC1L79_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[7]">YC1_E_shift_rot_result[7]</A> = DFFEAS(<A HREF="#YC1L439">YC1L439</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[7]">YC1_E_src1[7]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[7]">YC1_E_src2[7]</A> = DFFEAS(<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[7]">ED2_q_b[7]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
<P><A NAME="YC1L82_adder_eqn">YC1L82_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[7]">YC1_E_src2[7]</A>) ) + ( <A HREF="#YC1_E_src1[7]">YC1_E_src1[7]</A> ) + ( <A HREF="#YC1L91">YC1L91</A> );
<P><A NAME="YC1L82">YC1L82</A> = SUM(<A HREF="#YC1L82_adder_eqn">YC1L82_adder_eqn</A>);

<P> --YC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
<P><A NAME="YC1L83_adder_eqn">YC1L83_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[7]">YC1_E_src2[7]</A>) ) + ( <A HREF="#YC1_E_src1[7]">YC1_E_src1[7]</A> ) + ( <A HREF="#YC1L91">YC1L91</A> );
<P><A NAME="YC1L83">YC1L83</A> = CARRY(<A HREF="#YC1L83_adder_eqn">YC1L83_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[5]">YC1_E_shift_rot_result[5]</A> = DFFEAS(<A HREF="#YC1L437">YC1L437</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[5]">YC1_E_src1[5]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[5]">YC1_E_src2[5]</A> = DFFEAS(<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[5]">ED2_q_b[5]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
<P><A NAME="YC1L86_adder_eqn">YC1L86_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[5]">YC1_E_src2[5]</A>) ) + ( <A HREF="#YC1_E_src1[5]">YC1_E_src1[5]</A> ) + ( <A HREF="#YC1L63">YC1L63</A> );
<P><A NAME="YC1L86">YC1L86</A> = SUM(<A HREF="#YC1L86_adder_eqn">YC1L86_adder_eqn</A>);

<P> --YC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
<P><A NAME="YC1L87_adder_eqn">YC1L87_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[5]">YC1_E_src2[5]</A>) ) + ( <A HREF="#YC1_E_src1[5]">YC1_E_src1[5]</A> ) + ( <A HREF="#YC1L63">YC1L63</A> );
<P><A NAME="YC1L87">YC1L87</A> = CARRY(<A HREF="#YC1L87_adder_eqn">YC1L87_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[6]">YC1_E_shift_rot_result[6]</A> = DFFEAS(<A HREF="#YC1L438">YC1L438</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[6]">YC1_E_src1[6]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[6]">YC1_E_src2[6]</A> = DFFEAS(<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[6]">ED2_q_b[6]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
<P><A NAME="YC1L90_adder_eqn">YC1L90_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[6]">YC1_E_src2[6]</A>) ) + ( <A HREF="#YC1_E_src1[6]">YC1_E_src1[6]</A> ) + ( <A HREF="#YC1L87">YC1L87</A> );
<P><A NAME="YC1L90">YC1L90</A> = SUM(<A HREF="#YC1L90_adder_eqn">YC1L90_adder_eqn</A>);

<P> --YC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
<P><A NAME="YC1L91_adder_eqn">YC1L91_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[6]">YC1_E_src2[6]</A>) ) + ( <A HREF="#YC1_E_src1[6]">YC1_E_src1[6]</A> ) + ( <A HREF="#YC1L87">YC1L87</A> );
<P><A NAME="YC1L91">YC1L91</A> = CARRY(<A HREF="#YC1L91_adder_eqn">YC1L91_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[11]">YC1_E_shift_rot_result[11]</A> = DFFEAS(<A HREF="#YC1L443">YC1L443</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[11]">YC1_E_src1[11]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[11]">YC1_E_src2[11]</A> = DFFEAS(<A HREF="#YC1_D_iw[17]">YC1_D_iw[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[11]">ED2_q_b[11]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
<P><A NAME="YC1L94_adder_eqn">YC1L94_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[11]">YC1_E_src2[11]</A>) ) + ( <A HREF="#YC1_E_src1[11]">YC1_E_src1[11]</A> ) + ( <A HREF="#YC1L67">YC1L67</A> );
<P><A NAME="YC1L94">YC1L94</A> = SUM(<A HREF="#YC1L94_adder_eqn">YC1L94_adder_eqn</A>);

<P> --YC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
<P><A NAME="YC1L95_adder_eqn">YC1L95_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[11]">YC1_E_src2[11]</A>) ) + ( <A HREF="#YC1_E_src1[11]">YC1_E_src1[11]</A> ) + ( <A HREF="#YC1L67">YC1L67</A> );
<P><A NAME="YC1L95">YC1L95</A> = CARRY(<A HREF="#YC1L95_adder_eqn">YC1L95_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[13]">YC1_E_shift_rot_result[13]</A> = DFFEAS(<A HREF="#YC1L445">YC1L445</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[13]">YC1_E_src1[13]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[13]">YC1_E_src2[13]</A> = DFFEAS(<A HREF="#YC1_D_iw[19]">YC1_D_iw[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[13]">ED2_q_b[13]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
<P><A NAME="YC1L98_adder_eqn">YC1L98_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[13]">YC1_E_src2[13]</A>) ) + ( <A HREF="#YC1_E_src1[13]">YC1_E_src1[13]</A> ) + ( <A HREF="#YC1L71">YC1L71</A> );
<P><A NAME="YC1L98">YC1L98</A> = SUM(<A HREF="#YC1L98_adder_eqn">YC1L98_adder_eqn</A>);

<P> --YC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
<P><A NAME="YC1L99_adder_eqn">YC1L99_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[13]">YC1_E_src2[13]</A>) ) + ( <A HREF="#YC1_E_src1[13]">YC1_E_src1[13]</A> ) + ( <A HREF="#YC1L71">YC1L71</A> );
<P><A NAME="YC1L99">YC1L99</A> = CARRY(<A HREF="#YC1L99_adder_eqn">YC1L99_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[14]">YC1_E_shift_rot_result[14]</A> = DFFEAS(<A HREF="#YC1L446">YC1L446</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[14]">YC1_E_src1[14]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[14]">YC1_E_src2[14]</A> = DFFEAS(<A HREF="#YC1_D_iw[20]">YC1_D_iw[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[14]">ED2_q_b[14]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
<P><A NAME="YC1L102_adder_eqn">YC1L102_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[14]">YC1_E_src2[14]</A>) ) + ( <A HREF="#YC1_E_src1[14]">YC1_E_src1[14]</A> ) + ( <A HREF="#YC1L99">YC1L99</A> );
<P><A NAME="YC1L102">YC1L102</A> = SUM(<A HREF="#YC1L102_adder_eqn">YC1L102_adder_eqn</A>);

<P> --YC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
<P><A NAME="YC1L103_adder_eqn">YC1L103_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[14]">YC1_E_src2[14]</A>) ) + ( <A HREF="#YC1_E_src1[14]">YC1_E_src1[14]</A> ) + ( <A HREF="#YC1L99">YC1L99</A> );
<P><A NAME="YC1L103">YC1L103</A> = CARRY(<A HREF="#YC1L103_adder_eqn">YC1L103_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[15]">YC1_E_shift_rot_result[15]</A> = DFFEAS(<A HREF="#YC1L447">YC1L447</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[15]">YC1_E_src1[15]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[15]">YC1_E_src2[15]</A> = DFFEAS(<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[15]">ED2_q_b[15]</A>,  , <A HREF="#YC1L515">YC1L515</A>, !<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>);


<P> --YC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
<P><A NAME="YC1L106_adder_eqn">YC1L106_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[15]">YC1_E_src2[15]</A>) ) + ( <A HREF="#YC1_E_src1[15]">YC1_E_src1[15]</A> ) + ( <A HREF="#YC1L103">YC1L103</A> );
<P><A NAME="YC1L106">YC1L106</A> = SUM(<A HREF="#YC1L106_adder_eqn">YC1L106_adder_eqn</A>);

<P> --YC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
<P><A NAME="YC1L107_adder_eqn">YC1L107_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[15]">YC1_E_src2[15]</A>) ) + ( <A HREF="#YC1_E_src1[15]">YC1_E_src1[15]</A> ) + ( <A HREF="#YC1L103">YC1L103</A> );
<P><A NAME="YC1L107">YC1L107</A> = CARRY(<A HREF="#YC1L107_adder_eqn">YC1L107_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[16]">YC1_E_shift_rot_result[16]</A> = DFFEAS(<A HREF="#YC1L448">YC1L448</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[16]">YC1_E_src1[16]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[16]">YC1_E_src2[16]</A> = DFFEAS(<A HREF="#YC1L698">YC1L698</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
<P><A NAME="YC1L110_adder_eqn">YC1L110_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[16]">YC1_E_src2[16]</A>) ) + ( <A HREF="#YC1_E_src1[16]">YC1_E_src1[16]</A> ) + ( <A HREF="#YC1L107">YC1L107</A> );
<P><A NAME="YC1L110">YC1L110</A> = SUM(<A HREF="#YC1L110_adder_eqn">YC1L110_adder_eqn</A>);

<P> --YC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
<P><A NAME="YC1L111_adder_eqn">YC1L111_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[16]">YC1_E_src2[16]</A>) ) + ( <A HREF="#YC1_E_src1[16]">YC1_E_src1[16]</A> ) + ( <A HREF="#YC1L107">YC1L107</A> );
<P><A NAME="YC1L111">YC1L111</A> = CARRY(<A HREF="#YC1L111_adder_eqn">YC1L111_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[2]">YC1_E_shift_rot_result[2]</A> = DFFEAS(<A HREF="#YC1L434">YC1L434</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[2]">YC1_E_src1[2]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
<P><A NAME="YC1L114_adder_eqn">YC1L114_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[2]">YC1_E_src2[2]</A>) ) + ( <A HREF="#YC1_E_src1[2]">YC1_E_src1[2]</A> ) + ( <A HREF="#YC1L123">YC1L123</A> );
<P><A NAME="YC1L114">YC1L114</A> = SUM(<A HREF="#YC1L114_adder_eqn">YC1L114_adder_eqn</A>);

<P> --YC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
<P><A NAME="YC1L115_adder_eqn">YC1L115_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[2]">YC1_E_src2[2]</A>) ) + ( <A HREF="#YC1_E_src1[2]">YC1_E_src1[2]</A> ) + ( <A HREF="#YC1L123">YC1L123</A> );
<P><A NAME="YC1L115">YC1L115</A> = CARRY(<A HREF="#YC1L115_adder_eqn">YC1L115_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[3]">YC1_E_shift_rot_result[3]</A> = DFFEAS(<A HREF="#YC1L435">YC1L435</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[3]">YC1_E_src1[3]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
<P><A NAME="YC1L118_adder_eqn">YC1L118_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[3]">YC1_E_src2[3]</A>) ) + ( <A HREF="#YC1_E_src1[3]">YC1_E_src1[3]</A> ) + ( <A HREF="#YC1L115">YC1L115</A> );
<P><A NAME="YC1L118">YC1L118</A> = SUM(<A HREF="#YC1L118_adder_eqn">YC1L118_adder_eqn</A>);

<P> --YC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
<P><A NAME="YC1L119_adder_eqn">YC1L119_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[3]">YC1_E_src2[3]</A>) ) + ( <A HREF="#YC1_E_src1[3]">YC1_E_src1[3]</A> ) + ( <A HREF="#YC1L115">YC1L115</A> );
<P><A NAME="YC1L119">YC1L119</A> = CARRY(<A HREF="#YC1L119_adder_eqn">YC1L119_adder_eqn</A>);


<P> --ED2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[1]_PORT_A_data_in">ED2_q_b[1]_PORT_A_data_in</A> = <A HREF="#YC1L785">YC1L785</A>;
<P><A NAME="ED2_q_b[1]_PORT_A_data_in_reg">ED2_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[1]_PORT_A_data_in">ED2_q_b[1]_PORT_A_data_in</A>, ED2_q_b[1]_clock_0, , , );
<P><A NAME="ED2_q_b[1]_PORT_A_address">ED2_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[1]_PORT_A_address_reg">ED2_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[1]_PORT_A_address">ED2_q_b[1]_PORT_A_address</A>, ED2_q_b[1]_clock_0, , , );
<P><A NAME="ED2_q_b[1]_PORT_B_address">ED2_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[1]_PORT_B_address_reg">ED2_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[1]_PORT_B_address">ED2_q_b[1]_PORT_B_address</A>, ED2_q_b[1]_clock_1, , , );
<P><A NAME="ED2_q_b[1]_PORT_A_write_enable">ED2_q_b[1]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[1]_PORT_A_write_enable_reg">ED2_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[1]_PORT_A_write_enable">ED2_q_b[1]_PORT_A_write_enable</A>, ED2_q_b[1]_clock_0, , , );
<P><A NAME="ED2_q_b[1]_PORT_B_read_enable">ED2_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[1]_PORT_B_read_enable_reg">ED2_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[1]_PORT_B_read_enable">ED2_q_b[1]_PORT_B_read_enable</A>, ED2_q_b[1]_clock_1, , , );
<P><A NAME="ED2_q_b[1]_clock_0">ED2_q_b[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[1]_clock_1">ED2_q_b[1]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[1]_clock_enable_0">ED2_q_b[1]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[1]_PORT_B_data_out">ED2_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[1]_PORT_A_data_in_reg">ED2_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[1]_PORT_A_address_reg">ED2_q_b[1]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[1]_PORT_B_address_reg">ED2_q_b[1]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[1]_PORT_A_write_enable_reg">ED2_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[1]_PORT_B_read_enable_reg">ED2_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[1]_clock_0">ED2_q_b[1]_clock_0</A>, <A HREF="#ED2_q_b[1]_clock_1">ED2_q_b[1]_clock_1</A>, <A HREF="#ED2_q_b[1]_clock_enable_0">ED2_q_b[1]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[1]">ED2_q_b[1]</A> = <A HREF="#ED2_q_b[1]_PORT_B_data_out">ED2_q_b[1]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[2]_PORT_A_data_in">ED2_q_b[2]_PORT_A_data_in</A> = <A HREF="#YC1L786">YC1L786</A>;
<P><A NAME="ED2_q_b[2]_PORT_A_data_in_reg">ED2_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[2]_PORT_A_data_in">ED2_q_b[2]_PORT_A_data_in</A>, ED2_q_b[2]_clock_0, , , );
<P><A NAME="ED2_q_b[2]_PORT_A_address">ED2_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[2]_PORT_A_address_reg">ED2_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[2]_PORT_A_address">ED2_q_b[2]_PORT_A_address</A>, ED2_q_b[2]_clock_0, , , );
<P><A NAME="ED2_q_b[2]_PORT_B_address">ED2_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[2]_PORT_B_address_reg">ED2_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[2]_PORT_B_address">ED2_q_b[2]_PORT_B_address</A>, ED2_q_b[2]_clock_1, , , );
<P><A NAME="ED2_q_b[2]_PORT_A_write_enable">ED2_q_b[2]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[2]_PORT_A_write_enable_reg">ED2_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[2]_PORT_A_write_enable">ED2_q_b[2]_PORT_A_write_enable</A>, ED2_q_b[2]_clock_0, , , );
<P><A NAME="ED2_q_b[2]_PORT_B_read_enable">ED2_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[2]_PORT_B_read_enable_reg">ED2_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[2]_PORT_B_read_enable">ED2_q_b[2]_PORT_B_read_enable</A>, ED2_q_b[2]_clock_1, , , );
<P><A NAME="ED2_q_b[2]_clock_0">ED2_q_b[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[2]_clock_1">ED2_q_b[2]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[2]_clock_enable_0">ED2_q_b[2]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[2]_PORT_B_data_out">ED2_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[2]_PORT_A_data_in_reg">ED2_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[2]_PORT_A_address_reg">ED2_q_b[2]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[2]_PORT_B_address_reg">ED2_q_b[2]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[2]_PORT_A_write_enable_reg">ED2_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[2]_PORT_B_read_enable_reg">ED2_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[2]_clock_0">ED2_q_b[2]_clock_0</A>, <A HREF="#ED2_q_b[2]_clock_1">ED2_q_b[2]_clock_1</A>, <A HREF="#ED2_q_b[2]_clock_enable_0">ED2_q_b[2]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[2]">ED2_q_b[2]</A> = <A HREF="#ED2_q_b[2]_PORT_B_data_out">ED2_q_b[2]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[3]_PORT_A_data_in">ED2_q_b[3]_PORT_A_data_in</A> = <A HREF="#YC1L787">YC1L787</A>;
<P><A NAME="ED2_q_b[3]_PORT_A_data_in_reg">ED2_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[3]_PORT_A_data_in">ED2_q_b[3]_PORT_A_data_in</A>, ED2_q_b[3]_clock_0, , , );
<P><A NAME="ED2_q_b[3]_PORT_A_address">ED2_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[3]_PORT_A_address_reg">ED2_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[3]_PORT_A_address">ED2_q_b[3]_PORT_A_address</A>, ED2_q_b[3]_clock_0, , , );
<P><A NAME="ED2_q_b[3]_PORT_B_address">ED2_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[3]_PORT_B_address_reg">ED2_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[3]_PORT_B_address">ED2_q_b[3]_PORT_B_address</A>, ED2_q_b[3]_clock_1, , , );
<P><A NAME="ED2_q_b[3]_PORT_A_write_enable">ED2_q_b[3]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[3]_PORT_A_write_enable_reg">ED2_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[3]_PORT_A_write_enable">ED2_q_b[3]_PORT_A_write_enable</A>, ED2_q_b[3]_clock_0, , , );
<P><A NAME="ED2_q_b[3]_PORT_B_read_enable">ED2_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[3]_PORT_B_read_enable_reg">ED2_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[3]_PORT_B_read_enable">ED2_q_b[3]_PORT_B_read_enable</A>, ED2_q_b[3]_clock_1, , , );
<P><A NAME="ED2_q_b[3]_clock_0">ED2_q_b[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[3]_clock_1">ED2_q_b[3]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[3]_clock_enable_0">ED2_q_b[3]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[3]_PORT_B_data_out">ED2_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[3]_PORT_A_data_in_reg">ED2_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[3]_PORT_A_address_reg">ED2_q_b[3]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[3]_PORT_B_address_reg">ED2_q_b[3]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[3]_PORT_A_write_enable_reg">ED2_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[3]_PORT_B_read_enable_reg">ED2_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[3]_clock_0">ED2_q_b[3]_clock_0</A>, <A HREF="#ED2_q_b[3]_clock_1">ED2_q_b[3]_clock_1</A>, <A HREF="#ED2_q_b[3]_clock_enable_0">ED2_q_b[3]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[3]">ED2_q_b[3]</A> = <A HREF="#ED2_q_b[3]_PORT_B_data_out">ED2_q_b[3]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[4]_PORT_A_data_in">ED2_q_b[4]_PORT_A_data_in</A> = <A HREF="#YC1L788">YC1L788</A>;
<P><A NAME="ED2_q_b[4]_PORT_A_data_in_reg">ED2_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[4]_PORT_A_data_in">ED2_q_b[4]_PORT_A_data_in</A>, ED2_q_b[4]_clock_0, , , );
<P><A NAME="ED2_q_b[4]_PORT_A_address">ED2_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[4]_PORT_A_address_reg">ED2_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[4]_PORT_A_address">ED2_q_b[4]_PORT_A_address</A>, ED2_q_b[4]_clock_0, , , );
<P><A NAME="ED2_q_b[4]_PORT_B_address">ED2_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[4]_PORT_B_address_reg">ED2_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[4]_PORT_B_address">ED2_q_b[4]_PORT_B_address</A>, ED2_q_b[4]_clock_1, , , );
<P><A NAME="ED2_q_b[4]_PORT_A_write_enable">ED2_q_b[4]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[4]_PORT_A_write_enable_reg">ED2_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[4]_PORT_A_write_enable">ED2_q_b[4]_PORT_A_write_enable</A>, ED2_q_b[4]_clock_0, , , );
<P><A NAME="ED2_q_b[4]_PORT_B_read_enable">ED2_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[4]_PORT_B_read_enable_reg">ED2_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[4]_PORT_B_read_enable">ED2_q_b[4]_PORT_B_read_enable</A>, ED2_q_b[4]_clock_1, , , );
<P><A NAME="ED2_q_b[4]_clock_0">ED2_q_b[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[4]_clock_1">ED2_q_b[4]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[4]_clock_enable_0">ED2_q_b[4]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[4]_PORT_B_data_out">ED2_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[4]_PORT_A_data_in_reg">ED2_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[4]_PORT_A_address_reg">ED2_q_b[4]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[4]_PORT_B_address_reg">ED2_q_b[4]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[4]_PORT_A_write_enable_reg">ED2_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[4]_PORT_B_read_enable_reg">ED2_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[4]_clock_0">ED2_q_b[4]_clock_0</A>, <A HREF="#ED2_q_b[4]_clock_1">ED2_q_b[4]_clock_1</A>, <A HREF="#ED2_q_b[4]_clock_enable_0">ED2_q_b[4]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[4]">ED2_q_b[4]</A> = <A HREF="#ED2_q_b[4]_PORT_B_data_out">ED2_q_b[4]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[5]_PORT_A_data_in">ED2_q_b[5]_PORT_A_data_in</A> = <A HREF="#YC1L789">YC1L789</A>;
<P><A NAME="ED2_q_b[5]_PORT_A_data_in_reg">ED2_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[5]_PORT_A_data_in">ED2_q_b[5]_PORT_A_data_in</A>, ED2_q_b[5]_clock_0, , , );
<P><A NAME="ED2_q_b[5]_PORT_A_address">ED2_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[5]_PORT_A_address_reg">ED2_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[5]_PORT_A_address">ED2_q_b[5]_PORT_A_address</A>, ED2_q_b[5]_clock_0, , , );
<P><A NAME="ED2_q_b[5]_PORT_B_address">ED2_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[5]_PORT_B_address_reg">ED2_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[5]_PORT_B_address">ED2_q_b[5]_PORT_B_address</A>, ED2_q_b[5]_clock_1, , , );
<P><A NAME="ED2_q_b[5]_PORT_A_write_enable">ED2_q_b[5]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[5]_PORT_A_write_enable_reg">ED2_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[5]_PORT_A_write_enable">ED2_q_b[5]_PORT_A_write_enable</A>, ED2_q_b[5]_clock_0, , , );
<P><A NAME="ED2_q_b[5]_PORT_B_read_enable">ED2_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[5]_PORT_B_read_enable_reg">ED2_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[5]_PORT_B_read_enable">ED2_q_b[5]_PORT_B_read_enable</A>, ED2_q_b[5]_clock_1, , , );
<P><A NAME="ED2_q_b[5]_clock_0">ED2_q_b[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[5]_clock_1">ED2_q_b[5]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[5]_clock_enable_0">ED2_q_b[5]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[5]_PORT_B_data_out">ED2_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[5]_PORT_A_data_in_reg">ED2_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[5]_PORT_A_address_reg">ED2_q_b[5]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[5]_PORT_B_address_reg">ED2_q_b[5]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[5]_PORT_A_write_enable_reg">ED2_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[5]_PORT_B_read_enable_reg">ED2_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[5]_clock_0">ED2_q_b[5]_clock_0</A>, <A HREF="#ED2_q_b[5]_clock_1">ED2_q_b[5]_clock_1</A>, <A HREF="#ED2_q_b[5]_clock_enable_0">ED2_q_b[5]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[5]">ED2_q_b[5]</A> = <A HREF="#ED2_q_b[5]_PORT_B_data_out">ED2_q_b[5]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[6]_PORT_A_data_in">ED2_q_b[6]_PORT_A_data_in</A> = <A HREF="#YC1L790">YC1L790</A>;
<P><A NAME="ED2_q_b[6]_PORT_A_data_in_reg">ED2_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[6]_PORT_A_data_in">ED2_q_b[6]_PORT_A_data_in</A>, ED2_q_b[6]_clock_0, , , );
<P><A NAME="ED2_q_b[6]_PORT_A_address">ED2_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[6]_PORT_A_address_reg">ED2_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[6]_PORT_A_address">ED2_q_b[6]_PORT_A_address</A>, ED2_q_b[6]_clock_0, , , );
<P><A NAME="ED2_q_b[6]_PORT_B_address">ED2_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[6]_PORT_B_address_reg">ED2_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[6]_PORT_B_address">ED2_q_b[6]_PORT_B_address</A>, ED2_q_b[6]_clock_1, , , );
<P><A NAME="ED2_q_b[6]_PORT_A_write_enable">ED2_q_b[6]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[6]_PORT_A_write_enable_reg">ED2_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[6]_PORT_A_write_enable">ED2_q_b[6]_PORT_A_write_enable</A>, ED2_q_b[6]_clock_0, , , );
<P><A NAME="ED2_q_b[6]_PORT_B_read_enable">ED2_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[6]_PORT_B_read_enable_reg">ED2_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[6]_PORT_B_read_enable">ED2_q_b[6]_PORT_B_read_enable</A>, ED2_q_b[6]_clock_1, , , );
<P><A NAME="ED2_q_b[6]_clock_0">ED2_q_b[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[6]_clock_1">ED2_q_b[6]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[6]_clock_enable_0">ED2_q_b[6]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[6]_PORT_B_data_out">ED2_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[6]_PORT_A_data_in_reg">ED2_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[6]_PORT_A_address_reg">ED2_q_b[6]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[6]_PORT_B_address_reg">ED2_q_b[6]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[6]_PORT_A_write_enable_reg">ED2_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[6]_PORT_B_read_enable_reg">ED2_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[6]_clock_0">ED2_q_b[6]_clock_0</A>, <A HREF="#ED2_q_b[6]_clock_1">ED2_q_b[6]_clock_1</A>, <A HREF="#ED2_q_b[6]_clock_enable_0">ED2_q_b[6]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[6]">ED2_q_b[6]</A> = <A HREF="#ED2_q_b[6]_PORT_B_data_out">ED2_q_b[6]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[7]_PORT_A_data_in">ED2_q_b[7]_PORT_A_data_in</A> = <A HREF="#YC1L791">YC1L791</A>;
<P><A NAME="ED2_q_b[7]_PORT_A_data_in_reg">ED2_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[7]_PORT_A_data_in">ED2_q_b[7]_PORT_A_data_in</A>, ED2_q_b[7]_clock_0, , , );
<P><A NAME="ED2_q_b[7]_PORT_A_address">ED2_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[7]_PORT_A_address_reg">ED2_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[7]_PORT_A_address">ED2_q_b[7]_PORT_A_address</A>, ED2_q_b[7]_clock_0, , , );
<P><A NAME="ED2_q_b[7]_PORT_B_address">ED2_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[7]_PORT_B_address_reg">ED2_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[7]_PORT_B_address">ED2_q_b[7]_PORT_B_address</A>, ED2_q_b[7]_clock_1, , , );
<P><A NAME="ED2_q_b[7]_PORT_A_write_enable">ED2_q_b[7]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[7]_PORT_A_write_enable_reg">ED2_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[7]_PORT_A_write_enable">ED2_q_b[7]_PORT_A_write_enable</A>, ED2_q_b[7]_clock_0, , , );
<P><A NAME="ED2_q_b[7]_PORT_B_read_enable">ED2_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[7]_PORT_B_read_enable_reg">ED2_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[7]_PORT_B_read_enable">ED2_q_b[7]_PORT_B_read_enable</A>, ED2_q_b[7]_clock_1, , , );
<P><A NAME="ED2_q_b[7]_clock_0">ED2_q_b[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[7]_clock_1">ED2_q_b[7]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[7]_clock_enable_0">ED2_q_b[7]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[7]_PORT_B_data_out">ED2_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[7]_PORT_A_data_in_reg">ED2_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[7]_PORT_A_address_reg">ED2_q_b[7]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[7]_PORT_B_address_reg">ED2_q_b[7]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[7]_PORT_A_write_enable_reg">ED2_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[7]_PORT_B_read_enable_reg">ED2_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[7]_clock_0">ED2_q_b[7]_clock_0</A>, <A HREF="#ED2_q_b[7]_clock_1">ED2_q_b[7]_clock_1</A>, <A HREF="#ED2_q_b[7]_clock_enable_0">ED2_q_b[7]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[7]">ED2_q_b[7]</A> = <A HREF="#ED2_q_b[7]_PORT_B_data_out">ED2_q_b[7]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[8]_PORT_A_data_in">ED2_q_b[8]_PORT_A_data_in</A> = <A HREF="#YC1L792">YC1L792</A>;
<P><A NAME="ED2_q_b[8]_PORT_A_data_in_reg">ED2_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[8]_PORT_A_data_in">ED2_q_b[8]_PORT_A_data_in</A>, ED2_q_b[8]_clock_0, , , );
<P><A NAME="ED2_q_b[8]_PORT_A_address">ED2_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[8]_PORT_A_address_reg">ED2_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[8]_PORT_A_address">ED2_q_b[8]_PORT_A_address</A>, ED2_q_b[8]_clock_0, , , );
<P><A NAME="ED2_q_b[8]_PORT_B_address">ED2_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[8]_PORT_B_address_reg">ED2_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[8]_PORT_B_address">ED2_q_b[8]_PORT_B_address</A>, ED2_q_b[8]_clock_1, , , );
<P><A NAME="ED2_q_b[8]_PORT_A_write_enable">ED2_q_b[8]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[8]_PORT_A_write_enable_reg">ED2_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[8]_PORT_A_write_enable">ED2_q_b[8]_PORT_A_write_enable</A>, ED2_q_b[8]_clock_0, , , );
<P><A NAME="ED2_q_b[8]_PORT_B_read_enable">ED2_q_b[8]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[8]_PORT_B_read_enable_reg">ED2_q_b[8]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[8]_PORT_B_read_enable">ED2_q_b[8]_PORT_B_read_enable</A>, ED2_q_b[8]_clock_1, , , );
<P><A NAME="ED2_q_b[8]_clock_0">ED2_q_b[8]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[8]_clock_1">ED2_q_b[8]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[8]_clock_enable_0">ED2_q_b[8]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[8]_PORT_B_data_out">ED2_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[8]_PORT_A_data_in_reg">ED2_q_b[8]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[8]_PORT_A_address_reg">ED2_q_b[8]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[8]_PORT_B_address_reg">ED2_q_b[8]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[8]_PORT_A_write_enable_reg">ED2_q_b[8]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[8]_PORT_B_read_enable_reg">ED2_q_b[8]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[8]_clock_0">ED2_q_b[8]_clock_0</A>, <A HREF="#ED2_q_b[8]_clock_1">ED2_q_b[8]_clock_1</A>, <A HREF="#ED2_q_b[8]_clock_enable_0">ED2_q_b[8]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[8]">ED2_q_b[8]</A> = <A HREF="#ED2_q_b[8]_PORT_B_data_out">ED2_q_b[8]_PORT_B_data_out</A>[0];


<P> --YC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[0]">YC1_D_iw[0]</A> = DFFEAS(<A HREF="#YC1L590">YC1L590</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[2]">YC1_D_iw[2]</A> = DFFEAS(<A HREF="#YC1L592">YC1L592</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --ED2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[9]_PORT_A_data_in">ED2_q_b[9]_PORT_A_data_in</A> = <A HREF="#YC1L793">YC1L793</A>;
<P><A NAME="ED2_q_b[9]_PORT_A_data_in_reg">ED2_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[9]_PORT_A_data_in">ED2_q_b[9]_PORT_A_data_in</A>, ED2_q_b[9]_clock_0, , , );
<P><A NAME="ED2_q_b[9]_PORT_A_address">ED2_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[9]_PORT_A_address_reg">ED2_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[9]_PORT_A_address">ED2_q_b[9]_PORT_A_address</A>, ED2_q_b[9]_clock_0, , , );
<P><A NAME="ED2_q_b[9]_PORT_B_address">ED2_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[9]_PORT_B_address_reg">ED2_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[9]_PORT_B_address">ED2_q_b[9]_PORT_B_address</A>, ED2_q_b[9]_clock_1, , , );
<P><A NAME="ED2_q_b[9]_PORT_A_write_enable">ED2_q_b[9]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[9]_PORT_A_write_enable_reg">ED2_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[9]_PORT_A_write_enable">ED2_q_b[9]_PORT_A_write_enable</A>, ED2_q_b[9]_clock_0, , , );
<P><A NAME="ED2_q_b[9]_PORT_B_read_enable">ED2_q_b[9]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[9]_PORT_B_read_enable_reg">ED2_q_b[9]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[9]_PORT_B_read_enable">ED2_q_b[9]_PORT_B_read_enable</A>, ED2_q_b[9]_clock_1, , , );
<P><A NAME="ED2_q_b[9]_clock_0">ED2_q_b[9]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[9]_clock_1">ED2_q_b[9]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[9]_clock_enable_0">ED2_q_b[9]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[9]_PORT_B_data_out">ED2_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[9]_PORT_A_data_in_reg">ED2_q_b[9]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[9]_PORT_A_address_reg">ED2_q_b[9]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[9]_PORT_B_address_reg">ED2_q_b[9]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[9]_PORT_A_write_enable_reg">ED2_q_b[9]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[9]_PORT_B_read_enable_reg">ED2_q_b[9]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[9]_clock_0">ED2_q_b[9]_clock_0</A>, <A HREF="#ED2_q_b[9]_clock_1">ED2_q_b[9]_clock_1</A>, <A HREF="#ED2_q_b[9]_clock_enable_0">ED2_q_b[9]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[9]">ED2_q_b[9]</A> = <A HREF="#ED2_q_b[9]_PORT_B_data_out">ED2_q_b[9]_PORT_B_data_out</A>[0];


<P> --CB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
<P> --register power-up is low

<P><A NAME="CB1_count[1]">CB1_count[1]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_count[0]">CB1_count[0]</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --CB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[9]">CB1_td_shift[9]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L70">CB1L70</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --VD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
<P> --register power-up is low

<P><A NAME="VD1_sr[2]">VD1_sr[2]</A> = DFFEAS(<A HREF="#VD1L58">VD1L58</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --HD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[0]">HD1_break_readreg[0]</A> = DFFEAS(<A HREF="#UD1_jdo[0]">UD1_jdo[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --YC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte0_data[0]">YC1_av_ld_byte0_data[0]</A> = DFFEAS(<A HREF="#KC1L7">KC1L7</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L841">YC1L841</A>, <A HREF="#YC1_av_ld_byte1_data[0]">YC1_av_ld_byte1_data[0]</A>,  ,  , <A HREF="#YC1L933">YC1L933</A>);


<P> --YC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[0]">YC1_W_alu_result[0]</A> = DFFEAS(<A HREF="#YC1L311">YC1L311</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[22]">YC1_D_iw[22]</A> = DFFEAS(<A HREF="#YC1L612">YC1L612</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[23]">YC1_D_iw[23]</A> = DFFEAS(<A HREF="#YC1L613">YC1L613</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[24]">YC1_D_iw[24]</A> = DFFEAS(<A HREF="#YC1L614">YC1L614</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[25]">YC1_D_iw[25]</A> = DFFEAS(<A HREF="#YC1L615">YC1L615</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[26]">YC1_D_iw[26]</A> = DFFEAS(<A HREF="#YC1L616">YC1L616</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
<P><A NAME="YC1L122_adder_eqn">YC1L122_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[1]">YC1_E_src2[1]</A>) ) + ( <A HREF="#YC1_E_src1[1]">YC1_E_src1[1]</A> ) + ( <A HREF="#YC1L127">YC1L127</A> );
<P><A NAME="YC1L122">YC1L122</A> = SUM(<A HREF="#YC1L122_adder_eqn">YC1L122_adder_eqn</A>);

<P> --YC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
<P><A NAME="YC1L123_adder_eqn">YC1L123_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[1]">YC1_E_src2[1]</A>) ) + ( <A HREF="#YC1_E_src1[1]">YC1_E_src1[1]</A> ) + ( <A HREF="#YC1L127">YC1L127</A> );
<P><A NAME="YC1L123">YC1L123</A> = CARRY(<A HREF="#YC1L123_adder_eqn">YC1L123_adder_eqn</A>);


<P> --YC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
<P><A NAME="YC1L126_adder_eqn">YC1L126_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[0]">YC1_E_src2[0]</A>) ) + ( <A HREF="#YC1_E_src1[0]">YC1_E_src1[0]</A> ) + ( <A HREF="#YC1L135">YC1L135</A> );
<P><A NAME="YC1L126">YC1L126</A> = SUM(<A HREF="#YC1L126_adder_eqn">YC1L126_adder_eqn</A>);

<P> --YC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
<P><A NAME="YC1L127_adder_eqn">YC1L127_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[0]">YC1_E_src2[0]</A>) ) + ( <A HREF="#YC1_E_src1[0]">YC1_E_src1[0]</A> ) + ( <A HREF="#YC1L135">YC1L135</A> );
<P><A NAME="YC1L127">YC1L127</A> = CARRY(<A HREF="#YC1L127_adder_eqn">YC1L127_adder_eqn</A>);


<P> --T1L2 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~1
<P><A NAME="T1L2_adder_eqn">T1L2_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[2]">T1_time_out_counter[2]</A> ) + ( GND ) + ( <A HREF="#T1L31">T1L31</A> );
<P><A NAME="T1L2">T1L2</A> = SUM(<A HREF="#T1L2_adder_eqn">T1L2_adder_eqn</A>);

<P> --T1L3 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~2
<P><A NAME="T1L3_adder_eqn">T1L3_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[2]">T1_time_out_counter[2]</A> ) + ( GND ) + ( <A HREF="#T1L31">T1L31</A> );
<P><A NAME="T1L3">T1L3</A> = CARRY(<A HREF="#T1L3_adder_eqn">T1L3_adder_eqn</A>);


<P> --T1L6 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~5
<P><A NAME="T1L6_adder_eqn">T1L6_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[3]">T1_time_out_counter[3]</A> ) + ( GND ) + ( <A HREF="#T1L3">T1L3</A> );
<P><A NAME="T1L6">T1L6</A> = SUM(<A HREF="#T1L6_adder_eqn">T1L6_adder_eqn</A>);

<P> --T1L7 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~6
<P><A NAME="T1L7_adder_eqn">T1L7_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[3]">T1_time_out_counter[3]</A> ) + ( GND ) + ( <A HREF="#T1L3">T1L3</A> );
<P><A NAME="T1L7">T1L7</A> = CARRY(<A HREF="#T1L7_adder_eqn">T1L7_adder_eqn</A>);


<P> --T1L10 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~9
<P><A NAME="T1L10_adder_eqn">T1L10_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[7]">T1_time_out_counter[7]</A> ) + ( GND ) + ( <A HREF="#T1L15">T1L15</A> );
<P><A NAME="T1L10">T1L10</A> = SUM(<A HREF="#T1L10_adder_eqn">T1L10_adder_eqn</A>);


<P> --T1L14 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~13
<P><A NAME="T1L14_adder_eqn">T1L14_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[6]">T1_time_out_counter[6]</A> ) + ( GND ) + ( <A HREF="#T1L19">T1L19</A> );
<P><A NAME="T1L14">T1L14</A> = SUM(<A HREF="#T1L14_adder_eqn">T1L14_adder_eqn</A>);

<P> --T1L15 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~14
<P><A NAME="T1L15_adder_eqn">T1L15_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[6]">T1_time_out_counter[6]</A> ) + ( GND ) + ( <A HREF="#T1L19">T1L19</A> );
<P><A NAME="T1L15">T1L15</A> = CARRY(<A HREF="#T1L15_adder_eqn">T1L15_adder_eqn</A>);


<P> --T1L18 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~17
<P><A NAME="T1L18_adder_eqn">T1L18_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[5]">T1_time_out_counter[5]</A> ) + ( GND ) + ( <A HREF="#T1L23">T1L23</A> );
<P><A NAME="T1L18">T1L18</A> = SUM(<A HREF="#T1L18_adder_eqn">T1L18_adder_eqn</A>);

<P> --T1L19 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~18
<P><A NAME="T1L19_adder_eqn">T1L19_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[5]">T1_time_out_counter[5]</A> ) + ( GND ) + ( <A HREF="#T1L23">T1L23</A> );
<P><A NAME="T1L19">T1L19</A> = CARRY(<A HREF="#T1L19_adder_eqn">T1L19_adder_eqn</A>);


<P> --T1L22 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~21
<P><A NAME="T1L22_adder_eqn">T1L22_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[4]">T1_time_out_counter[4]</A> ) + ( GND ) + ( <A HREF="#T1L7">T1L7</A> );
<P><A NAME="T1L22">T1L22</A> = SUM(<A HREF="#T1L22_adder_eqn">T1L22_adder_eqn</A>);

<P> --T1L23 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~22
<P><A NAME="T1L23_adder_eqn">T1L23_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[4]">T1_time_out_counter[4]</A> ) + ( GND ) + ( <A HREF="#T1L7">T1L7</A> );
<P><A NAME="T1L23">T1L23</A> = CARRY(<A HREF="#T1L23_adder_eqn">T1L23_adder_eqn</A>);


<P> --T1L26 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~25
<P><A NAME="T1L26_adder_eqn">T1L26_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[0]">T1_time_out_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="T1L26">T1L26</A> = SUM(<A HREF="#T1L26_adder_eqn">T1L26_adder_eqn</A>);

<P> --T1L27 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~26
<P><A NAME="T1L27_adder_eqn">T1L27_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[0]">T1_time_out_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="T1L27">T1L27</A> = CARRY(<A HREF="#T1L27_adder_eqn">T1L27_adder_eqn</A>);


<P> --T1L30 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~29
<P><A NAME="T1L30_adder_eqn">T1L30_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[1]">T1_time_out_counter[1]</A> ) + ( GND ) + ( <A HREF="#T1L27">T1L27</A> );
<P><A NAME="T1L30">T1L30</A> = SUM(<A HREF="#T1L30_adder_eqn">T1L30_adder_eqn</A>);

<P> --T1L31 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~30
<P><A NAME="T1L31_adder_eqn">T1L31_adder_eqn</A> = ( <A HREF="#T1_time_out_counter[1]">T1_time_out_counter[1]</A> ) + ( GND ) + ( <A HREF="#T1L27">T1L27</A> );
<P><A NAME="T1L31">T1L31</A> = CARRY(<A HREF="#T1L31_adder_eqn">T1L31_adder_eqn</A>);


<P> --YC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[12]">YC1_F_pc[12]</A> = DFFEAS(<A HREF="#YC1L102">YC1L102</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L42">YC1L42</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --YC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[14]">YC1_F_pc[14]</A> = DFFEAS(<A HREF="#YC1L110">YC1L110</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L50">YC1L50</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --YC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[9]">YC1_F_pc[9]</A> = DFFEAS(<A HREF="#YC1L94">YC1L94</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L34">YC1L34</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --YC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[11]">YC1_F_pc[11]</A> = DFFEAS(<A HREF="#YC1L98">YC1L98</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L38">YC1L38</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --YC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[13]">YC1_F_pc[13]</A> = DFFEAS(<A HREF="#YC1L106">YC1L106</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L46">YC1L46</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --TB2_address_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[1]
<P> --register power-up is low

<P><A NAME="TB2_address_reg[1]">TB2_address_reg[1]</A> = DFFEAS(<A HREF="#TB2L12">TB2L12</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , VCC,  ,  , !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --MC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1
<P><A NAME="MC2L2_adder_eqn">MC2L2_adder_eqn</A> = ( (!<A HREF="#QB2L2">QB2L2</A> & (((<A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A>)))) # (<A HREF="#QB2L2">QB2L2</A> & ((!<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A> & ((<A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A>))) # (<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A> & (<A HREF="#RB2_mem[0][19]">RB2_mem[0][19]</A>)))) ) + ( <A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> ) + ( <A HREF="#MC2L7">MC2L7</A> );
<P><A NAME="MC2L2">MC2L2</A> = SUM(<A HREF="#MC2L2_adder_eqn">MC2L2_adder_eqn</A>);


<P> --YC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[12]">YC1_D_iw[12]</A> = DFFEAS(<A HREF="#YC1L602">YC1L602</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[14]">YC1_D_iw[14]</A> = DFFEAS(<A HREF="#YC1L604">YC1L604</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[8]">YC1_D_iw[8]</A> = DFFEAS(<A HREF="#YC1L598">YC1L598</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
<P><A NAME="YC1L2_adder_eqn">YC1L2_adder_eqn</A> = ( <A HREF="#YC1_F_pc[2]">YC1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#YC1L59">YC1L59</A> );
<P><A NAME="YC1L2">YC1L2</A> = SUM(<A HREF="#YC1L2_adder_eqn">YC1L2_adder_eqn</A>);

<P> --YC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
<P><A NAME="YC1L3_adder_eqn">YC1L3_adder_eqn</A> = ( <A HREF="#YC1_F_pc[2]">YC1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#YC1L59">YC1L59</A> );
<P><A NAME="YC1L3">YC1L3</A> = CARRY(<A HREF="#YC1L3_adder_eqn">YC1L3_adder_eqn</A>);


<P> --ED1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[4]_PORT_A_data_in">ED1_q_b[4]_PORT_A_data_in</A> = <A HREF="#YC1L788">YC1L788</A>;
<P><A NAME="ED1_q_b[4]_PORT_A_data_in_reg">ED1_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[4]_PORT_A_data_in">ED1_q_b[4]_PORT_A_data_in</A>, ED1_q_b[4]_clock_0, , , );
<P><A NAME="ED1_q_b[4]_PORT_A_address">ED1_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[4]_PORT_A_address_reg">ED1_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[4]_PORT_A_address">ED1_q_b[4]_PORT_A_address</A>, ED1_q_b[4]_clock_0, , , );
<P><A NAME="ED1_q_b[4]_PORT_B_address">ED1_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[4]_PORT_B_address_reg">ED1_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[4]_PORT_B_address">ED1_q_b[4]_PORT_B_address</A>, ED1_q_b[4]_clock_1, , , );
<P><A NAME="ED1_q_b[4]_PORT_A_write_enable">ED1_q_b[4]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[4]_PORT_A_write_enable_reg">ED1_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[4]_PORT_A_write_enable">ED1_q_b[4]_PORT_A_write_enable</A>, ED1_q_b[4]_clock_0, , , );
<P><A NAME="ED1_q_b[4]_PORT_B_read_enable">ED1_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[4]_PORT_B_read_enable_reg">ED1_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[4]_PORT_B_read_enable">ED1_q_b[4]_PORT_B_read_enable</A>, ED1_q_b[4]_clock_1, , , );
<P><A NAME="ED1_q_b[4]_clock_0">ED1_q_b[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[4]_clock_1">ED1_q_b[4]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[4]_clock_enable_0">ED1_q_b[4]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[4]_PORT_B_data_out">ED1_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[4]_PORT_A_data_in_reg">ED1_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[4]_PORT_A_address_reg">ED1_q_b[4]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[4]_PORT_B_address_reg">ED1_q_b[4]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[4]_PORT_A_write_enable_reg">ED1_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[4]_PORT_B_read_enable_reg">ED1_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[4]_clock_0">ED1_q_b[4]_clock_0</A>, <A HREF="#ED1_q_b[4]_clock_1">ED1_q_b[4]_clock_1</A>, <A HREF="#ED1_q_b[4]_clock_enable_0">ED1_q_b[4]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[4]">ED1_q_b[4]</A> = <A HREF="#ED1_q_b[4]_PORT_B_data_out">ED1_q_b[4]_PORT_B_data_out</A>[0];


<P> --YC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[10]">YC1_D_iw[10]</A> = DFFEAS(<A HREF="#YC1L600">YC1L600</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
<P><A NAME="YC1L6_adder_eqn">YC1L6_adder_eqn</A> = ( <A HREF="#YC1_F_pc[8]">YC1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#YC1L15">YC1L15</A> );
<P><A NAME="YC1L6">YC1L6</A> = SUM(<A HREF="#YC1L6_adder_eqn">YC1L6_adder_eqn</A>);

<P> --YC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
<P><A NAME="YC1L7_adder_eqn">YC1L7_adder_eqn</A> = ( <A HREF="#YC1_F_pc[8]">YC1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#YC1L15">YC1L15</A> );
<P><A NAME="YC1L7">YC1L7</A> = CARRY(<A HREF="#YC1L7_adder_eqn">YC1L7_adder_eqn</A>);


<P> --ED1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[10]_PORT_A_data_in">ED1_q_b[10]_PORT_A_data_in</A> = <A HREF="#YC1L794">YC1L794</A>;
<P><A NAME="ED1_q_b[10]_PORT_A_data_in_reg">ED1_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[10]_PORT_A_data_in">ED1_q_b[10]_PORT_A_data_in</A>, ED1_q_b[10]_clock_0, , , );
<P><A NAME="ED1_q_b[10]_PORT_A_address">ED1_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[10]_PORT_A_address_reg">ED1_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[10]_PORT_A_address">ED1_q_b[10]_PORT_A_address</A>, ED1_q_b[10]_clock_0, , , );
<P><A NAME="ED1_q_b[10]_PORT_B_address">ED1_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[10]_PORT_B_address_reg">ED1_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[10]_PORT_B_address">ED1_q_b[10]_PORT_B_address</A>, ED1_q_b[10]_clock_1, , , );
<P><A NAME="ED1_q_b[10]_PORT_A_write_enable">ED1_q_b[10]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[10]_PORT_A_write_enable_reg">ED1_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[10]_PORT_A_write_enable">ED1_q_b[10]_PORT_A_write_enable</A>, ED1_q_b[10]_clock_0, , , );
<P><A NAME="ED1_q_b[10]_PORT_B_read_enable">ED1_q_b[10]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[10]_PORT_B_read_enable_reg">ED1_q_b[10]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[10]_PORT_B_read_enable">ED1_q_b[10]_PORT_B_read_enable</A>, ED1_q_b[10]_clock_1, , , );
<P><A NAME="ED1_q_b[10]_clock_0">ED1_q_b[10]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[10]_clock_1">ED1_q_b[10]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[10]_clock_enable_0">ED1_q_b[10]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[10]_PORT_B_data_out">ED1_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[10]_PORT_A_data_in_reg">ED1_q_b[10]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[10]_PORT_A_address_reg">ED1_q_b[10]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[10]_PORT_B_address_reg">ED1_q_b[10]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[10]_PORT_A_write_enable_reg">ED1_q_b[10]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[10]_PORT_B_read_enable_reg">ED1_q_b[10]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[10]_clock_0">ED1_q_b[10]_clock_0</A>, <A HREF="#ED1_q_b[10]_clock_1">ED1_q_b[10]_clock_1</A>, <A HREF="#ED1_q_b[10]_clock_enable_0">ED1_q_b[10]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[10]">ED1_q_b[10]</A> = <A HREF="#ED1_q_b[10]_PORT_B_data_out">ED1_q_b[10]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[10]_PORT_A_data_in">ED2_q_b[10]_PORT_A_data_in</A> = <A HREF="#YC1L794">YC1L794</A>;
<P><A NAME="ED2_q_b[10]_PORT_A_data_in_reg">ED2_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[10]_PORT_A_data_in">ED2_q_b[10]_PORT_A_data_in</A>, ED2_q_b[10]_clock_0, , , );
<P><A NAME="ED2_q_b[10]_PORT_A_address">ED2_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[10]_PORT_A_address_reg">ED2_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[10]_PORT_A_address">ED2_q_b[10]_PORT_A_address</A>, ED2_q_b[10]_clock_0, , , );
<P><A NAME="ED2_q_b[10]_PORT_B_address">ED2_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[10]_PORT_B_address_reg">ED2_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[10]_PORT_B_address">ED2_q_b[10]_PORT_B_address</A>, ED2_q_b[10]_clock_1, , , );
<P><A NAME="ED2_q_b[10]_PORT_A_write_enable">ED2_q_b[10]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[10]_PORT_A_write_enable_reg">ED2_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[10]_PORT_A_write_enable">ED2_q_b[10]_PORT_A_write_enable</A>, ED2_q_b[10]_clock_0, , , );
<P><A NAME="ED2_q_b[10]_PORT_B_read_enable">ED2_q_b[10]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[10]_PORT_B_read_enable_reg">ED2_q_b[10]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[10]_PORT_B_read_enable">ED2_q_b[10]_PORT_B_read_enable</A>, ED2_q_b[10]_clock_1, , , );
<P><A NAME="ED2_q_b[10]_clock_0">ED2_q_b[10]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[10]_clock_1">ED2_q_b[10]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[10]_clock_enable_0">ED2_q_b[10]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[10]_PORT_B_data_out">ED2_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[10]_PORT_A_data_in_reg">ED2_q_b[10]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[10]_PORT_A_address_reg">ED2_q_b[10]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[10]_PORT_B_address_reg">ED2_q_b[10]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[10]_PORT_A_write_enable_reg">ED2_q_b[10]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[10]_PORT_B_read_enable_reg">ED2_q_b[10]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[10]_clock_0">ED2_q_b[10]_clock_0</A>, <A HREF="#ED2_q_b[10]_clock_1">ED2_q_b[10]_clock_1</A>, <A HREF="#ED2_q_b[10]_clock_enable_0">ED2_q_b[10]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[10]">ED2_q_b[10]</A> = <A HREF="#ED2_q_b[10]_PORT_B_data_out">ED2_q_b[10]_PORT_B_data_out</A>[0];


<P> --YC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
<P><A NAME="YC1L10_adder_eqn">YC1L10_adder_eqn</A> = ( !<A HREF="#YC1_F_pc[10]">YC1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#YC1L35">YC1L35</A> );
<P><A NAME="YC1L10">YC1L10</A> = SUM(<A HREF="#YC1L10_adder_eqn">YC1L10_adder_eqn</A>);

<P> --YC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
<P><A NAME="YC1L11_adder_eqn">YC1L11_adder_eqn</A> = ( !<A HREF="#YC1_F_pc[10]">YC1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#YC1L35">YC1L35</A> );
<P><A NAME="YC1L11">YC1L11</A> = CARRY(<A HREF="#YC1L11_adder_eqn">YC1L11_adder_eqn</A>);


<P> --ED1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[12]_PORT_A_data_in">ED1_q_b[12]_PORT_A_data_in</A> = <A HREF="#YC1L796">YC1L796</A>;
<P><A NAME="ED1_q_b[12]_PORT_A_data_in_reg">ED1_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[12]_PORT_A_data_in">ED1_q_b[12]_PORT_A_data_in</A>, ED1_q_b[12]_clock_0, , , );
<P><A NAME="ED1_q_b[12]_PORT_A_address">ED1_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[12]_PORT_A_address_reg">ED1_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[12]_PORT_A_address">ED1_q_b[12]_PORT_A_address</A>, ED1_q_b[12]_clock_0, , , );
<P><A NAME="ED1_q_b[12]_PORT_B_address">ED1_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[12]_PORT_B_address_reg">ED1_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[12]_PORT_B_address">ED1_q_b[12]_PORT_B_address</A>, ED1_q_b[12]_clock_1, , , );
<P><A NAME="ED1_q_b[12]_PORT_A_write_enable">ED1_q_b[12]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[12]_PORT_A_write_enable_reg">ED1_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[12]_PORT_A_write_enable">ED1_q_b[12]_PORT_A_write_enable</A>, ED1_q_b[12]_clock_0, , , );
<P><A NAME="ED1_q_b[12]_PORT_B_read_enable">ED1_q_b[12]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[12]_PORT_B_read_enable_reg">ED1_q_b[12]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[12]_PORT_B_read_enable">ED1_q_b[12]_PORT_B_read_enable</A>, ED1_q_b[12]_clock_1, , , );
<P><A NAME="ED1_q_b[12]_clock_0">ED1_q_b[12]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[12]_clock_1">ED1_q_b[12]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[12]_clock_enable_0">ED1_q_b[12]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[12]_PORT_B_data_out">ED1_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[12]_PORT_A_data_in_reg">ED1_q_b[12]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[12]_PORT_A_address_reg">ED1_q_b[12]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[12]_PORT_B_address_reg">ED1_q_b[12]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[12]_PORT_A_write_enable_reg">ED1_q_b[12]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[12]_PORT_B_read_enable_reg">ED1_q_b[12]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[12]_clock_0">ED1_q_b[12]_clock_0</A>, <A HREF="#ED1_q_b[12]_clock_1">ED1_q_b[12]_clock_1</A>, <A HREF="#ED1_q_b[12]_clock_enable_0">ED1_q_b[12]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[12]">ED1_q_b[12]</A> = <A HREF="#ED1_q_b[12]_PORT_B_data_out">ED1_q_b[12]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[12]_PORT_A_data_in">ED2_q_b[12]_PORT_A_data_in</A> = <A HREF="#YC1L796">YC1L796</A>;
<P><A NAME="ED2_q_b[12]_PORT_A_data_in_reg">ED2_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[12]_PORT_A_data_in">ED2_q_b[12]_PORT_A_data_in</A>, ED2_q_b[12]_clock_0, , , );
<P><A NAME="ED2_q_b[12]_PORT_A_address">ED2_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[12]_PORT_A_address_reg">ED2_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[12]_PORT_A_address">ED2_q_b[12]_PORT_A_address</A>, ED2_q_b[12]_clock_0, , , );
<P><A NAME="ED2_q_b[12]_PORT_B_address">ED2_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[12]_PORT_B_address_reg">ED2_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[12]_PORT_B_address">ED2_q_b[12]_PORT_B_address</A>, ED2_q_b[12]_clock_1, , , );
<P><A NAME="ED2_q_b[12]_PORT_A_write_enable">ED2_q_b[12]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[12]_PORT_A_write_enable_reg">ED2_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[12]_PORT_A_write_enable">ED2_q_b[12]_PORT_A_write_enable</A>, ED2_q_b[12]_clock_0, , , );
<P><A NAME="ED2_q_b[12]_PORT_B_read_enable">ED2_q_b[12]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[12]_PORT_B_read_enable_reg">ED2_q_b[12]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[12]_PORT_B_read_enable">ED2_q_b[12]_PORT_B_read_enable</A>, ED2_q_b[12]_clock_1, , , );
<P><A NAME="ED2_q_b[12]_clock_0">ED2_q_b[12]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[12]_clock_1">ED2_q_b[12]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[12]_clock_enable_0">ED2_q_b[12]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[12]_PORT_B_data_out">ED2_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[12]_PORT_A_data_in_reg">ED2_q_b[12]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[12]_PORT_A_address_reg">ED2_q_b[12]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[12]_PORT_B_address_reg">ED2_q_b[12]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[12]_PORT_A_write_enable_reg">ED2_q_b[12]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[12]_PORT_B_read_enable_reg">ED2_q_b[12]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[12]_clock_0">ED2_q_b[12]_clock_0</A>, <A HREF="#ED2_q_b[12]_clock_1">ED2_q_b[12]_clock_1</A>, <A HREF="#ED2_q_b[12]_clock_enable_0">ED2_q_b[12]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[12]">ED2_q_b[12]</A> = <A HREF="#ED2_q_b[12]_PORT_B_data_out">ED2_q_b[12]_PORT_B_data_out</A>[0];


<P> --YC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
<P><A NAME="YC1L14_adder_eqn">YC1L14_adder_eqn</A> = ( <A HREF="#YC1_F_pc[7]">YC1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#YC1L19">YC1L19</A> );
<P><A NAME="YC1L14">YC1L14</A> = SUM(<A HREF="#YC1L14_adder_eqn">YC1L14_adder_eqn</A>);

<P> --YC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
<P><A NAME="YC1L15_adder_eqn">YC1L15_adder_eqn</A> = ( <A HREF="#YC1_F_pc[7]">YC1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#YC1L19">YC1L19</A> );
<P><A NAME="YC1L15">YC1L15</A> = CARRY(<A HREF="#YC1L15_adder_eqn">YC1L15_adder_eqn</A>);


<P> --ED1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[9]_PORT_A_data_in">ED1_q_b[9]_PORT_A_data_in</A> = <A HREF="#YC1L793">YC1L793</A>;
<P><A NAME="ED1_q_b[9]_PORT_A_data_in_reg">ED1_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[9]_PORT_A_data_in">ED1_q_b[9]_PORT_A_data_in</A>, ED1_q_b[9]_clock_0, , , );
<P><A NAME="ED1_q_b[9]_PORT_A_address">ED1_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[9]_PORT_A_address_reg">ED1_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[9]_PORT_A_address">ED1_q_b[9]_PORT_A_address</A>, ED1_q_b[9]_clock_0, , , );
<P><A NAME="ED1_q_b[9]_PORT_B_address">ED1_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[9]_PORT_B_address_reg">ED1_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[9]_PORT_B_address">ED1_q_b[9]_PORT_B_address</A>, ED1_q_b[9]_clock_1, , , );
<P><A NAME="ED1_q_b[9]_PORT_A_write_enable">ED1_q_b[9]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[9]_PORT_A_write_enable_reg">ED1_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[9]_PORT_A_write_enable">ED1_q_b[9]_PORT_A_write_enable</A>, ED1_q_b[9]_clock_0, , , );
<P><A NAME="ED1_q_b[9]_PORT_B_read_enable">ED1_q_b[9]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[9]_PORT_B_read_enable_reg">ED1_q_b[9]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[9]_PORT_B_read_enable">ED1_q_b[9]_PORT_B_read_enable</A>, ED1_q_b[9]_clock_1, , , );
<P><A NAME="ED1_q_b[9]_clock_0">ED1_q_b[9]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[9]_clock_1">ED1_q_b[9]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[9]_clock_enable_0">ED1_q_b[9]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[9]_PORT_B_data_out">ED1_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[9]_PORT_A_data_in_reg">ED1_q_b[9]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[9]_PORT_A_address_reg">ED1_q_b[9]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[9]_PORT_B_address_reg">ED1_q_b[9]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[9]_PORT_A_write_enable_reg">ED1_q_b[9]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[9]_PORT_B_read_enable_reg">ED1_q_b[9]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[9]_clock_0">ED1_q_b[9]_clock_0</A>, <A HREF="#ED1_q_b[9]_clock_1">ED1_q_b[9]_clock_1</A>, <A HREF="#ED1_q_b[9]_clock_enable_0">ED1_q_b[9]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[9]">ED1_q_b[9]</A> = <A HREF="#ED1_q_b[9]_PORT_B_data_out">ED1_q_b[9]_PORT_B_data_out</A>[0];


<P> --YC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
<P><A NAME="YC1L18_adder_eqn">YC1L18_adder_eqn</A> = ( <A HREF="#YC1_F_pc[6]">YC1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#YC1L23">YC1L23</A> );
<P><A NAME="YC1L18">YC1L18</A> = SUM(<A HREF="#YC1L18_adder_eqn">YC1L18_adder_eqn</A>);

<P> --YC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
<P><A NAME="YC1L19_adder_eqn">YC1L19_adder_eqn</A> = ( <A HREF="#YC1_F_pc[6]">YC1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#YC1L23">YC1L23</A> );
<P><A NAME="YC1L19">YC1L19</A> = CARRY(<A HREF="#YC1L19_adder_eqn">YC1L19_adder_eqn</A>);


<P> --ED1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[8]_PORT_A_data_in">ED1_q_b[8]_PORT_A_data_in</A> = <A HREF="#YC1L792">YC1L792</A>;
<P><A NAME="ED1_q_b[8]_PORT_A_data_in_reg">ED1_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[8]_PORT_A_data_in">ED1_q_b[8]_PORT_A_data_in</A>, ED1_q_b[8]_clock_0, , , );
<P><A NAME="ED1_q_b[8]_PORT_A_address">ED1_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[8]_PORT_A_address_reg">ED1_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[8]_PORT_A_address">ED1_q_b[8]_PORT_A_address</A>, ED1_q_b[8]_clock_0, , , );
<P><A NAME="ED1_q_b[8]_PORT_B_address">ED1_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[8]_PORT_B_address_reg">ED1_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[8]_PORT_B_address">ED1_q_b[8]_PORT_B_address</A>, ED1_q_b[8]_clock_1, , , );
<P><A NAME="ED1_q_b[8]_PORT_A_write_enable">ED1_q_b[8]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[8]_PORT_A_write_enable_reg">ED1_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[8]_PORT_A_write_enable">ED1_q_b[8]_PORT_A_write_enable</A>, ED1_q_b[8]_clock_0, , , );
<P><A NAME="ED1_q_b[8]_PORT_B_read_enable">ED1_q_b[8]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[8]_PORT_B_read_enable_reg">ED1_q_b[8]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[8]_PORT_B_read_enable">ED1_q_b[8]_PORT_B_read_enable</A>, ED1_q_b[8]_clock_1, , , );
<P><A NAME="ED1_q_b[8]_clock_0">ED1_q_b[8]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[8]_clock_1">ED1_q_b[8]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[8]_clock_enable_0">ED1_q_b[8]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[8]_PORT_B_data_out">ED1_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[8]_PORT_A_data_in_reg">ED1_q_b[8]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[8]_PORT_A_address_reg">ED1_q_b[8]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[8]_PORT_B_address_reg">ED1_q_b[8]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[8]_PORT_A_write_enable_reg">ED1_q_b[8]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[8]_PORT_B_read_enable_reg">ED1_q_b[8]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[8]_clock_0">ED1_q_b[8]_clock_0</A>, <A HREF="#ED1_q_b[8]_clock_1">ED1_q_b[8]_clock_1</A>, <A HREF="#ED1_q_b[8]_clock_enable_0">ED1_q_b[8]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[8]">ED1_q_b[8]</A> = <A HREF="#ED1_q_b[8]_PORT_B_data_out">ED1_q_b[8]_PORT_B_data_out</A>[0];


<P> --YC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
<P><A NAME="YC1L22_adder_eqn">YC1L22_adder_eqn</A> = ( <A HREF="#YC1_F_pc[5]">YC1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#YC1L31">YC1L31</A> );
<P><A NAME="YC1L22">YC1L22</A> = SUM(<A HREF="#YC1L22_adder_eqn">YC1L22_adder_eqn</A>);

<P> --YC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
<P><A NAME="YC1L23_adder_eqn">YC1L23_adder_eqn</A> = ( <A HREF="#YC1_F_pc[5]">YC1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#YC1L31">YC1L31</A> );
<P><A NAME="YC1L23">YC1L23</A> = CARRY(<A HREF="#YC1L23_adder_eqn">YC1L23_adder_eqn</A>);


<P> --ED1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[7]_PORT_A_data_in">ED1_q_b[7]_PORT_A_data_in</A> = <A HREF="#YC1L791">YC1L791</A>;
<P><A NAME="ED1_q_b[7]_PORT_A_data_in_reg">ED1_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[7]_PORT_A_data_in">ED1_q_b[7]_PORT_A_data_in</A>, ED1_q_b[7]_clock_0, , , );
<P><A NAME="ED1_q_b[7]_PORT_A_address">ED1_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[7]_PORT_A_address_reg">ED1_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[7]_PORT_A_address">ED1_q_b[7]_PORT_A_address</A>, ED1_q_b[7]_clock_0, , , );
<P><A NAME="ED1_q_b[7]_PORT_B_address">ED1_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[7]_PORT_B_address_reg">ED1_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[7]_PORT_B_address">ED1_q_b[7]_PORT_B_address</A>, ED1_q_b[7]_clock_1, , , );
<P><A NAME="ED1_q_b[7]_PORT_A_write_enable">ED1_q_b[7]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[7]_PORT_A_write_enable_reg">ED1_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[7]_PORT_A_write_enable">ED1_q_b[7]_PORT_A_write_enable</A>, ED1_q_b[7]_clock_0, , , );
<P><A NAME="ED1_q_b[7]_PORT_B_read_enable">ED1_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[7]_PORT_B_read_enable_reg">ED1_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[7]_PORT_B_read_enable">ED1_q_b[7]_PORT_B_read_enable</A>, ED1_q_b[7]_clock_1, , , );
<P><A NAME="ED1_q_b[7]_clock_0">ED1_q_b[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[7]_clock_1">ED1_q_b[7]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[7]_clock_enable_0">ED1_q_b[7]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[7]_PORT_B_data_out">ED1_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[7]_PORT_A_data_in_reg">ED1_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[7]_PORT_A_address_reg">ED1_q_b[7]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[7]_PORT_B_address_reg">ED1_q_b[7]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[7]_PORT_A_write_enable_reg">ED1_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[7]_PORT_B_read_enable_reg">ED1_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[7]_clock_0">ED1_q_b[7]_clock_0</A>, <A HREF="#ED1_q_b[7]_clock_1">ED1_q_b[7]_clock_1</A>, <A HREF="#ED1_q_b[7]_clock_enable_0">ED1_q_b[7]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[7]">ED1_q_b[7]</A> = <A HREF="#ED1_q_b[7]_PORT_B_data_out">ED1_q_b[7]_PORT_B_data_out</A>[0];


<P> --YC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[9]">YC1_D_iw[9]</A> = DFFEAS(<A HREF="#YC1L599">YC1L599</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
<P><A NAME="YC1L26_adder_eqn">YC1L26_adder_eqn</A> = ( <A HREF="#YC1_F_pc[3]">YC1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#YC1L3">YC1L3</A> );
<P><A NAME="YC1L26">YC1L26</A> = SUM(<A HREF="#YC1L26_adder_eqn">YC1L26_adder_eqn</A>);

<P> --YC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
<P><A NAME="YC1L27_adder_eqn">YC1L27_adder_eqn</A> = ( <A HREF="#YC1_F_pc[3]">YC1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#YC1L3">YC1L3</A> );
<P><A NAME="YC1L27">YC1L27</A> = CARRY(<A HREF="#YC1L27_adder_eqn">YC1L27_adder_eqn</A>);


<P> --ED1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[5]_PORT_A_data_in">ED1_q_b[5]_PORT_A_data_in</A> = <A HREF="#YC1L789">YC1L789</A>;
<P><A NAME="ED1_q_b[5]_PORT_A_data_in_reg">ED1_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[5]_PORT_A_data_in">ED1_q_b[5]_PORT_A_data_in</A>, ED1_q_b[5]_clock_0, , , );
<P><A NAME="ED1_q_b[5]_PORT_A_address">ED1_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[5]_PORT_A_address_reg">ED1_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[5]_PORT_A_address">ED1_q_b[5]_PORT_A_address</A>, ED1_q_b[5]_clock_0, , , );
<P><A NAME="ED1_q_b[5]_PORT_B_address">ED1_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[5]_PORT_B_address_reg">ED1_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[5]_PORT_B_address">ED1_q_b[5]_PORT_B_address</A>, ED1_q_b[5]_clock_1, , , );
<P><A NAME="ED1_q_b[5]_PORT_A_write_enable">ED1_q_b[5]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[5]_PORT_A_write_enable_reg">ED1_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[5]_PORT_A_write_enable">ED1_q_b[5]_PORT_A_write_enable</A>, ED1_q_b[5]_clock_0, , , );
<P><A NAME="ED1_q_b[5]_PORT_B_read_enable">ED1_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[5]_PORT_B_read_enable_reg">ED1_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[5]_PORT_B_read_enable">ED1_q_b[5]_PORT_B_read_enable</A>, ED1_q_b[5]_clock_1, , , );
<P><A NAME="ED1_q_b[5]_clock_0">ED1_q_b[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[5]_clock_1">ED1_q_b[5]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[5]_clock_enable_0">ED1_q_b[5]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[5]_PORT_B_data_out">ED1_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[5]_PORT_A_data_in_reg">ED1_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[5]_PORT_A_address_reg">ED1_q_b[5]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[5]_PORT_B_address_reg">ED1_q_b[5]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[5]_PORT_A_write_enable_reg">ED1_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[5]_PORT_B_read_enable_reg">ED1_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[5]_clock_0">ED1_q_b[5]_clock_0</A>, <A HREF="#ED1_q_b[5]_clock_1">ED1_q_b[5]_clock_1</A>, <A HREF="#ED1_q_b[5]_clock_enable_0">ED1_q_b[5]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[5]">ED1_q_b[5]</A> = <A HREF="#ED1_q_b[5]_PORT_B_data_out">ED1_q_b[5]_PORT_B_data_out</A>[0];


<P> --YC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
<P><A NAME="YC1L30_adder_eqn">YC1L30_adder_eqn</A> = ( <A HREF="#YC1_F_pc[4]">YC1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#YC1L27">YC1L27</A> );
<P><A NAME="YC1L30">YC1L30</A> = SUM(<A HREF="#YC1L30_adder_eqn">YC1L30_adder_eqn</A>);

<P> --YC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
<P><A NAME="YC1L31_adder_eqn">YC1L31_adder_eqn</A> = ( <A HREF="#YC1_F_pc[4]">YC1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#YC1L27">YC1L27</A> );
<P><A NAME="YC1L31">YC1L31</A> = CARRY(<A HREF="#YC1L31_adder_eqn">YC1L31_adder_eqn</A>);


<P> --ED1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[6]_PORT_A_data_in">ED1_q_b[6]_PORT_A_data_in</A> = <A HREF="#YC1L790">YC1L790</A>;
<P><A NAME="ED1_q_b[6]_PORT_A_data_in_reg">ED1_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[6]_PORT_A_data_in">ED1_q_b[6]_PORT_A_data_in</A>, ED1_q_b[6]_clock_0, , , );
<P><A NAME="ED1_q_b[6]_PORT_A_address">ED1_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[6]_PORT_A_address_reg">ED1_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[6]_PORT_A_address">ED1_q_b[6]_PORT_A_address</A>, ED1_q_b[6]_clock_0, , , );
<P><A NAME="ED1_q_b[6]_PORT_B_address">ED1_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[6]_PORT_B_address_reg">ED1_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[6]_PORT_B_address">ED1_q_b[6]_PORT_B_address</A>, ED1_q_b[6]_clock_1, , , );
<P><A NAME="ED1_q_b[6]_PORT_A_write_enable">ED1_q_b[6]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[6]_PORT_A_write_enable_reg">ED1_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[6]_PORT_A_write_enable">ED1_q_b[6]_PORT_A_write_enable</A>, ED1_q_b[6]_clock_0, , , );
<P><A NAME="ED1_q_b[6]_PORT_B_read_enable">ED1_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[6]_PORT_B_read_enable_reg">ED1_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[6]_PORT_B_read_enable">ED1_q_b[6]_PORT_B_read_enable</A>, ED1_q_b[6]_clock_1, , , );
<P><A NAME="ED1_q_b[6]_clock_0">ED1_q_b[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[6]_clock_1">ED1_q_b[6]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[6]_clock_enable_0">ED1_q_b[6]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[6]_PORT_B_data_out">ED1_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[6]_PORT_A_data_in_reg">ED1_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[6]_PORT_A_address_reg">ED1_q_b[6]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[6]_PORT_B_address_reg">ED1_q_b[6]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[6]_PORT_A_write_enable_reg">ED1_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[6]_PORT_B_read_enable_reg">ED1_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[6]_clock_0">ED1_q_b[6]_clock_0</A>, <A HREF="#ED1_q_b[6]_clock_1">ED1_q_b[6]_clock_1</A>, <A HREF="#ED1_q_b[6]_clock_enable_0">ED1_q_b[6]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[6]">ED1_q_b[6]</A> = <A HREF="#ED1_q_b[6]_PORT_B_data_out">ED1_q_b[6]_PORT_B_data_out</A>[0];


<P> --YC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[17]">YC1_D_iw[17]</A> = DFFEAS(<A HREF="#YC1L607">YC1L607</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --ED2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[11]_PORT_A_data_in">ED2_q_b[11]_PORT_A_data_in</A> = <A HREF="#YC1L795">YC1L795</A>;
<P><A NAME="ED2_q_b[11]_PORT_A_data_in_reg">ED2_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[11]_PORT_A_data_in">ED2_q_b[11]_PORT_A_data_in</A>, ED2_q_b[11]_clock_0, , , );
<P><A NAME="ED2_q_b[11]_PORT_A_address">ED2_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[11]_PORT_A_address_reg">ED2_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[11]_PORT_A_address">ED2_q_b[11]_PORT_A_address</A>, ED2_q_b[11]_clock_0, , , );
<P><A NAME="ED2_q_b[11]_PORT_B_address">ED2_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[11]_PORT_B_address_reg">ED2_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[11]_PORT_B_address">ED2_q_b[11]_PORT_B_address</A>, ED2_q_b[11]_clock_1, , , );
<P><A NAME="ED2_q_b[11]_PORT_A_write_enable">ED2_q_b[11]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[11]_PORT_A_write_enable_reg">ED2_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[11]_PORT_A_write_enable">ED2_q_b[11]_PORT_A_write_enable</A>, ED2_q_b[11]_clock_0, , , );
<P><A NAME="ED2_q_b[11]_PORT_B_read_enable">ED2_q_b[11]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[11]_PORT_B_read_enable_reg">ED2_q_b[11]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[11]_PORT_B_read_enable">ED2_q_b[11]_PORT_B_read_enable</A>, ED2_q_b[11]_clock_1, , , );
<P><A NAME="ED2_q_b[11]_clock_0">ED2_q_b[11]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[11]_clock_1">ED2_q_b[11]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[11]_clock_enable_0">ED2_q_b[11]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[11]_PORT_B_data_out">ED2_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[11]_PORT_A_data_in_reg">ED2_q_b[11]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[11]_PORT_A_address_reg">ED2_q_b[11]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[11]_PORT_B_address_reg">ED2_q_b[11]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[11]_PORT_A_write_enable_reg">ED2_q_b[11]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[11]_PORT_B_read_enable_reg">ED2_q_b[11]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[11]_clock_0">ED2_q_b[11]_clock_0</A>, <A HREF="#ED2_q_b[11]_clock_1">ED2_q_b[11]_clock_1</A>, <A HREF="#ED2_q_b[11]_clock_enable_0">ED2_q_b[11]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[11]">ED2_q_b[11]</A> = <A HREF="#ED2_q_b[11]_PORT_B_data_out">ED2_q_b[11]_PORT_B_data_out</A>[0];


<P> --YC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
<P><A NAME="YC1L34_adder_eqn">YC1L34_adder_eqn</A> = ( <A HREF="#YC1_F_pc[9]">YC1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#YC1L7">YC1L7</A> );
<P><A NAME="YC1L34">YC1L34</A> = SUM(<A HREF="#YC1L34_adder_eqn">YC1L34_adder_eqn</A>);

<P> --YC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
<P><A NAME="YC1L35_adder_eqn">YC1L35_adder_eqn</A> = ( <A HREF="#YC1_F_pc[9]">YC1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#YC1L7">YC1L7</A> );
<P><A NAME="YC1L35">YC1L35</A> = CARRY(<A HREF="#YC1L35_adder_eqn">YC1L35_adder_eqn</A>);


<P> --ED1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[11]_PORT_A_data_in">ED1_q_b[11]_PORT_A_data_in</A> = <A HREF="#YC1L795">YC1L795</A>;
<P><A NAME="ED1_q_b[11]_PORT_A_data_in_reg">ED1_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[11]_PORT_A_data_in">ED1_q_b[11]_PORT_A_data_in</A>, ED1_q_b[11]_clock_0, , , );
<P><A NAME="ED1_q_b[11]_PORT_A_address">ED1_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[11]_PORT_A_address_reg">ED1_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[11]_PORT_A_address">ED1_q_b[11]_PORT_A_address</A>, ED1_q_b[11]_clock_0, , , );
<P><A NAME="ED1_q_b[11]_PORT_B_address">ED1_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[11]_PORT_B_address_reg">ED1_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[11]_PORT_B_address">ED1_q_b[11]_PORT_B_address</A>, ED1_q_b[11]_clock_1, , , );
<P><A NAME="ED1_q_b[11]_PORT_A_write_enable">ED1_q_b[11]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[11]_PORT_A_write_enable_reg">ED1_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[11]_PORT_A_write_enable">ED1_q_b[11]_PORT_A_write_enable</A>, ED1_q_b[11]_clock_0, , , );
<P><A NAME="ED1_q_b[11]_PORT_B_read_enable">ED1_q_b[11]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[11]_PORT_B_read_enable_reg">ED1_q_b[11]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[11]_PORT_B_read_enable">ED1_q_b[11]_PORT_B_read_enable</A>, ED1_q_b[11]_clock_1, , , );
<P><A NAME="ED1_q_b[11]_clock_0">ED1_q_b[11]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[11]_clock_1">ED1_q_b[11]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[11]_clock_enable_0">ED1_q_b[11]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[11]_PORT_B_data_out">ED1_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[11]_PORT_A_data_in_reg">ED1_q_b[11]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[11]_PORT_A_address_reg">ED1_q_b[11]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[11]_PORT_B_address_reg">ED1_q_b[11]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[11]_PORT_A_write_enable_reg">ED1_q_b[11]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[11]_PORT_B_read_enable_reg">ED1_q_b[11]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[11]_clock_0">ED1_q_b[11]_clock_0</A>, <A HREF="#ED1_q_b[11]_clock_1">ED1_q_b[11]_clock_1</A>, <A HREF="#ED1_q_b[11]_clock_enable_0">ED1_q_b[11]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[11]">ED1_q_b[11]</A> = <A HREF="#ED1_q_b[11]_PORT_B_data_out">ED1_q_b[11]_PORT_B_data_out</A>[0];


<P> --YC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
<P><A NAME="YC1L38_adder_eqn">YC1L38_adder_eqn</A> = ( <A HREF="#YC1_F_pc[11]">YC1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#YC1L11">YC1L11</A> );
<P><A NAME="YC1L38">YC1L38</A> = SUM(<A HREF="#YC1L38_adder_eqn">YC1L38_adder_eqn</A>);

<P> --YC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
<P><A NAME="YC1L39_adder_eqn">YC1L39_adder_eqn</A> = ( <A HREF="#YC1_F_pc[11]">YC1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#YC1L11">YC1L11</A> );
<P><A NAME="YC1L39">YC1L39</A> = CARRY(<A HREF="#YC1L39_adder_eqn">YC1L39_adder_eqn</A>);


<P> --ED1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[13]_PORT_A_data_in">ED1_q_b[13]_PORT_A_data_in</A> = <A HREF="#YC1L797">YC1L797</A>;
<P><A NAME="ED1_q_b[13]_PORT_A_data_in_reg">ED1_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[13]_PORT_A_data_in">ED1_q_b[13]_PORT_A_data_in</A>, ED1_q_b[13]_clock_0, , , );
<P><A NAME="ED1_q_b[13]_PORT_A_address">ED1_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[13]_PORT_A_address_reg">ED1_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[13]_PORT_A_address">ED1_q_b[13]_PORT_A_address</A>, ED1_q_b[13]_clock_0, , , );
<P><A NAME="ED1_q_b[13]_PORT_B_address">ED1_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[13]_PORT_B_address_reg">ED1_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[13]_PORT_B_address">ED1_q_b[13]_PORT_B_address</A>, ED1_q_b[13]_clock_1, , , );
<P><A NAME="ED1_q_b[13]_PORT_A_write_enable">ED1_q_b[13]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[13]_PORT_A_write_enable_reg">ED1_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[13]_PORT_A_write_enable">ED1_q_b[13]_PORT_A_write_enable</A>, ED1_q_b[13]_clock_0, , , );
<P><A NAME="ED1_q_b[13]_PORT_B_read_enable">ED1_q_b[13]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[13]_PORT_B_read_enable_reg">ED1_q_b[13]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[13]_PORT_B_read_enable">ED1_q_b[13]_PORT_B_read_enable</A>, ED1_q_b[13]_clock_1, , , );
<P><A NAME="ED1_q_b[13]_clock_0">ED1_q_b[13]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[13]_clock_1">ED1_q_b[13]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[13]_clock_enable_0">ED1_q_b[13]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[13]_PORT_B_data_out">ED1_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[13]_PORT_A_data_in_reg">ED1_q_b[13]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[13]_PORT_A_address_reg">ED1_q_b[13]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[13]_PORT_B_address_reg">ED1_q_b[13]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[13]_PORT_A_write_enable_reg">ED1_q_b[13]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[13]_PORT_B_read_enable_reg">ED1_q_b[13]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[13]_clock_0">ED1_q_b[13]_clock_0</A>, <A HREF="#ED1_q_b[13]_clock_1">ED1_q_b[13]_clock_1</A>, <A HREF="#ED1_q_b[13]_clock_enable_0">ED1_q_b[13]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[13]">ED1_q_b[13]</A> = <A HREF="#ED1_q_b[13]_PORT_B_data_out">ED1_q_b[13]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[13]_PORT_A_data_in">ED2_q_b[13]_PORT_A_data_in</A> = <A HREF="#YC1L797">YC1L797</A>;
<P><A NAME="ED2_q_b[13]_PORT_A_data_in_reg">ED2_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[13]_PORT_A_data_in">ED2_q_b[13]_PORT_A_data_in</A>, ED2_q_b[13]_clock_0, , , );
<P><A NAME="ED2_q_b[13]_PORT_A_address">ED2_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[13]_PORT_A_address_reg">ED2_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[13]_PORT_A_address">ED2_q_b[13]_PORT_A_address</A>, ED2_q_b[13]_clock_0, , , );
<P><A NAME="ED2_q_b[13]_PORT_B_address">ED2_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[13]_PORT_B_address_reg">ED2_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[13]_PORT_B_address">ED2_q_b[13]_PORT_B_address</A>, ED2_q_b[13]_clock_1, , , );
<P><A NAME="ED2_q_b[13]_PORT_A_write_enable">ED2_q_b[13]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[13]_PORT_A_write_enable_reg">ED2_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[13]_PORT_A_write_enable">ED2_q_b[13]_PORT_A_write_enable</A>, ED2_q_b[13]_clock_0, , , );
<P><A NAME="ED2_q_b[13]_PORT_B_read_enable">ED2_q_b[13]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[13]_PORT_B_read_enable_reg">ED2_q_b[13]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[13]_PORT_B_read_enable">ED2_q_b[13]_PORT_B_read_enable</A>, ED2_q_b[13]_clock_1, , , );
<P><A NAME="ED2_q_b[13]_clock_0">ED2_q_b[13]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[13]_clock_1">ED2_q_b[13]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[13]_clock_enable_0">ED2_q_b[13]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[13]_PORT_B_data_out">ED2_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[13]_PORT_A_data_in_reg">ED2_q_b[13]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[13]_PORT_A_address_reg">ED2_q_b[13]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[13]_PORT_B_address_reg">ED2_q_b[13]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[13]_PORT_A_write_enable_reg">ED2_q_b[13]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[13]_PORT_B_read_enable_reg">ED2_q_b[13]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[13]_clock_0">ED2_q_b[13]_clock_0</A>, <A HREF="#ED2_q_b[13]_clock_1">ED2_q_b[13]_clock_1</A>, <A HREF="#ED2_q_b[13]_clock_enable_0">ED2_q_b[13]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[13]">ED2_q_b[13]</A> = <A HREF="#ED2_q_b[13]_PORT_B_data_out">ED2_q_b[13]_PORT_B_data_out</A>[0];


<P> --YC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
<P><A NAME="YC1L42_adder_eqn">YC1L42_adder_eqn</A> = ( <A HREF="#YC1_F_pc[12]">YC1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#YC1L39">YC1L39</A> );
<P><A NAME="YC1L42">YC1L42</A> = SUM(<A HREF="#YC1L42_adder_eqn">YC1L42_adder_eqn</A>);

<P> --YC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
<P><A NAME="YC1L43_adder_eqn">YC1L43_adder_eqn</A> = ( <A HREF="#YC1_F_pc[12]">YC1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#YC1L39">YC1L39</A> );
<P><A NAME="YC1L43">YC1L43</A> = CARRY(<A HREF="#YC1L43_adder_eqn">YC1L43_adder_eqn</A>);


<P> --ED1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[14]_PORT_A_data_in">ED1_q_b[14]_PORT_A_data_in</A> = <A HREF="#YC1L798">YC1L798</A>;
<P><A NAME="ED1_q_b[14]_PORT_A_data_in_reg">ED1_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[14]_PORT_A_data_in">ED1_q_b[14]_PORT_A_data_in</A>, ED1_q_b[14]_clock_0, , , );
<P><A NAME="ED1_q_b[14]_PORT_A_address">ED1_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[14]_PORT_A_address_reg">ED1_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[14]_PORT_A_address">ED1_q_b[14]_PORT_A_address</A>, ED1_q_b[14]_clock_0, , , );
<P><A NAME="ED1_q_b[14]_PORT_B_address">ED1_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[14]_PORT_B_address_reg">ED1_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[14]_PORT_B_address">ED1_q_b[14]_PORT_B_address</A>, ED1_q_b[14]_clock_1, , , );
<P><A NAME="ED1_q_b[14]_PORT_A_write_enable">ED1_q_b[14]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[14]_PORT_A_write_enable_reg">ED1_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[14]_PORT_A_write_enable">ED1_q_b[14]_PORT_A_write_enable</A>, ED1_q_b[14]_clock_0, , , );
<P><A NAME="ED1_q_b[14]_PORT_B_read_enable">ED1_q_b[14]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[14]_PORT_B_read_enable_reg">ED1_q_b[14]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[14]_PORT_B_read_enable">ED1_q_b[14]_PORT_B_read_enable</A>, ED1_q_b[14]_clock_1, , , );
<P><A NAME="ED1_q_b[14]_clock_0">ED1_q_b[14]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[14]_clock_1">ED1_q_b[14]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[14]_clock_enable_0">ED1_q_b[14]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[14]_PORT_B_data_out">ED1_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[14]_PORT_A_data_in_reg">ED1_q_b[14]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[14]_PORT_A_address_reg">ED1_q_b[14]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[14]_PORT_B_address_reg">ED1_q_b[14]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[14]_PORT_A_write_enable_reg">ED1_q_b[14]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[14]_PORT_B_read_enable_reg">ED1_q_b[14]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[14]_clock_0">ED1_q_b[14]_clock_0</A>, <A HREF="#ED1_q_b[14]_clock_1">ED1_q_b[14]_clock_1</A>, <A HREF="#ED1_q_b[14]_clock_enable_0">ED1_q_b[14]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[14]">ED1_q_b[14]</A> = <A HREF="#ED1_q_b[14]_PORT_B_data_out">ED1_q_b[14]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[14]_PORT_A_data_in">ED2_q_b[14]_PORT_A_data_in</A> = <A HREF="#YC1L798">YC1L798</A>;
<P><A NAME="ED2_q_b[14]_PORT_A_data_in_reg">ED2_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[14]_PORT_A_data_in">ED2_q_b[14]_PORT_A_data_in</A>, ED2_q_b[14]_clock_0, , , );
<P><A NAME="ED2_q_b[14]_PORT_A_address">ED2_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[14]_PORT_A_address_reg">ED2_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[14]_PORT_A_address">ED2_q_b[14]_PORT_A_address</A>, ED2_q_b[14]_clock_0, , , );
<P><A NAME="ED2_q_b[14]_PORT_B_address">ED2_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[14]_PORT_B_address_reg">ED2_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[14]_PORT_B_address">ED2_q_b[14]_PORT_B_address</A>, ED2_q_b[14]_clock_1, , , );
<P><A NAME="ED2_q_b[14]_PORT_A_write_enable">ED2_q_b[14]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[14]_PORT_A_write_enable_reg">ED2_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[14]_PORT_A_write_enable">ED2_q_b[14]_PORT_A_write_enable</A>, ED2_q_b[14]_clock_0, , , );
<P><A NAME="ED2_q_b[14]_PORT_B_read_enable">ED2_q_b[14]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[14]_PORT_B_read_enable_reg">ED2_q_b[14]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[14]_PORT_B_read_enable">ED2_q_b[14]_PORT_B_read_enable</A>, ED2_q_b[14]_clock_1, , , );
<P><A NAME="ED2_q_b[14]_clock_0">ED2_q_b[14]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[14]_clock_1">ED2_q_b[14]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[14]_clock_enable_0">ED2_q_b[14]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[14]_PORT_B_data_out">ED2_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[14]_PORT_A_data_in_reg">ED2_q_b[14]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[14]_PORT_A_address_reg">ED2_q_b[14]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[14]_PORT_B_address_reg">ED2_q_b[14]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[14]_PORT_A_write_enable_reg">ED2_q_b[14]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[14]_PORT_B_read_enable_reg">ED2_q_b[14]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[14]_clock_0">ED2_q_b[14]_clock_0</A>, <A HREF="#ED2_q_b[14]_clock_1">ED2_q_b[14]_clock_1</A>, <A HREF="#ED2_q_b[14]_clock_enable_0">ED2_q_b[14]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[14]">ED2_q_b[14]</A> = <A HREF="#ED2_q_b[14]_PORT_B_data_out">ED2_q_b[14]_PORT_B_data_out</A>[0];


<P> --YC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
<P><A NAME="YC1L46_adder_eqn">YC1L46_adder_eqn</A> = ( <A HREF="#YC1_F_pc[13]">YC1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#YC1L43">YC1L43</A> );
<P><A NAME="YC1L46">YC1L46</A> = SUM(<A HREF="#YC1L46_adder_eqn">YC1L46_adder_eqn</A>);

<P> --YC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
<P><A NAME="YC1L47_adder_eqn">YC1L47_adder_eqn</A> = ( <A HREF="#YC1_F_pc[13]">YC1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#YC1L43">YC1L43</A> );
<P><A NAME="YC1L47">YC1L47</A> = CARRY(<A HREF="#YC1L47_adder_eqn">YC1L47_adder_eqn</A>);


<P> --ED1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[15]_PORT_A_data_in">ED1_q_b[15]_PORT_A_data_in</A> = <A HREF="#YC1L799">YC1L799</A>;
<P><A NAME="ED1_q_b[15]_PORT_A_data_in_reg">ED1_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[15]_PORT_A_data_in">ED1_q_b[15]_PORT_A_data_in</A>, ED1_q_b[15]_clock_0, , , );
<P><A NAME="ED1_q_b[15]_PORT_A_address">ED1_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[15]_PORT_A_address_reg">ED1_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[15]_PORT_A_address">ED1_q_b[15]_PORT_A_address</A>, ED1_q_b[15]_clock_0, , , );
<P><A NAME="ED1_q_b[15]_PORT_B_address">ED1_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[15]_PORT_B_address_reg">ED1_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[15]_PORT_B_address">ED1_q_b[15]_PORT_B_address</A>, ED1_q_b[15]_clock_1, , , );
<P><A NAME="ED1_q_b[15]_PORT_A_write_enable">ED1_q_b[15]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[15]_PORT_A_write_enable_reg">ED1_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[15]_PORT_A_write_enable">ED1_q_b[15]_PORT_A_write_enable</A>, ED1_q_b[15]_clock_0, , , );
<P><A NAME="ED1_q_b[15]_PORT_B_read_enable">ED1_q_b[15]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[15]_PORT_B_read_enable_reg">ED1_q_b[15]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[15]_PORT_B_read_enable">ED1_q_b[15]_PORT_B_read_enable</A>, ED1_q_b[15]_clock_1, , , );
<P><A NAME="ED1_q_b[15]_clock_0">ED1_q_b[15]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[15]_clock_1">ED1_q_b[15]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[15]_clock_enable_0">ED1_q_b[15]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[15]_PORT_B_data_out">ED1_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[15]_PORT_A_data_in_reg">ED1_q_b[15]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[15]_PORT_A_address_reg">ED1_q_b[15]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[15]_PORT_B_address_reg">ED1_q_b[15]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[15]_PORT_A_write_enable_reg">ED1_q_b[15]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[15]_PORT_B_read_enable_reg">ED1_q_b[15]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[15]_clock_0">ED1_q_b[15]_clock_0</A>, <A HREF="#ED1_q_b[15]_clock_1">ED1_q_b[15]_clock_1</A>, <A HREF="#ED1_q_b[15]_clock_enable_0">ED1_q_b[15]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[15]">ED1_q_b[15]</A> = <A HREF="#ED1_q_b[15]_PORT_B_data_out">ED1_q_b[15]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[15]_PORT_A_data_in">ED2_q_b[15]_PORT_A_data_in</A> = <A HREF="#YC1L799">YC1L799</A>;
<P><A NAME="ED2_q_b[15]_PORT_A_data_in_reg">ED2_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[15]_PORT_A_data_in">ED2_q_b[15]_PORT_A_data_in</A>, ED2_q_b[15]_clock_0, , , );
<P><A NAME="ED2_q_b[15]_PORT_A_address">ED2_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[15]_PORT_A_address_reg">ED2_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[15]_PORT_A_address">ED2_q_b[15]_PORT_A_address</A>, ED2_q_b[15]_clock_0, , , );
<P><A NAME="ED2_q_b[15]_PORT_B_address">ED2_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[15]_PORT_B_address_reg">ED2_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[15]_PORT_B_address">ED2_q_b[15]_PORT_B_address</A>, ED2_q_b[15]_clock_1, , , );
<P><A NAME="ED2_q_b[15]_PORT_A_write_enable">ED2_q_b[15]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[15]_PORT_A_write_enable_reg">ED2_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[15]_PORT_A_write_enable">ED2_q_b[15]_PORT_A_write_enable</A>, ED2_q_b[15]_clock_0, , , );
<P><A NAME="ED2_q_b[15]_PORT_B_read_enable">ED2_q_b[15]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[15]_PORT_B_read_enable_reg">ED2_q_b[15]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[15]_PORT_B_read_enable">ED2_q_b[15]_PORT_B_read_enable</A>, ED2_q_b[15]_clock_1, , , );
<P><A NAME="ED2_q_b[15]_clock_0">ED2_q_b[15]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[15]_clock_1">ED2_q_b[15]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[15]_clock_enable_0">ED2_q_b[15]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[15]_PORT_B_data_out">ED2_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[15]_PORT_A_data_in_reg">ED2_q_b[15]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[15]_PORT_A_address_reg">ED2_q_b[15]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[15]_PORT_B_address_reg">ED2_q_b[15]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[15]_PORT_A_write_enable_reg">ED2_q_b[15]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[15]_PORT_B_read_enable_reg">ED2_q_b[15]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[15]_clock_0">ED2_q_b[15]_clock_0</A>, <A HREF="#ED2_q_b[15]_clock_1">ED2_q_b[15]_clock_1</A>, <A HREF="#ED2_q_b[15]_clock_enable_0">ED2_q_b[15]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[15]">ED2_q_b[15]</A> = <A HREF="#ED2_q_b[15]_PORT_B_data_out">ED2_q_b[15]_PORT_B_data_out</A>[0];


<P> --YC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[17]">YC1_E_shift_rot_result[17]</A> = DFFEAS(<A HREF="#YC1L449">YC1L449</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[17]">YC1_E_src1[17]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
<P><A NAME="YC1L50_adder_eqn">YC1L50_adder_eqn</A> = ( <A HREF="#YC1_F_pc[14]">YC1_F_pc[14]</A> ) + ( GND ) + ( <A HREF="#YC1L47">YC1L47</A> );
<P><A NAME="YC1L50">YC1L50</A> = SUM(<A HREF="#YC1L50_adder_eqn">YC1L50_adder_eqn</A>);


<P> --ED1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[16]_PORT_A_data_in">ED1_q_b[16]_PORT_A_data_in</A> = <A HREF="#YC1L800">YC1L800</A>;
<P><A NAME="ED1_q_b[16]_PORT_A_data_in_reg">ED1_q_b[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[16]_PORT_A_data_in">ED1_q_b[16]_PORT_A_data_in</A>, ED1_q_b[16]_clock_0, , , );
<P><A NAME="ED1_q_b[16]_PORT_A_address">ED1_q_b[16]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[16]_PORT_A_address_reg">ED1_q_b[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[16]_PORT_A_address">ED1_q_b[16]_PORT_A_address</A>, ED1_q_b[16]_clock_0, , , );
<P><A NAME="ED1_q_b[16]_PORT_B_address">ED1_q_b[16]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[16]_PORT_B_address_reg">ED1_q_b[16]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[16]_PORT_B_address">ED1_q_b[16]_PORT_B_address</A>, ED1_q_b[16]_clock_1, , , );
<P><A NAME="ED1_q_b[16]_PORT_A_write_enable">ED1_q_b[16]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[16]_PORT_A_write_enable_reg">ED1_q_b[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[16]_PORT_A_write_enable">ED1_q_b[16]_PORT_A_write_enable</A>, ED1_q_b[16]_clock_0, , , );
<P><A NAME="ED1_q_b[16]_PORT_B_read_enable">ED1_q_b[16]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[16]_PORT_B_read_enable_reg">ED1_q_b[16]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[16]_PORT_B_read_enable">ED1_q_b[16]_PORT_B_read_enable</A>, ED1_q_b[16]_clock_1, , , );
<P><A NAME="ED1_q_b[16]_clock_0">ED1_q_b[16]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[16]_clock_1">ED1_q_b[16]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[16]_clock_enable_0">ED1_q_b[16]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[16]_PORT_B_data_out">ED1_q_b[16]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[16]_PORT_A_data_in_reg">ED1_q_b[16]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[16]_PORT_A_address_reg">ED1_q_b[16]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[16]_PORT_B_address_reg">ED1_q_b[16]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[16]_PORT_A_write_enable_reg">ED1_q_b[16]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[16]_PORT_B_read_enable_reg">ED1_q_b[16]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[16]_clock_0">ED1_q_b[16]_clock_0</A>, <A HREF="#ED1_q_b[16]_clock_1">ED1_q_b[16]_clock_1</A>, <A HREF="#ED1_q_b[16]_clock_enable_0">ED1_q_b[16]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[16]">ED1_q_b[16]</A> = <A HREF="#ED1_q_b[16]_PORT_B_data_out">ED1_q_b[16]_PORT_B_data_out</A>[0];


<P> --YC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[6]">YC1_D_iw[6]</A> = DFFEAS(<A HREF="#YC1L596">YC1L596</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --ED2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[16]_PORT_A_data_in">ED2_q_b[16]_PORT_A_data_in</A> = <A HREF="#YC1L800">YC1L800</A>;
<P><A NAME="ED2_q_b[16]_PORT_A_data_in_reg">ED2_q_b[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[16]_PORT_A_data_in">ED2_q_b[16]_PORT_A_data_in</A>, ED2_q_b[16]_clock_0, , , );
<P><A NAME="ED2_q_b[16]_PORT_A_address">ED2_q_b[16]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[16]_PORT_A_address_reg">ED2_q_b[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[16]_PORT_A_address">ED2_q_b[16]_PORT_A_address</A>, ED2_q_b[16]_clock_0, , , );
<P><A NAME="ED2_q_b[16]_PORT_B_address">ED2_q_b[16]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[16]_PORT_B_address_reg">ED2_q_b[16]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[16]_PORT_B_address">ED2_q_b[16]_PORT_B_address</A>, ED2_q_b[16]_clock_1, , , );
<P><A NAME="ED2_q_b[16]_PORT_A_write_enable">ED2_q_b[16]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[16]_PORT_A_write_enable_reg">ED2_q_b[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[16]_PORT_A_write_enable">ED2_q_b[16]_PORT_A_write_enable</A>, ED2_q_b[16]_clock_0, , , );
<P><A NAME="ED2_q_b[16]_PORT_B_read_enable">ED2_q_b[16]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[16]_PORT_B_read_enable_reg">ED2_q_b[16]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[16]_PORT_B_read_enable">ED2_q_b[16]_PORT_B_read_enable</A>, ED2_q_b[16]_clock_1, , , );
<P><A NAME="ED2_q_b[16]_clock_0">ED2_q_b[16]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[16]_clock_1">ED2_q_b[16]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[16]_clock_enable_0">ED2_q_b[16]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[16]_PORT_B_data_out">ED2_q_b[16]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[16]_PORT_A_data_in_reg">ED2_q_b[16]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[16]_PORT_A_address_reg">ED2_q_b[16]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[16]_PORT_B_address_reg">ED2_q_b[16]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[16]_PORT_A_write_enable_reg">ED2_q_b[16]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[16]_PORT_B_read_enable_reg">ED2_q_b[16]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[16]_clock_0">ED2_q_b[16]_clock_0</A>, <A HREF="#ED2_q_b[16]_clock_1">ED2_q_b[16]_clock_1</A>, <A HREF="#ED2_q_b[16]_clock_enable_0">ED2_q_b[16]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[16]">ED2_q_b[16]</A> = <A HREF="#ED2_q_b[16]_PORT_B_data_out">ED2_q_b[16]_PORT_B_data_out</A>[0];


<P> --YC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[1]">YC1_E_shift_rot_result[1]</A> = DFFEAS(<A HREF="#YC1L433">YC1L433</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[1]">YC1_E_src1[1]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
<P><A NAME="YC1L54_adder_eqn">YC1L54_adder_eqn</A> = ( <A HREF="#YC1_F_pc[0]">YC1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="YC1L54">YC1L54</A> = SUM(<A HREF="#YC1L54_adder_eqn">YC1L54_adder_eqn</A>);

<P> --YC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
<P><A NAME="YC1L55_adder_eqn">YC1L55_adder_eqn</A> = ( <A HREF="#YC1_F_pc[0]">YC1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="YC1L55">YC1L55</A> = CARRY(<A HREF="#YC1L55_adder_eqn">YC1L55_adder_eqn</A>);


<P> --ED1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[2]_PORT_A_data_in">ED1_q_b[2]_PORT_A_data_in</A> = <A HREF="#YC1L786">YC1L786</A>;
<P><A NAME="ED1_q_b[2]_PORT_A_data_in_reg">ED1_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[2]_PORT_A_data_in">ED1_q_b[2]_PORT_A_data_in</A>, ED1_q_b[2]_clock_0, , , );
<P><A NAME="ED1_q_b[2]_PORT_A_address">ED1_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[2]_PORT_A_address_reg">ED1_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[2]_PORT_A_address">ED1_q_b[2]_PORT_A_address</A>, ED1_q_b[2]_clock_0, , , );
<P><A NAME="ED1_q_b[2]_PORT_B_address">ED1_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[2]_PORT_B_address_reg">ED1_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[2]_PORT_B_address">ED1_q_b[2]_PORT_B_address</A>, ED1_q_b[2]_clock_1, , , );
<P><A NAME="ED1_q_b[2]_PORT_A_write_enable">ED1_q_b[2]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[2]_PORT_A_write_enable_reg">ED1_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[2]_PORT_A_write_enable">ED1_q_b[2]_PORT_A_write_enable</A>, ED1_q_b[2]_clock_0, , , );
<P><A NAME="ED1_q_b[2]_PORT_B_read_enable">ED1_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[2]_PORT_B_read_enable_reg">ED1_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[2]_PORT_B_read_enable">ED1_q_b[2]_PORT_B_read_enable</A>, ED1_q_b[2]_clock_1, , , );
<P><A NAME="ED1_q_b[2]_clock_0">ED1_q_b[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[2]_clock_1">ED1_q_b[2]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[2]_clock_enable_0">ED1_q_b[2]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[2]_PORT_B_data_out">ED1_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[2]_PORT_A_data_in_reg">ED1_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[2]_PORT_A_address_reg">ED1_q_b[2]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[2]_PORT_B_address_reg">ED1_q_b[2]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[2]_PORT_A_write_enable_reg">ED1_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[2]_PORT_B_read_enable_reg">ED1_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[2]_clock_0">ED1_q_b[2]_clock_0</A>, <A HREF="#ED1_q_b[2]_clock_1">ED1_q_b[2]_clock_1</A>, <A HREF="#ED1_q_b[2]_clock_enable_0">ED1_q_b[2]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[2]">ED1_q_b[2]</A> = <A HREF="#ED1_q_b[2]_PORT_B_data_out">ED1_q_b[2]_PORT_B_data_out</A>[0];


<P> --YC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57
<P><A NAME="YC1L58_adder_eqn">YC1L58_adder_eqn</A> = ( <A HREF="#YC1_F_pc[1]">YC1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#YC1L55">YC1L55</A> );
<P><A NAME="YC1L58">YC1L58</A> = SUM(<A HREF="#YC1L58_adder_eqn">YC1L58_adder_eqn</A>);

<P> --YC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58
<P><A NAME="YC1L59_adder_eqn">YC1L59_adder_eqn</A> = ( <A HREF="#YC1_F_pc[1]">YC1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#YC1L55">YC1L55</A> );
<P><A NAME="YC1L59">YC1L59</A> = CARRY(<A HREF="#YC1L59_adder_eqn">YC1L59_adder_eqn</A>);


<P> --YC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[7]">YC1_D_iw[7]</A> = DFFEAS(<A HREF="#YC1L597">YC1L597</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --ED1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[3]_PORT_A_data_in">ED1_q_b[3]_PORT_A_data_in</A> = <A HREF="#YC1L787">YC1L787</A>;
<P><A NAME="ED1_q_b[3]_PORT_A_data_in_reg">ED1_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[3]_PORT_A_data_in">ED1_q_b[3]_PORT_A_data_in</A>, ED1_q_b[3]_clock_0, , , );
<P><A NAME="ED1_q_b[3]_PORT_A_address">ED1_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[3]_PORT_A_address_reg">ED1_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[3]_PORT_A_address">ED1_q_b[3]_PORT_A_address</A>, ED1_q_b[3]_clock_0, , , );
<P><A NAME="ED1_q_b[3]_PORT_B_address">ED1_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[3]_PORT_B_address_reg">ED1_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[3]_PORT_B_address">ED1_q_b[3]_PORT_B_address</A>, ED1_q_b[3]_clock_1, , , );
<P><A NAME="ED1_q_b[3]_PORT_A_write_enable">ED1_q_b[3]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[3]_PORT_A_write_enable_reg">ED1_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[3]_PORT_A_write_enable">ED1_q_b[3]_PORT_A_write_enable</A>, ED1_q_b[3]_clock_0, , , );
<P><A NAME="ED1_q_b[3]_PORT_B_read_enable">ED1_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[3]_PORT_B_read_enable_reg">ED1_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[3]_PORT_B_read_enable">ED1_q_b[3]_PORT_B_read_enable</A>, ED1_q_b[3]_clock_1, , , );
<P><A NAME="ED1_q_b[3]_clock_0">ED1_q_b[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[3]_clock_1">ED1_q_b[3]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[3]_clock_enable_0">ED1_q_b[3]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[3]_PORT_B_data_out">ED1_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[3]_PORT_A_data_in_reg">ED1_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[3]_PORT_A_address_reg">ED1_q_b[3]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[3]_PORT_B_address_reg">ED1_q_b[3]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[3]_PORT_A_write_enable_reg">ED1_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[3]_PORT_B_read_enable_reg">ED1_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[3]_clock_0">ED1_q_b[3]_clock_0</A>, <A HREF="#ED1_q_b[3]_clock_1">ED1_q_b[3]_clock_1</A>, <A HREF="#ED1_q_b[3]_clock_enable_0">ED1_q_b[3]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[3]">ED1_q_b[3]</A> = <A HREF="#ED1_q_b[3]_PORT_B_data_out">ED1_q_b[3]_PORT_B_data_out</A>[0];


<P> --YC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte0_data[1]">YC1_av_ld_byte0_data[1]</A> = DFFEAS(<A HREF="#KC1L11">KC1L11</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L841">YC1L841</A>, <A HREF="#YC1_av_ld_byte1_data[1]">YC1_av_ld_byte1_data[1]</A>,  ,  , <A HREF="#YC1L933">YC1L933</A>);


<P> --YC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> = DFFEAS(<A HREF="#YC1L312">YC1L312</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte0_data[2]">YC1_av_ld_byte0_data[2]</A> = DFFEAS(<A HREF="#KC1L12">KC1L12</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L841">YC1L841</A>, <A HREF="#YC1_av_ld_byte1_data[2]">YC1_av_ld_byte1_data[2]</A>,  ,  , <A HREF="#YC1L933">YC1L933</A>);


<P> --YC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte0_data[3]">YC1_av_ld_byte0_data[3]</A> = DFFEAS(<A HREF="#KC1L15">KC1L15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L841">YC1L841</A>, <A HREF="#YC1_av_ld_byte1_data[3]">YC1_av_ld_byte1_data[3]</A>,  ,  , <A HREF="#YC1L933">YC1L933</A>);


<P> --YC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte0_data[4]">YC1_av_ld_byte0_data[4]</A> = DFFEAS(<A HREF="#KC1L18">KC1L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L841">YC1L841</A>, <A HREF="#YC1_av_ld_byte1_data[4]">YC1_av_ld_byte1_data[4]</A>,  ,  , <A HREF="#YC1L933">YC1L933</A>);


<P> --YC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte0_data[5]">YC1_av_ld_byte0_data[5]</A> = DFFEAS(<A HREF="#KC1L24">KC1L24</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L841">YC1L841</A>, <A HREF="#YC1_av_ld_byte1_data[5]">YC1_av_ld_byte1_data[5]</A>,  ,  , <A HREF="#YC1L933">YC1L933</A>);


<P> --YC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte0_data[6]">YC1_av_ld_byte0_data[6]</A> = DFFEAS(<A HREF="#KC1L25">KC1L25</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L841">YC1L841</A>, <A HREF="#YC1_av_ld_byte1_data[6]">YC1_av_ld_byte1_data[6]</A>,  ,  , <A HREF="#YC1L933">YC1L933</A>);


<P> --YC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte0_data[7]">YC1_av_ld_byte0_data[7]</A> = DFFEAS(<A HREF="#KC1L31">KC1L31</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L841">YC1L841</A>, <A HREF="#YC1_av_ld_byte1_data[7]">YC1_av_ld_byte1_data[7]</A>,  ,  , <A HREF="#YC1L933">YC1L933</A>);


<P> --EE1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[4]_PORT_A_data_in">EE1_q_a[4]_PORT_A_data_in</A> = <A HREF="#AC2L24">AC2L24</A>;
<P><A NAME="EE1_q_a[4]_PORT_A_data_in_reg">EE1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[4]_PORT_A_data_in">EE1_q_a[4]_PORT_A_data_in</A>, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
<P><A NAME="EE1_q_a[4]_PORT_A_address">EE1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[4]_PORT_A_address_reg">EE1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[4]_PORT_A_address">EE1_q_a[4]_PORT_A_address</A>, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
<P><A NAME="EE1_q_a[4]_PORT_A_write_enable">EE1_q_a[4]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[4]_PORT_A_write_enable_reg">EE1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[4]_PORT_A_write_enable">EE1_q_a[4]_PORT_A_write_enable</A>, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
<P><A NAME="EE1_q_a[4]_PORT_A_read_enable">EE1_q_a[4]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[4]_PORT_A_read_enable_reg">EE1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[4]_PORT_A_read_enable">EE1_q_a[4]_PORT_A_read_enable</A>, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
<P><A NAME="EE1_q_a[4]_PORT_A_byte_mask">EE1_q_a[4]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[32]">AC2_src_data[32]</A>;
<P><A NAME="EE1_q_a[4]_PORT_A_byte_mask_reg">EE1_q_a[4]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[4]_PORT_A_byte_mask">EE1_q_a[4]_PORT_A_byte_mask</A>, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
<P><A NAME="EE1_q_a[4]_clock_0">EE1_q_a[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[4]_clock_enable_0">EE1_q_a[4]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[4]_PORT_A_data_out">EE1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[4]_PORT_A_data_in_reg">EE1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[4]_PORT_A_address_reg">EE1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[4]_PORT_A_write_enable_reg">EE1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[4]_PORT_A_read_enable_reg">EE1_q_a[4]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[4]_PORT_A_byte_mask_reg">EE1_q_a[4]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[4]_clock_0">EE1_q_a[4]_clock_0</A>, , <A HREF="#EE1_q_a[4]_clock_enable_0">EE1_q_a[4]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[4]">EE1_q_a[4]</A> = <A HREF="#EE1_q_a[4]_PORT_A_data_out">EE1_q_a[4]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = <A HREF="#AC2L25">AC2L25</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[32]">AC2_src_data[32]</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[0]">EE1_q_a[0]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[1]_PORT_A_data_in">EE1_q_a[1]_PORT_A_data_in</A> = <A HREF="#AC2L26">AC2L26</A>;
<P><A NAME="EE1_q_a[1]_PORT_A_data_in_reg">EE1_q_a[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[1]_PORT_A_data_in">EE1_q_a[1]_PORT_A_data_in</A>, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
<P><A NAME="EE1_q_a[1]_PORT_A_address">EE1_q_a[1]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[1]_PORT_A_address_reg">EE1_q_a[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[1]_PORT_A_address">EE1_q_a[1]_PORT_A_address</A>, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
<P><A NAME="EE1_q_a[1]_PORT_A_write_enable">EE1_q_a[1]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[1]_PORT_A_write_enable_reg">EE1_q_a[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[1]_PORT_A_write_enable">EE1_q_a[1]_PORT_A_write_enable</A>, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
<P><A NAME="EE1_q_a[1]_PORT_A_read_enable">EE1_q_a[1]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[1]_PORT_A_read_enable_reg">EE1_q_a[1]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[1]_PORT_A_read_enable">EE1_q_a[1]_PORT_A_read_enable</A>, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
<P><A NAME="EE1_q_a[1]_PORT_A_byte_mask">EE1_q_a[1]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[32]">AC2_src_data[32]</A>;
<P><A NAME="EE1_q_a[1]_PORT_A_byte_mask_reg">EE1_q_a[1]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[1]_PORT_A_byte_mask">EE1_q_a[1]_PORT_A_byte_mask</A>, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
<P><A NAME="EE1_q_a[1]_clock_0">EE1_q_a[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[1]_clock_enable_0">EE1_q_a[1]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[1]_PORT_A_data_out">EE1_q_a[1]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[1]_PORT_A_data_in_reg">EE1_q_a[1]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[1]_PORT_A_address_reg">EE1_q_a[1]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[1]_PORT_A_write_enable_reg">EE1_q_a[1]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[1]_PORT_A_read_enable_reg">EE1_q_a[1]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[1]_PORT_A_byte_mask_reg">EE1_q_a[1]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[1]_clock_0">EE1_q_a[1]_clock_0</A>, , <A HREF="#EE1_q_a[1]_clock_enable_0">EE1_q_a[1]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[1]">EE1_q_a[1]</A> = <A HREF="#EE1_q_a[1]_PORT_A_data_out">EE1_q_a[1]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[2]_PORT_A_data_in">EE1_q_a[2]_PORT_A_data_in</A> = <A HREF="#AC2L27">AC2L27</A>;
<P><A NAME="EE1_q_a[2]_PORT_A_data_in_reg">EE1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[2]_PORT_A_data_in">EE1_q_a[2]_PORT_A_data_in</A>, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
<P><A NAME="EE1_q_a[2]_PORT_A_address">EE1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[2]_PORT_A_address_reg">EE1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[2]_PORT_A_address">EE1_q_a[2]_PORT_A_address</A>, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
<P><A NAME="EE1_q_a[2]_PORT_A_write_enable">EE1_q_a[2]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[2]_PORT_A_write_enable_reg">EE1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[2]_PORT_A_write_enable">EE1_q_a[2]_PORT_A_write_enable</A>, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
<P><A NAME="EE1_q_a[2]_PORT_A_read_enable">EE1_q_a[2]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[2]_PORT_A_read_enable_reg">EE1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[2]_PORT_A_read_enable">EE1_q_a[2]_PORT_A_read_enable</A>, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
<P><A NAME="EE1_q_a[2]_PORT_A_byte_mask">EE1_q_a[2]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[32]">AC2_src_data[32]</A>;
<P><A NAME="EE1_q_a[2]_PORT_A_byte_mask_reg">EE1_q_a[2]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[2]_PORT_A_byte_mask">EE1_q_a[2]_PORT_A_byte_mask</A>, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
<P><A NAME="EE1_q_a[2]_clock_0">EE1_q_a[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[2]_clock_enable_0">EE1_q_a[2]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[2]_PORT_A_data_out">EE1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[2]_PORT_A_data_in_reg">EE1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[2]_PORT_A_address_reg">EE1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[2]_PORT_A_write_enable_reg">EE1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[2]_PORT_A_read_enable_reg">EE1_q_a[2]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[2]_PORT_A_byte_mask_reg">EE1_q_a[2]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[2]_clock_0">EE1_q_a[2]_clock_0</A>, , <A HREF="#EE1_q_a[2]_clock_enable_0">EE1_q_a[2]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[2]">EE1_q_a[2]</A> = <A HREF="#EE1_q_a[2]_PORT_A_data_out">EE1_q_a[2]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[3]_PORT_A_data_in">EE1_q_a[3]_PORT_A_data_in</A> = <A HREF="#AC2L28">AC2L28</A>;
<P><A NAME="EE1_q_a[3]_PORT_A_data_in_reg">EE1_q_a[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[3]_PORT_A_data_in">EE1_q_a[3]_PORT_A_data_in</A>, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
<P><A NAME="EE1_q_a[3]_PORT_A_address">EE1_q_a[3]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[3]_PORT_A_address_reg">EE1_q_a[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[3]_PORT_A_address">EE1_q_a[3]_PORT_A_address</A>, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
<P><A NAME="EE1_q_a[3]_PORT_A_write_enable">EE1_q_a[3]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[3]_PORT_A_write_enable_reg">EE1_q_a[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[3]_PORT_A_write_enable">EE1_q_a[3]_PORT_A_write_enable</A>, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
<P><A NAME="EE1_q_a[3]_PORT_A_read_enable">EE1_q_a[3]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[3]_PORT_A_read_enable_reg">EE1_q_a[3]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[3]_PORT_A_read_enable">EE1_q_a[3]_PORT_A_read_enable</A>, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
<P><A NAME="EE1_q_a[3]_PORT_A_byte_mask">EE1_q_a[3]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[32]">AC2_src_data[32]</A>;
<P><A NAME="EE1_q_a[3]_PORT_A_byte_mask_reg">EE1_q_a[3]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[3]_PORT_A_byte_mask">EE1_q_a[3]_PORT_A_byte_mask</A>, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
<P><A NAME="EE1_q_a[3]_clock_0">EE1_q_a[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[3]_clock_enable_0">EE1_q_a[3]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[3]_PORT_A_data_out">EE1_q_a[3]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[3]_PORT_A_data_in_reg">EE1_q_a[3]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[3]_PORT_A_address_reg">EE1_q_a[3]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[3]_PORT_A_write_enable_reg">EE1_q_a[3]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[3]_PORT_A_read_enable_reg">EE1_q_a[3]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[3]_PORT_A_byte_mask_reg">EE1_q_a[3]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[3]_clock_0">EE1_q_a[3]_clock_0</A>, , <A HREF="#EE1_q_a[3]_clock_enable_0">EE1_q_a[3]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[3]">EE1_q_a[3]</A> = <A HREF="#EE1_q_a[3]_PORT_A_data_out">EE1_q_a[3]_PORT_A_data_out</A>[0];


<P> --CB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
<P> --register power-up is low

<P><A NAME="CB1_count[0]">CB1_count[0]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L16">CB1L16</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --CB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[10]">CB1_td_shift[10]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#A1L11">A1L11</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --CB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
<P> --register power-up is low

<P><A NAME="CB1_count[8]">CB1_count[8]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_count[7]">CB1_count[7]</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --VD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
<P> --register power-up is low

<P><A NAME="VD1_sr[3]">VD1_sr[3]</A> = DFFEAS(<A HREF="#VD1L59">VD1L59</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --HD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[1]">HD1_break_readreg[1]</A> = DFFEAS(<A HREF="#UD1_jdo[1]">UD1_jdo[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[1]">SD1_MonDReg[1]</A> = DFFEAS(<A HREF="#UD1_jdo[4]">UD1_jdo[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[1]">DE1_q_a[1]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --DE1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[0]_PORT_A_data_in">DE1_q_a[0]_PORT_A_data_in</A> = <A HREF="#SD1L128">SD1L128</A>;
<P><A NAME="DE1_q_a[0]_PORT_A_data_in_reg">DE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[0]_PORT_A_data_in">DE1_q_a[0]_PORT_A_data_in</A>, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
<P><A NAME="DE1_q_a[0]_PORT_A_address">DE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[0]_PORT_A_address_reg">DE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[0]_PORT_A_address">DE1_q_a[0]_PORT_A_address</A>, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
<P><A NAME="DE1_q_a[0]_PORT_A_write_enable">DE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[0]_PORT_A_write_enable_reg">DE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[0]_PORT_A_write_enable">DE1_q_a[0]_PORT_A_write_enable</A>, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
<P><A NAME="DE1_q_a[0]_PORT_A_read_enable">DE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[0]_PORT_A_read_enable_reg">DE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[0]_PORT_A_read_enable">DE1_q_a[0]_PORT_A_read_enable</A>, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
<P><A NAME="DE1_q_a[0]_PORT_A_byte_mask">DE1_q_a[0]_PORT_A_byte_mask</A> = <A HREF="#SD1L123">SD1L123</A>;
<P><A NAME="DE1_q_a[0]_PORT_A_byte_mask_reg">DE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[0]_PORT_A_byte_mask">DE1_q_a[0]_PORT_A_byte_mask</A>, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
<P><A NAME="DE1_q_a[0]_clock_0">DE1_q_a[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[0]_clock_enable_0">DE1_q_a[0]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[0]_PORT_A_data_out">DE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[0]_PORT_A_data_in_reg">DE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[0]_PORT_A_address_reg">DE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[0]_PORT_A_write_enable_reg">DE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[0]_PORT_A_read_enable_reg">DE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[0]_PORT_A_byte_mask_reg">DE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[0]_clock_0">DE1_q_a[0]_clock_0</A>, , <A HREF="#DE1_q_a[0]_clock_enable_0">DE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[0]">DE1_q_a[0]</A> = <A HREF="#DE1_q_a[0]_PORT_A_data_out">DE1_q_a[0]_PORT_A_data_out</A>[0];


<P> --SD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
<P> --register power-up is low

<P><A NAME="SD1_MonAReg[2]">SD1_MonAReg[2]</A> = DFFEAS(<A HREF="#SD1L7">SD1L7</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1L49">UD1L49</A>, <A HREF="#UD1_jdo[26]">UD1_jdo[26]</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>);


<P> --SD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
<P> --register power-up is low

<P><A NAME="SD1_MonAReg[4]">SD1_MonAReg[4]</A> = DFFEAS(<A HREF="#SD1L11">SD1L11</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1L49">UD1L49</A>, <A HREF="#UD1_jdo[28]">UD1_jdo[28]</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>);


<P> --SD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
<P> --register power-up is low

<P><A NAME="SD1_MonAReg[3]">SD1_MonAReg[3]</A> = DFFEAS(<A HREF="#SD1L15">SD1L15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1L49">UD1L49</A>, <A HREF="#UD1_jdo[27]">UD1_jdo[27]</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>);


<P> --YC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_cnt[4]">YC1_E_shift_rot_cnt[4]</A> = DFFEAS(<A HREF="#YC1L197">YC1L197</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src2[4]">YC1_E_src2[4]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_cnt[3]">YC1_E_shift_rot_cnt[3]</A> = DFFEAS(<A HREF="#YC1L198">YC1L198</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src2[3]">YC1_E_src2[3]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_cnt[2]">YC1_E_shift_rot_cnt[2]</A> = DFFEAS(<A HREF="#YC1L199">YC1L199</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src2[2]">YC1_E_src2[2]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_cnt[1]">YC1_E_shift_rot_cnt[1]</A> = DFFEAS(<A HREF="#YC1L200">YC1L200</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src2[1]">YC1_E_src2[1]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_cnt[0]">YC1_E_shift_rot_cnt[0]</A> = DFFEAS(<A HREF="#YC1_E_src2[0]">YC1_E_src2[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1L393">YC1L393</A>,  ,  , !<A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --T1_avalon_readdata[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[0]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[0]">T1_avalon_readdata[0]</A> = DFFEAS(<A HREF="#GE1_q_a[0]">GE1_q_a[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[0]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[0]">TB1_data_reg[0]</A> = DFFEAS(<A HREF="#TB1L20">TB1L20</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --UB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[0]">UB1_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#V1_ien_AF">V1_ien_AF</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_q_b[0]">MB2_q_b[0]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --YC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
<P><A NAME="YC1L130_adder_eqn">YC1L130_adder_eqn</A> = ( <A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> ) + ( GND ) + ( <A HREF="#YC1L139">YC1L139</A> );
<P><A NAME="YC1L130">YC1L130</A> = SUM(<A HREF="#YC1L130_adder_eqn">YC1L130_adder_eqn</A>);


<P> --YC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[26]">YC1_E_src2[26]</A> = DFFEAS(<A HREF="#YC1L708">YC1L708</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[26]">YC1_E_src1[26]</A> = DFFEAS(<A HREF="#ED1_q_b[26]">ED1_q_b[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[25]">YC1_E_src2[25]</A> = DFFEAS(<A HREF="#YC1L707">YC1L707</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[25]">YC1_E_src1[25]</A> = DFFEAS(<A HREF="#ED1_q_b[25]">ED1_q_b[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[24]">YC1_E_src2[24]</A> = DFFEAS(<A HREF="#YC1L706">YC1L706</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[24]">YC1_E_src1[24]</A> = DFFEAS(<A HREF="#ED1_q_b[24]">ED1_q_b[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[23]">YC1_E_src2[23]</A> = DFFEAS(<A HREF="#YC1L705">YC1L705</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[23]">YC1_E_src1[23]</A> = DFFEAS(<A HREF="#ED1_q_b[23]">ED1_q_b[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[31]">YC1_E_src1[31]</A> = DFFEAS(<A HREF="#ED1_q_b[31]">ED1_q_b[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[30]">YC1_E_src2[30]</A> = DFFEAS(<A HREF="#YC1L712">YC1L712</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[30]">YC1_E_src1[30]</A> = DFFEAS(<A HREF="#ED1_q_b[30]">ED1_q_b[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[29]">YC1_E_src2[29]</A> = DFFEAS(<A HREF="#YC1L711">YC1L711</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[29]">YC1_E_src1[29]</A> = DFFEAS(<A HREF="#ED1_q_b[29]">ED1_q_b[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[28]">YC1_E_src2[28]</A> = DFFEAS(<A HREF="#YC1L710">YC1L710</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[28]">YC1_E_src1[28]</A> = DFFEAS(<A HREF="#ED1_q_b[28]">ED1_q_b[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[20]">YC1_E_src2[20]</A> = DFFEAS(<A HREF="#YC1L702">YC1L702</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[20]">YC1_E_src1[20]</A> = DFFEAS(<A HREF="#ED1_q_b[20]">ED1_q_b[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[19]">YC1_E_src2[19]</A> = DFFEAS(<A HREF="#YC1L701">YC1L701</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[19]">YC1_E_src1[19]</A> = DFFEAS(<A HREF="#ED1_q_b[19]">ED1_q_b[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[18]">YC1_E_src2[18]</A> = DFFEAS(<A HREF="#YC1L700">YC1L700</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[18]">YC1_E_src1[18]</A> = DFFEAS(<A HREF="#ED1_q_b[18]">ED1_q_b[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[17]">YC1_E_src2[17]</A> = DFFEAS(<A HREF="#YC1L699">YC1L699</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[17]">YC1_E_src1[17]</A> = DFFEAS(<A HREF="#ED1_q_b[17]">ED1_q_b[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[1]">YC1_E_src1[1]</A> = DFFEAS(<A HREF="#ED1_q_b[1]">ED1_q_b[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[27]">YC1_E_src2[27]</A> = DFFEAS(<A HREF="#YC1L709">YC1L709</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[27]">YC1_E_src1[27]</A> = DFFEAS(<A HREF="#ED1_q_b[27]">ED1_q_b[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[0]">YC1_E_src1[0]</A> = DFFEAS(<A HREF="#ED1_q_b[0]">ED1_q_b[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[22]">YC1_E_src2[22]</A> = DFFEAS(<A HREF="#YC1L704">YC1L704</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[22]">YC1_E_src1[22]</A> = DFFEAS(<A HREF="#ED1_q_b[22]">ED1_q_b[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[21]">YC1_E_src2[21]</A> = DFFEAS(<A HREF="#YC1L703">YC1L703</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L714">YC1L714</A>,  );


<P> --YC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[21]">YC1_E_src1[21]</A> = DFFEAS(<A HREF="#ED1_q_b[21]">ED1_q_b[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L496">YC1L496</A>,  );


<P> --YC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[0]">YC1_E_shift_rot_result[0]</A> = DFFEAS(<A HREF="#YC1L432">YC1L432</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[0]">YC1_E_src1[0]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --EE1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[22]_PORT_A_data_in">EE1_q_a[22]_PORT_A_data_in</A> = <A HREF="#AC2L29">AC2L29</A>;
<P><A NAME="EE1_q_a[22]_PORT_A_data_in_reg">EE1_q_a[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[22]_PORT_A_data_in">EE1_q_a[22]_PORT_A_data_in</A>, EE1_q_a[22]_clock_0, , , EE1_q_a[22]_clock_enable_0);
<P><A NAME="EE1_q_a[22]_PORT_A_address">EE1_q_a[22]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[22]_PORT_A_address_reg">EE1_q_a[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[22]_PORT_A_address">EE1_q_a[22]_PORT_A_address</A>, EE1_q_a[22]_clock_0, , , EE1_q_a[22]_clock_enable_0);
<P><A NAME="EE1_q_a[22]_PORT_A_write_enable">EE1_q_a[22]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[22]_PORT_A_write_enable_reg">EE1_q_a[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[22]_PORT_A_write_enable">EE1_q_a[22]_PORT_A_write_enable</A>, EE1_q_a[22]_clock_0, , , EE1_q_a[22]_clock_enable_0);
<P><A NAME="EE1_q_a[22]_PORT_A_read_enable">EE1_q_a[22]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[22]_PORT_A_read_enable_reg">EE1_q_a[22]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[22]_PORT_A_read_enable">EE1_q_a[22]_PORT_A_read_enable</A>, EE1_q_a[22]_clock_0, , , EE1_q_a[22]_clock_enable_0);
<P><A NAME="EE1_q_a[22]_PORT_A_byte_mask">EE1_q_a[22]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[34]">AC2_src_data[34]</A>;
<P><A NAME="EE1_q_a[22]_PORT_A_byte_mask_reg">EE1_q_a[22]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[22]_PORT_A_byte_mask">EE1_q_a[22]_PORT_A_byte_mask</A>, EE1_q_a[22]_clock_0, , , EE1_q_a[22]_clock_enable_0);
<P><A NAME="EE1_q_a[22]_clock_0">EE1_q_a[22]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[22]_clock_enable_0">EE1_q_a[22]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[22]_PORT_A_data_out">EE1_q_a[22]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[22]_PORT_A_data_in_reg">EE1_q_a[22]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[22]_PORT_A_address_reg">EE1_q_a[22]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[22]_PORT_A_write_enable_reg">EE1_q_a[22]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[22]_PORT_A_read_enable_reg">EE1_q_a[22]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[22]_PORT_A_byte_mask_reg">EE1_q_a[22]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[22]_clock_0">EE1_q_a[22]_clock_0</A>, , <A HREF="#EE1_q_a[22]_clock_enable_0">EE1_q_a[22]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[22]">EE1_q_a[22]</A> = <A HREF="#EE1_q_a[22]_PORT_A_data_out">EE1_q_a[22]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[23]_PORT_A_data_in">EE1_q_a[23]_PORT_A_data_in</A> = <A HREF="#AC2L30">AC2L30</A>;
<P><A NAME="EE1_q_a[23]_PORT_A_data_in_reg">EE1_q_a[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[23]_PORT_A_data_in">EE1_q_a[23]_PORT_A_data_in</A>, EE1_q_a[23]_clock_0, , , EE1_q_a[23]_clock_enable_0);
<P><A NAME="EE1_q_a[23]_PORT_A_address">EE1_q_a[23]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[23]_PORT_A_address_reg">EE1_q_a[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[23]_PORT_A_address">EE1_q_a[23]_PORT_A_address</A>, EE1_q_a[23]_clock_0, , , EE1_q_a[23]_clock_enable_0);
<P><A NAME="EE1_q_a[23]_PORT_A_write_enable">EE1_q_a[23]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[23]_PORT_A_write_enable_reg">EE1_q_a[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[23]_PORT_A_write_enable">EE1_q_a[23]_PORT_A_write_enable</A>, EE1_q_a[23]_clock_0, , , EE1_q_a[23]_clock_enable_0);
<P><A NAME="EE1_q_a[23]_PORT_A_read_enable">EE1_q_a[23]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[23]_PORT_A_read_enable_reg">EE1_q_a[23]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[23]_PORT_A_read_enable">EE1_q_a[23]_PORT_A_read_enable</A>, EE1_q_a[23]_clock_0, , , EE1_q_a[23]_clock_enable_0);
<P><A NAME="EE1_q_a[23]_PORT_A_byte_mask">EE1_q_a[23]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[34]">AC2_src_data[34]</A>;
<P><A NAME="EE1_q_a[23]_PORT_A_byte_mask_reg">EE1_q_a[23]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[23]_PORT_A_byte_mask">EE1_q_a[23]_PORT_A_byte_mask</A>, EE1_q_a[23]_clock_0, , , EE1_q_a[23]_clock_enable_0);
<P><A NAME="EE1_q_a[23]_clock_0">EE1_q_a[23]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[23]_clock_enable_0">EE1_q_a[23]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[23]_PORT_A_data_out">EE1_q_a[23]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[23]_PORT_A_data_in_reg">EE1_q_a[23]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[23]_PORT_A_address_reg">EE1_q_a[23]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[23]_PORT_A_write_enable_reg">EE1_q_a[23]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[23]_PORT_A_read_enable_reg">EE1_q_a[23]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[23]_PORT_A_byte_mask_reg">EE1_q_a[23]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[23]_clock_0">EE1_q_a[23]_clock_0</A>, , <A HREF="#EE1_q_a[23]_clock_enable_0">EE1_q_a[23]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[23]">EE1_q_a[23]</A> = <A HREF="#EE1_q_a[23]_PORT_A_data_out">EE1_q_a[23]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[24]_PORT_A_data_in">EE1_q_a[24]_PORT_A_data_in</A> = <A HREF="#AC2L31">AC2L31</A>;
<P><A NAME="EE1_q_a[24]_PORT_A_data_in_reg">EE1_q_a[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[24]_PORT_A_data_in">EE1_q_a[24]_PORT_A_data_in</A>, EE1_q_a[24]_clock_0, , , EE1_q_a[24]_clock_enable_0);
<P><A NAME="EE1_q_a[24]_PORT_A_address">EE1_q_a[24]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[24]_PORT_A_address_reg">EE1_q_a[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[24]_PORT_A_address">EE1_q_a[24]_PORT_A_address</A>, EE1_q_a[24]_clock_0, , , EE1_q_a[24]_clock_enable_0);
<P><A NAME="EE1_q_a[24]_PORT_A_write_enable">EE1_q_a[24]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[24]_PORT_A_write_enable_reg">EE1_q_a[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[24]_PORT_A_write_enable">EE1_q_a[24]_PORT_A_write_enable</A>, EE1_q_a[24]_clock_0, , , EE1_q_a[24]_clock_enable_0);
<P><A NAME="EE1_q_a[24]_PORT_A_read_enable">EE1_q_a[24]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[24]_PORT_A_read_enable_reg">EE1_q_a[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[24]_PORT_A_read_enable">EE1_q_a[24]_PORT_A_read_enable</A>, EE1_q_a[24]_clock_0, , , EE1_q_a[24]_clock_enable_0);
<P><A NAME="EE1_q_a[24]_PORT_A_byte_mask">EE1_q_a[24]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[35]">AC2_src_data[35]</A>;
<P><A NAME="EE1_q_a[24]_PORT_A_byte_mask_reg">EE1_q_a[24]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[24]_PORT_A_byte_mask">EE1_q_a[24]_PORT_A_byte_mask</A>, EE1_q_a[24]_clock_0, , , EE1_q_a[24]_clock_enable_0);
<P><A NAME="EE1_q_a[24]_clock_0">EE1_q_a[24]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[24]_clock_enable_0">EE1_q_a[24]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[24]_PORT_A_data_out">EE1_q_a[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[24]_PORT_A_data_in_reg">EE1_q_a[24]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[24]_PORT_A_address_reg">EE1_q_a[24]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[24]_PORT_A_write_enable_reg">EE1_q_a[24]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[24]_PORT_A_read_enable_reg">EE1_q_a[24]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[24]_PORT_A_byte_mask_reg">EE1_q_a[24]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[24]_clock_0">EE1_q_a[24]_clock_0</A>, , <A HREF="#EE1_q_a[24]_clock_enable_0">EE1_q_a[24]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[24]">EE1_q_a[24]</A> = <A HREF="#EE1_q_a[24]_PORT_A_data_out">EE1_q_a[24]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[25]_PORT_A_data_in">EE1_q_a[25]_PORT_A_data_in</A> = <A HREF="#AC2L32">AC2L32</A>;
<P><A NAME="EE1_q_a[25]_PORT_A_data_in_reg">EE1_q_a[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[25]_PORT_A_data_in">EE1_q_a[25]_PORT_A_data_in</A>, EE1_q_a[25]_clock_0, , , EE1_q_a[25]_clock_enable_0);
<P><A NAME="EE1_q_a[25]_PORT_A_address">EE1_q_a[25]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[25]_PORT_A_address_reg">EE1_q_a[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[25]_PORT_A_address">EE1_q_a[25]_PORT_A_address</A>, EE1_q_a[25]_clock_0, , , EE1_q_a[25]_clock_enable_0);
<P><A NAME="EE1_q_a[25]_PORT_A_write_enable">EE1_q_a[25]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[25]_PORT_A_write_enable_reg">EE1_q_a[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[25]_PORT_A_write_enable">EE1_q_a[25]_PORT_A_write_enable</A>, EE1_q_a[25]_clock_0, , , EE1_q_a[25]_clock_enable_0);
<P><A NAME="EE1_q_a[25]_PORT_A_read_enable">EE1_q_a[25]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[25]_PORT_A_read_enable_reg">EE1_q_a[25]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[25]_PORT_A_read_enable">EE1_q_a[25]_PORT_A_read_enable</A>, EE1_q_a[25]_clock_0, , , EE1_q_a[25]_clock_enable_0);
<P><A NAME="EE1_q_a[25]_PORT_A_byte_mask">EE1_q_a[25]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[35]">AC2_src_data[35]</A>;
<P><A NAME="EE1_q_a[25]_PORT_A_byte_mask_reg">EE1_q_a[25]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[25]_PORT_A_byte_mask">EE1_q_a[25]_PORT_A_byte_mask</A>, EE1_q_a[25]_clock_0, , , EE1_q_a[25]_clock_enable_0);
<P><A NAME="EE1_q_a[25]_clock_0">EE1_q_a[25]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[25]_clock_enable_0">EE1_q_a[25]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[25]_PORT_A_data_out">EE1_q_a[25]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[25]_PORT_A_data_in_reg">EE1_q_a[25]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[25]_PORT_A_address_reg">EE1_q_a[25]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[25]_PORT_A_write_enable_reg">EE1_q_a[25]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[25]_PORT_A_read_enable_reg">EE1_q_a[25]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[25]_PORT_A_byte_mask_reg">EE1_q_a[25]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[25]_clock_0">EE1_q_a[25]_clock_0</A>, , <A HREF="#EE1_q_a[25]_clock_enable_0">EE1_q_a[25]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[25]">EE1_q_a[25]</A> = <A HREF="#EE1_q_a[25]_PORT_A_data_out">EE1_q_a[25]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[26]_PORT_A_data_in">EE1_q_a[26]_PORT_A_data_in</A> = <A HREF="#AC2L33">AC2L33</A>;
<P><A NAME="EE1_q_a[26]_PORT_A_data_in_reg">EE1_q_a[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[26]_PORT_A_data_in">EE1_q_a[26]_PORT_A_data_in</A>, EE1_q_a[26]_clock_0, , , EE1_q_a[26]_clock_enable_0);
<P><A NAME="EE1_q_a[26]_PORT_A_address">EE1_q_a[26]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[26]_PORT_A_address_reg">EE1_q_a[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[26]_PORT_A_address">EE1_q_a[26]_PORT_A_address</A>, EE1_q_a[26]_clock_0, , , EE1_q_a[26]_clock_enable_0);
<P><A NAME="EE1_q_a[26]_PORT_A_write_enable">EE1_q_a[26]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[26]_PORT_A_write_enable_reg">EE1_q_a[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[26]_PORT_A_write_enable">EE1_q_a[26]_PORT_A_write_enable</A>, EE1_q_a[26]_clock_0, , , EE1_q_a[26]_clock_enable_0);
<P><A NAME="EE1_q_a[26]_PORT_A_read_enable">EE1_q_a[26]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[26]_PORT_A_read_enable_reg">EE1_q_a[26]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[26]_PORT_A_read_enable">EE1_q_a[26]_PORT_A_read_enable</A>, EE1_q_a[26]_clock_0, , , EE1_q_a[26]_clock_enable_0);
<P><A NAME="EE1_q_a[26]_PORT_A_byte_mask">EE1_q_a[26]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[35]">AC2_src_data[35]</A>;
<P><A NAME="EE1_q_a[26]_PORT_A_byte_mask_reg">EE1_q_a[26]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[26]_PORT_A_byte_mask">EE1_q_a[26]_PORT_A_byte_mask</A>, EE1_q_a[26]_clock_0, , , EE1_q_a[26]_clock_enable_0);
<P><A NAME="EE1_q_a[26]_clock_0">EE1_q_a[26]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[26]_clock_enable_0">EE1_q_a[26]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[26]_PORT_A_data_out">EE1_q_a[26]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[26]_PORT_A_data_in_reg">EE1_q_a[26]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[26]_PORT_A_address_reg">EE1_q_a[26]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[26]_PORT_A_write_enable_reg">EE1_q_a[26]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[26]_PORT_A_read_enable_reg">EE1_q_a[26]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[26]_PORT_A_byte_mask_reg">EE1_q_a[26]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[26]_clock_0">EE1_q_a[26]_clock_0</A>, , <A HREF="#EE1_q_a[26]_clock_enable_0">EE1_q_a[26]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[26]">EE1_q_a[26]</A> = <A HREF="#EE1_q_a[26]_PORT_A_data_out">EE1_q_a[26]_PORT_A_data_out</A>[0];


<P> --YC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
<P><A NAME="YC1L135_adder_eqn">YC1L135_adder_eqn</A> = ( <A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="YC1L135">YC1L135</A> = CARRY(<A HREF="#YC1L135_adder_eqn">YC1L135_adder_eqn</A>);


<P> --T1_bus_enable is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|bus_enable
<P> --register power-up is low

<P><A NAME="T1_bus_enable">T1_bus_enable</A> = DFFEAS(<A HREF="#T1_avalon_waitrequest">T1_avalon_waitrequest</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --YC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[8]">YC1_F_pc[8]</A> = DFFEAS(<A HREF="#YC1L66">YC1L66</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L6">YC1L6</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --SD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
<P><A NAME="SD1L2_adder_eqn">SD1L2_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[10]">SD1_MonAReg[10]</A> ) + ( VCC ) + ( <A HREF="#SD1L20">SD1L20</A> );
<P><A NAME="SD1L2">SD1L2</A> = SUM(<A HREF="#SD1L2_adder_eqn">SD1L2_adder_eqn</A>);


<P> --MC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5
<P><A NAME="MC2L6_adder_eqn">MC2L6_adder_eqn</A> = ( (<A HREF="#MC2_burst_uncompress_address_offset[0]">MC2_burst_uncompress_address_offset[0]</A> & ((!<A HREF="#QB2L2">QB2L2</A>) # (!<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A>))) ) + ( !<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> ) + ( !VCC );
<P><A NAME="MC2L6">MC2L6</A> = SUM(<A HREF="#MC2L6_adder_eqn">MC2L6_adder_eqn</A>);

<P> --MC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6
<P><A NAME="MC2L7_adder_eqn">MC2L7_adder_eqn</A> = ( (<A HREF="#MC2_burst_uncompress_address_offset[0]">MC2_burst_uncompress_address_offset[0]</A> & ((!<A HREF="#QB2L2">QB2L2</A>) # (!<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A>))) ) + ( !<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> ) + ( !VCC );
<P><A NAME="MC2L7">MC2L7</A> = CARRY(<A HREF="#MC2L7_adder_eqn">MC2L7_adder_eqn</A>);


<P> --EE1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[11]_PORT_A_data_in">EE1_q_a[11]_PORT_A_data_in</A> = <A HREF="#AC2L34">AC2L34</A>;
<P><A NAME="EE1_q_a[11]_PORT_A_data_in_reg">EE1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[11]_PORT_A_data_in">EE1_q_a[11]_PORT_A_data_in</A>, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
<P><A NAME="EE1_q_a[11]_PORT_A_address">EE1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[11]_PORT_A_address_reg">EE1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[11]_PORT_A_address">EE1_q_a[11]_PORT_A_address</A>, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
<P><A NAME="EE1_q_a[11]_PORT_A_write_enable">EE1_q_a[11]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[11]_PORT_A_write_enable_reg">EE1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[11]_PORT_A_write_enable">EE1_q_a[11]_PORT_A_write_enable</A>, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
<P><A NAME="EE1_q_a[11]_PORT_A_read_enable">EE1_q_a[11]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[11]_PORT_A_read_enable_reg">EE1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[11]_PORT_A_read_enable">EE1_q_a[11]_PORT_A_read_enable</A>, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
<P><A NAME="EE1_q_a[11]_PORT_A_byte_mask">EE1_q_a[11]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[33]">AC2_src_data[33]</A>;
<P><A NAME="EE1_q_a[11]_PORT_A_byte_mask_reg">EE1_q_a[11]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[11]_PORT_A_byte_mask">EE1_q_a[11]_PORT_A_byte_mask</A>, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
<P><A NAME="EE1_q_a[11]_clock_0">EE1_q_a[11]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[11]_clock_enable_0">EE1_q_a[11]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[11]_PORT_A_data_out">EE1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[11]_PORT_A_data_in_reg">EE1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[11]_PORT_A_address_reg">EE1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[11]_PORT_A_write_enable_reg">EE1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[11]_PORT_A_read_enable_reg">EE1_q_a[11]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[11]_PORT_A_byte_mask_reg">EE1_q_a[11]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[11]_clock_0">EE1_q_a[11]_clock_0</A>, , <A HREF="#EE1_q_a[11]_clock_enable_0">EE1_q_a[11]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[11]">EE1_q_a[11]</A> = <A HREF="#EE1_q_a[11]_PORT_A_data_out">EE1_q_a[11]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[12]_PORT_A_data_in">EE1_q_a[12]_PORT_A_data_in</A> = <A HREF="#AC2L35">AC2L35</A>;
<P><A NAME="EE1_q_a[12]_PORT_A_data_in_reg">EE1_q_a[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[12]_PORT_A_data_in">EE1_q_a[12]_PORT_A_data_in</A>, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
<P><A NAME="EE1_q_a[12]_PORT_A_address">EE1_q_a[12]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[12]_PORT_A_address_reg">EE1_q_a[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[12]_PORT_A_address">EE1_q_a[12]_PORT_A_address</A>, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
<P><A NAME="EE1_q_a[12]_PORT_A_write_enable">EE1_q_a[12]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[12]_PORT_A_write_enable_reg">EE1_q_a[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[12]_PORT_A_write_enable">EE1_q_a[12]_PORT_A_write_enable</A>, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
<P><A NAME="EE1_q_a[12]_PORT_A_read_enable">EE1_q_a[12]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[12]_PORT_A_read_enable_reg">EE1_q_a[12]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[12]_PORT_A_read_enable">EE1_q_a[12]_PORT_A_read_enable</A>, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
<P><A NAME="EE1_q_a[12]_PORT_A_byte_mask">EE1_q_a[12]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[33]">AC2_src_data[33]</A>;
<P><A NAME="EE1_q_a[12]_PORT_A_byte_mask_reg">EE1_q_a[12]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[12]_PORT_A_byte_mask">EE1_q_a[12]_PORT_A_byte_mask</A>, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
<P><A NAME="EE1_q_a[12]_clock_0">EE1_q_a[12]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[12]_clock_enable_0">EE1_q_a[12]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[12]_PORT_A_data_out">EE1_q_a[12]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[12]_PORT_A_data_in_reg">EE1_q_a[12]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[12]_PORT_A_address_reg">EE1_q_a[12]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[12]_PORT_A_write_enable_reg">EE1_q_a[12]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[12]_PORT_A_read_enable_reg">EE1_q_a[12]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[12]_PORT_A_byte_mask_reg">EE1_q_a[12]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[12]_clock_0">EE1_q_a[12]_clock_0</A>, , <A HREF="#EE1_q_a[12]_clock_enable_0">EE1_q_a[12]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[12]">EE1_q_a[12]</A> = <A HREF="#EE1_q_a[12]_PORT_A_data_out">EE1_q_a[12]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[13]_PORT_A_data_in">EE1_q_a[13]_PORT_A_data_in</A> = <A HREF="#AC2L36">AC2L36</A>;
<P><A NAME="EE1_q_a[13]_PORT_A_data_in_reg">EE1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[13]_PORT_A_data_in">EE1_q_a[13]_PORT_A_data_in</A>, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
<P><A NAME="EE1_q_a[13]_PORT_A_address">EE1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[13]_PORT_A_address_reg">EE1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[13]_PORT_A_address">EE1_q_a[13]_PORT_A_address</A>, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
<P><A NAME="EE1_q_a[13]_PORT_A_write_enable">EE1_q_a[13]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[13]_PORT_A_write_enable_reg">EE1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[13]_PORT_A_write_enable">EE1_q_a[13]_PORT_A_write_enable</A>, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
<P><A NAME="EE1_q_a[13]_PORT_A_read_enable">EE1_q_a[13]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[13]_PORT_A_read_enable_reg">EE1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[13]_PORT_A_read_enable">EE1_q_a[13]_PORT_A_read_enable</A>, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
<P><A NAME="EE1_q_a[13]_PORT_A_byte_mask">EE1_q_a[13]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[33]">AC2_src_data[33]</A>;
<P><A NAME="EE1_q_a[13]_PORT_A_byte_mask_reg">EE1_q_a[13]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[13]_PORT_A_byte_mask">EE1_q_a[13]_PORT_A_byte_mask</A>, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
<P><A NAME="EE1_q_a[13]_clock_0">EE1_q_a[13]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[13]_clock_enable_0">EE1_q_a[13]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[13]_PORT_A_data_out">EE1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[13]_PORT_A_data_in_reg">EE1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[13]_PORT_A_address_reg">EE1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[13]_PORT_A_write_enable_reg">EE1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[13]_PORT_A_read_enable_reg">EE1_q_a[13]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[13]_PORT_A_byte_mask_reg">EE1_q_a[13]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[13]_clock_0">EE1_q_a[13]_clock_0</A>, , <A HREF="#EE1_q_a[13]_clock_enable_0">EE1_q_a[13]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[13]">EE1_q_a[13]</A> = <A HREF="#EE1_q_a[13]_PORT_A_data_out">EE1_q_a[13]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[14]_PORT_A_data_in">EE1_q_a[14]_PORT_A_data_in</A> = <A HREF="#AC2L37">AC2L37</A>;
<P><A NAME="EE1_q_a[14]_PORT_A_data_in_reg">EE1_q_a[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[14]_PORT_A_data_in">EE1_q_a[14]_PORT_A_data_in</A>, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
<P><A NAME="EE1_q_a[14]_PORT_A_address">EE1_q_a[14]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[14]_PORT_A_address_reg">EE1_q_a[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[14]_PORT_A_address">EE1_q_a[14]_PORT_A_address</A>, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
<P><A NAME="EE1_q_a[14]_PORT_A_write_enable">EE1_q_a[14]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[14]_PORT_A_write_enable_reg">EE1_q_a[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[14]_PORT_A_write_enable">EE1_q_a[14]_PORT_A_write_enable</A>, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
<P><A NAME="EE1_q_a[14]_PORT_A_read_enable">EE1_q_a[14]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[14]_PORT_A_read_enable_reg">EE1_q_a[14]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[14]_PORT_A_read_enable">EE1_q_a[14]_PORT_A_read_enable</A>, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
<P><A NAME="EE1_q_a[14]_PORT_A_byte_mask">EE1_q_a[14]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[33]">AC2_src_data[33]</A>;
<P><A NAME="EE1_q_a[14]_PORT_A_byte_mask_reg">EE1_q_a[14]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[14]_PORT_A_byte_mask">EE1_q_a[14]_PORT_A_byte_mask</A>, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
<P><A NAME="EE1_q_a[14]_clock_0">EE1_q_a[14]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[14]_clock_enable_0">EE1_q_a[14]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[14]_PORT_A_data_out">EE1_q_a[14]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[14]_PORT_A_data_in_reg">EE1_q_a[14]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[14]_PORT_A_address_reg">EE1_q_a[14]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[14]_PORT_A_write_enable_reg">EE1_q_a[14]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[14]_PORT_A_read_enable_reg">EE1_q_a[14]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[14]_PORT_A_byte_mask_reg">EE1_q_a[14]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[14]_clock_0">EE1_q_a[14]_clock_0</A>, , <A HREF="#EE1_q_a[14]_clock_enable_0">EE1_q_a[14]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[14]">EE1_q_a[14]</A> = <A HREF="#EE1_q_a[14]_PORT_A_data_out">EE1_q_a[14]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[15]_PORT_A_data_in">EE1_q_a[15]_PORT_A_data_in</A> = <A HREF="#AC2L38">AC2L38</A>;
<P><A NAME="EE1_q_a[15]_PORT_A_data_in_reg">EE1_q_a[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[15]_PORT_A_data_in">EE1_q_a[15]_PORT_A_data_in</A>, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
<P><A NAME="EE1_q_a[15]_PORT_A_address">EE1_q_a[15]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[15]_PORT_A_address_reg">EE1_q_a[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[15]_PORT_A_address">EE1_q_a[15]_PORT_A_address</A>, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
<P><A NAME="EE1_q_a[15]_PORT_A_write_enable">EE1_q_a[15]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[15]_PORT_A_write_enable_reg">EE1_q_a[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[15]_PORT_A_write_enable">EE1_q_a[15]_PORT_A_write_enable</A>, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
<P><A NAME="EE1_q_a[15]_PORT_A_read_enable">EE1_q_a[15]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[15]_PORT_A_read_enable_reg">EE1_q_a[15]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[15]_PORT_A_read_enable">EE1_q_a[15]_PORT_A_read_enable</A>, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
<P><A NAME="EE1_q_a[15]_PORT_A_byte_mask">EE1_q_a[15]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[33]">AC2_src_data[33]</A>;
<P><A NAME="EE1_q_a[15]_PORT_A_byte_mask_reg">EE1_q_a[15]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[15]_PORT_A_byte_mask">EE1_q_a[15]_PORT_A_byte_mask</A>, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
<P><A NAME="EE1_q_a[15]_clock_0">EE1_q_a[15]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[15]_clock_enable_0">EE1_q_a[15]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[15]_PORT_A_data_out">EE1_q_a[15]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[15]_PORT_A_data_in_reg">EE1_q_a[15]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[15]_PORT_A_address_reg">EE1_q_a[15]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[15]_PORT_A_write_enable_reg">EE1_q_a[15]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[15]_PORT_A_read_enable_reg">EE1_q_a[15]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[15]_PORT_A_byte_mask_reg">EE1_q_a[15]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[15]_clock_0">EE1_q_a[15]_clock_0</A>, , <A HREF="#EE1_q_a[15]_clock_enable_0">EE1_q_a[15]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[15]">EE1_q_a[15]</A> = <A HREF="#EE1_q_a[15]_PORT_A_data_out">EE1_q_a[15]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[16]_PORT_A_data_in">EE1_q_a[16]_PORT_A_data_in</A> = <A HREF="#AC2L39">AC2L39</A>;
<P><A NAME="EE1_q_a[16]_PORT_A_data_in_reg">EE1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[16]_PORT_A_data_in">EE1_q_a[16]_PORT_A_data_in</A>, EE1_q_a[16]_clock_0, , , EE1_q_a[16]_clock_enable_0);
<P><A NAME="EE1_q_a[16]_PORT_A_address">EE1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[16]_PORT_A_address_reg">EE1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[16]_PORT_A_address">EE1_q_a[16]_PORT_A_address</A>, EE1_q_a[16]_clock_0, , , EE1_q_a[16]_clock_enable_0);
<P><A NAME="EE1_q_a[16]_PORT_A_write_enable">EE1_q_a[16]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[16]_PORT_A_write_enable_reg">EE1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[16]_PORT_A_write_enable">EE1_q_a[16]_PORT_A_write_enable</A>, EE1_q_a[16]_clock_0, , , EE1_q_a[16]_clock_enable_0);
<P><A NAME="EE1_q_a[16]_PORT_A_read_enable">EE1_q_a[16]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[16]_PORT_A_read_enable_reg">EE1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[16]_PORT_A_read_enable">EE1_q_a[16]_PORT_A_read_enable</A>, EE1_q_a[16]_clock_0, , , EE1_q_a[16]_clock_enable_0);
<P><A NAME="EE1_q_a[16]_PORT_A_byte_mask">EE1_q_a[16]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[34]">AC2_src_data[34]</A>;
<P><A NAME="EE1_q_a[16]_PORT_A_byte_mask_reg">EE1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[16]_PORT_A_byte_mask">EE1_q_a[16]_PORT_A_byte_mask</A>, EE1_q_a[16]_clock_0, , , EE1_q_a[16]_clock_enable_0);
<P><A NAME="EE1_q_a[16]_clock_0">EE1_q_a[16]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[16]_clock_enable_0">EE1_q_a[16]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[16]_PORT_A_data_out">EE1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[16]_PORT_A_data_in_reg">EE1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[16]_PORT_A_address_reg">EE1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[16]_PORT_A_write_enable_reg">EE1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[16]_PORT_A_read_enable_reg">EE1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[16]_PORT_A_byte_mask_reg">EE1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[16]_clock_0">EE1_q_a[16]_clock_0</A>, , <A HREF="#EE1_q_a[16]_clock_enable_0">EE1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[16]">EE1_q_a[16]</A> = <A HREF="#EE1_q_a[16]_PORT_A_data_out">EE1_q_a[16]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[5]_PORT_A_data_in">EE1_q_a[5]_PORT_A_data_in</A> = <A HREF="#AC2L40">AC2L40</A>;
<P><A NAME="EE1_q_a[5]_PORT_A_data_in_reg">EE1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[5]_PORT_A_data_in">EE1_q_a[5]_PORT_A_data_in</A>, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
<P><A NAME="EE1_q_a[5]_PORT_A_address">EE1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[5]_PORT_A_address_reg">EE1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[5]_PORT_A_address">EE1_q_a[5]_PORT_A_address</A>, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
<P><A NAME="EE1_q_a[5]_PORT_A_write_enable">EE1_q_a[5]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[5]_PORT_A_write_enable_reg">EE1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[5]_PORT_A_write_enable">EE1_q_a[5]_PORT_A_write_enable</A>, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
<P><A NAME="EE1_q_a[5]_PORT_A_read_enable">EE1_q_a[5]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[5]_PORT_A_read_enable_reg">EE1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[5]_PORT_A_read_enable">EE1_q_a[5]_PORT_A_read_enable</A>, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
<P><A NAME="EE1_q_a[5]_PORT_A_byte_mask">EE1_q_a[5]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[32]">AC2_src_data[32]</A>;
<P><A NAME="EE1_q_a[5]_PORT_A_byte_mask_reg">EE1_q_a[5]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[5]_PORT_A_byte_mask">EE1_q_a[5]_PORT_A_byte_mask</A>, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
<P><A NAME="EE1_q_a[5]_clock_0">EE1_q_a[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[5]_clock_enable_0">EE1_q_a[5]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[5]_PORT_A_data_out">EE1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[5]_PORT_A_data_in_reg">EE1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[5]_PORT_A_address_reg">EE1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[5]_PORT_A_write_enable_reg">EE1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[5]_PORT_A_read_enable_reg">EE1_q_a[5]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[5]_PORT_A_byte_mask_reg">EE1_q_a[5]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[5]_clock_0">EE1_q_a[5]_clock_0</A>, , <A HREF="#EE1_q_a[5]_clock_enable_0">EE1_q_a[5]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[5]">EE1_q_a[5]</A> = <A HREF="#EE1_q_a[5]_PORT_A_data_out">EE1_q_a[5]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = <A HREF="#AC2L41">AC2L41</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[33]">AC2_src_data[33]</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[8]">EE1_q_a[8]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[0];


<P> --YC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[2]">YC1_F_pc[2]</A> = DFFEAS(<A HREF="#YC1L62">YC1L62</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L2">YC1L2</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --YC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[27]">YC1_D_iw[27]</A> = DFFEAS(<A HREF="#YC1L617">YC1L617</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[28]">YC1_D_iw[28]</A> = DFFEAS(<A HREF="#YC1L618">YC1L618</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[29]">YC1_D_iw[29]</A> = DFFEAS(<A HREF="#YC1L619">YC1L619</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[30]">YC1_D_iw[30]</A> = DFFEAS(<A HREF="#YC1L620">YC1L620</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --YC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[31]">YC1_D_iw[31]</A> = DFFEAS(<A HREF="#YC1L621">YC1L621</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  , <A HREF="#YC1L982">YC1L982</A>,  );


<P> --EE1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[10]_PORT_A_data_in">EE1_q_a[10]_PORT_A_data_in</A> = <A HREF="#AC2L42">AC2L42</A>;
<P><A NAME="EE1_q_a[10]_PORT_A_data_in_reg">EE1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[10]_PORT_A_data_in">EE1_q_a[10]_PORT_A_data_in</A>, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
<P><A NAME="EE1_q_a[10]_PORT_A_address">EE1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[10]_PORT_A_address_reg">EE1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[10]_PORT_A_address">EE1_q_a[10]_PORT_A_address</A>, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
<P><A NAME="EE1_q_a[10]_PORT_A_write_enable">EE1_q_a[10]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[10]_PORT_A_write_enable_reg">EE1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[10]_PORT_A_write_enable">EE1_q_a[10]_PORT_A_write_enable</A>, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
<P><A NAME="EE1_q_a[10]_PORT_A_read_enable">EE1_q_a[10]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[10]_PORT_A_read_enable_reg">EE1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[10]_PORT_A_read_enable">EE1_q_a[10]_PORT_A_read_enable</A>, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
<P><A NAME="EE1_q_a[10]_PORT_A_byte_mask">EE1_q_a[10]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[33]">AC2_src_data[33]</A>;
<P><A NAME="EE1_q_a[10]_PORT_A_byte_mask_reg">EE1_q_a[10]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[10]_PORT_A_byte_mask">EE1_q_a[10]_PORT_A_byte_mask</A>, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
<P><A NAME="EE1_q_a[10]_clock_0">EE1_q_a[10]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[10]_clock_enable_0">EE1_q_a[10]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[10]_PORT_A_data_out">EE1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[10]_PORT_A_data_in_reg">EE1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[10]_PORT_A_address_reg">EE1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[10]_PORT_A_write_enable_reg">EE1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[10]_PORT_A_read_enable_reg">EE1_q_a[10]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[10]_PORT_A_byte_mask_reg">EE1_q_a[10]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[10]_clock_0">EE1_q_a[10]_clock_0</A>, , <A HREF="#EE1_q_a[10]_clock_enable_0">EE1_q_a[10]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[10]">EE1_q_a[10]</A> = <A HREF="#EE1_q_a[10]_PORT_A_data_out">EE1_q_a[10]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[18]_PORT_A_data_in">EE1_q_a[18]_PORT_A_data_in</A> = <A HREF="#AC2L43">AC2L43</A>;
<P><A NAME="EE1_q_a[18]_PORT_A_data_in_reg">EE1_q_a[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[18]_PORT_A_data_in">EE1_q_a[18]_PORT_A_data_in</A>, EE1_q_a[18]_clock_0, , , EE1_q_a[18]_clock_enable_0);
<P><A NAME="EE1_q_a[18]_PORT_A_address">EE1_q_a[18]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[18]_PORT_A_address_reg">EE1_q_a[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[18]_PORT_A_address">EE1_q_a[18]_PORT_A_address</A>, EE1_q_a[18]_clock_0, , , EE1_q_a[18]_clock_enable_0);
<P><A NAME="EE1_q_a[18]_PORT_A_write_enable">EE1_q_a[18]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[18]_PORT_A_write_enable_reg">EE1_q_a[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[18]_PORT_A_write_enable">EE1_q_a[18]_PORT_A_write_enable</A>, EE1_q_a[18]_clock_0, , , EE1_q_a[18]_clock_enable_0);
<P><A NAME="EE1_q_a[18]_PORT_A_read_enable">EE1_q_a[18]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[18]_PORT_A_read_enable_reg">EE1_q_a[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[18]_PORT_A_read_enable">EE1_q_a[18]_PORT_A_read_enable</A>, EE1_q_a[18]_clock_0, , , EE1_q_a[18]_clock_enable_0);
<P><A NAME="EE1_q_a[18]_PORT_A_byte_mask">EE1_q_a[18]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[34]">AC2_src_data[34]</A>;
<P><A NAME="EE1_q_a[18]_PORT_A_byte_mask_reg">EE1_q_a[18]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[18]_PORT_A_byte_mask">EE1_q_a[18]_PORT_A_byte_mask</A>, EE1_q_a[18]_clock_0, , , EE1_q_a[18]_clock_enable_0);
<P><A NAME="EE1_q_a[18]_clock_0">EE1_q_a[18]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[18]_clock_enable_0">EE1_q_a[18]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[18]_PORT_A_data_out">EE1_q_a[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[18]_PORT_A_data_in_reg">EE1_q_a[18]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[18]_PORT_A_address_reg">EE1_q_a[18]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[18]_PORT_A_write_enable_reg">EE1_q_a[18]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[18]_PORT_A_read_enable_reg">EE1_q_a[18]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[18]_PORT_A_byte_mask_reg">EE1_q_a[18]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[18]_clock_0">EE1_q_a[18]_clock_0</A>, , <A HREF="#EE1_q_a[18]_clock_enable_0">EE1_q_a[18]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[18]">EE1_q_a[18]</A> = <A HREF="#EE1_q_a[18]_PORT_A_data_out">EE1_q_a[18]_PORT_A_data_out</A>[0];


<P> --YC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[7]">YC1_F_pc[7]</A> = DFFEAS(<A HREF="#YC1L74">YC1L74</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L14">YC1L14</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --YC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[6]">YC1_F_pc[6]</A> = DFFEAS(<A HREF="#YC1L78">YC1L78</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L18">YC1L18</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --YC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[5]">YC1_F_pc[5]</A> = DFFEAS(<A HREF="#YC1L82">YC1L82</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L22">YC1L22</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --EE1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[9]_PORT_A_data_in">EE1_q_a[9]_PORT_A_data_in</A> = <A HREF="#AC2L44">AC2L44</A>;
<P><A NAME="EE1_q_a[9]_PORT_A_data_in_reg">EE1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[9]_PORT_A_data_in">EE1_q_a[9]_PORT_A_data_in</A>, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
<P><A NAME="EE1_q_a[9]_PORT_A_address">EE1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[9]_PORT_A_address_reg">EE1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[9]_PORT_A_address">EE1_q_a[9]_PORT_A_address</A>, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
<P><A NAME="EE1_q_a[9]_PORT_A_write_enable">EE1_q_a[9]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[9]_PORT_A_write_enable_reg">EE1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[9]_PORT_A_write_enable">EE1_q_a[9]_PORT_A_write_enable</A>, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
<P><A NAME="EE1_q_a[9]_PORT_A_read_enable">EE1_q_a[9]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[9]_PORT_A_read_enable_reg">EE1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[9]_PORT_A_read_enable">EE1_q_a[9]_PORT_A_read_enable</A>, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
<P><A NAME="EE1_q_a[9]_PORT_A_byte_mask">EE1_q_a[9]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[33]">AC2_src_data[33]</A>;
<P><A NAME="EE1_q_a[9]_PORT_A_byte_mask_reg">EE1_q_a[9]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[9]_PORT_A_byte_mask">EE1_q_a[9]_PORT_A_byte_mask</A>, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
<P><A NAME="EE1_q_a[9]_clock_0">EE1_q_a[9]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[9]_clock_enable_0">EE1_q_a[9]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[9]_PORT_A_data_out">EE1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[9]_PORT_A_data_in_reg">EE1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[9]_PORT_A_address_reg">EE1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[9]_PORT_A_write_enable_reg">EE1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[9]_PORT_A_read_enable_reg">EE1_q_a[9]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[9]_PORT_A_byte_mask_reg">EE1_q_a[9]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[9]_clock_0">EE1_q_a[9]_clock_0</A>, , <A HREF="#EE1_q_a[9]_clock_enable_0">EE1_q_a[9]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[9]">EE1_q_a[9]</A> = <A HREF="#EE1_q_a[9]_PORT_A_data_out">EE1_q_a[9]_PORT_A_data_out</A>[0];


<P> --YC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[4]">YC1_F_pc[4]</A> = DFFEAS(<A HREF="#YC1L90">YC1L90</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L30">YC1L30</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --EE1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[17]_PORT_A_data_in">EE1_q_a[17]_PORT_A_data_in</A> = <A HREF="#AC2L45">AC2L45</A>;
<P><A NAME="EE1_q_a[17]_PORT_A_data_in_reg">EE1_q_a[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[17]_PORT_A_data_in">EE1_q_a[17]_PORT_A_data_in</A>, EE1_q_a[17]_clock_0, , , EE1_q_a[17]_clock_enable_0);
<P><A NAME="EE1_q_a[17]_PORT_A_address">EE1_q_a[17]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[17]_PORT_A_address_reg">EE1_q_a[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[17]_PORT_A_address">EE1_q_a[17]_PORT_A_address</A>, EE1_q_a[17]_clock_0, , , EE1_q_a[17]_clock_enable_0);
<P><A NAME="EE1_q_a[17]_PORT_A_write_enable">EE1_q_a[17]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[17]_PORT_A_write_enable_reg">EE1_q_a[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[17]_PORT_A_write_enable">EE1_q_a[17]_PORT_A_write_enable</A>, EE1_q_a[17]_clock_0, , , EE1_q_a[17]_clock_enable_0);
<P><A NAME="EE1_q_a[17]_PORT_A_read_enable">EE1_q_a[17]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[17]_PORT_A_read_enable_reg">EE1_q_a[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[17]_PORT_A_read_enable">EE1_q_a[17]_PORT_A_read_enable</A>, EE1_q_a[17]_clock_0, , , EE1_q_a[17]_clock_enable_0);
<P><A NAME="EE1_q_a[17]_PORT_A_byte_mask">EE1_q_a[17]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[34]">AC2_src_data[34]</A>;
<P><A NAME="EE1_q_a[17]_PORT_A_byte_mask_reg">EE1_q_a[17]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[17]_PORT_A_byte_mask">EE1_q_a[17]_PORT_A_byte_mask</A>, EE1_q_a[17]_clock_0, , , EE1_q_a[17]_clock_enable_0);
<P><A NAME="EE1_q_a[17]_clock_0">EE1_q_a[17]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[17]_clock_enable_0">EE1_q_a[17]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[17]_PORT_A_data_out">EE1_q_a[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[17]_PORT_A_data_in_reg">EE1_q_a[17]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[17]_PORT_A_address_reg">EE1_q_a[17]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[17]_PORT_A_write_enable_reg">EE1_q_a[17]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[17]_PORT_A_read_enable_reg">EE1_q_a[17]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[17]_PORT_A_byte_mask_reg">EE1_q_a[17]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[17]_clock_0">EE1_q_a[17]_clock_0</A>, , <A HREF="#EE1_q_a[17]_clock_enable_0">EE1_q_a[17]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[17]">EE1_q_a[17]</A> = <A HREF="#EE1_q_a[17]_PORT_A_data_out">EE1_q_a[17]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[19]_PORT_A_data_in">EE1_q_a[19]_PORT_A_data_in</A> = <A HREF="#AC2L46">AC2L46</A>;
<P><A NAME="EE1_q_a[19]_PORT_A_data_in_reg">EE1_q_a[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[19]_PORT_A_data_in">EE1_q_a[19]_PORT_A_data_in</A>, EE1_q_a[19]_clock_0, , , EE1_q_a[19]_clock_enable_0);
<P><A NAME="EE1_q_a[19]_PORT_A_address">EE1_q_a[19]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[19]_PORT_A_address_reg">EE1_q_a[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[19]_PORT_A_address">EE1_q_a[19]_PORT_A_address</A>, EE1_q_a[19]_clock_0, , , EE1_q_a[19]_clock_enable_0);
<P><A NAME="EE1_q_a[19]_PORT_A_write_enable">EE1_q_a[19]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[19]_PORT_A_write_enable_reg">EE1_q_a[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[19]_PORT_A_write_enable">EE1_q_a[19]_PORT_A_write_enable</A>, EE1_q_a[19]_clock_0, , , EE1_q_a[19]_clock_enable_0);
<P><A NAME="EE1_q_a[19]_PORT_A_read_enable">EE1_q_a[19]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[19]_PORT_A_read_enable_reg">EE1_q_a[19]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[19]_PORT_A_read_enable">EE1_q_a[19]_PORT_A_read_enable</A>, EE1_q_a[19]_clock_0, , , EE1_q_a[19]_clock_enable_0);
<P><A NAME="EE1_q_a[19]_PORT_A_byte_mask">EE1_q_a[19]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[34]">AC2_src_data[34]</A>;
<P><A NAME="EE1_q_a[19]_PORT_A_byte_mask_reg">EE1_q_a[19]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[19]_PORT_A_byte_mask">EE1_q_a[19]_PORT_A_byte_mask</A>, EE1_q_a[19]_clock_0, , , EE1_q_a[19]_clock_enable_0);
<P><A NAME="EE1_q_a[19]_clock_0">EE1_q_a[19]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[19]_clock_enable_0">EE1_q_a[19]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[19]_PORT_A_data_out">EE1_q_a[19]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[19]_PORT_A_data_in_reg">EE1_q_a[19]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[19]_PORT_A_address_reg">EE1_q_a[19]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[19]_PORT_A_write_enable_reg">EE1_q_a[19]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[19]_PORT_A_read_enable_reg">EE1_q_a[19]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[19]_PORT_A_byte_mask_reg">EE1_q_a[19]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[19]_clock_0">EE1_q_a[19]_clock_0</A>, , <A HREF="#EE1_q_a[19]_clock_enable_0">EE1_q_a[19]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[19]">EE1_q_a[19]</A> = <A HREF="#EE1_q_a[19]_PORT_A_data_out">EE1_q_a[19]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[20]_PORT_A_data_in">EE1_q_a[20]_PORT_A_data_in</A> = <A HREF="#AC2L47">AC2L47</A>;
<P><A NAME="EE1_q_a[20]_PORT_A_data_in_reg">EE1_q_a[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[20]_PORT_A_data_in">EE1_q_a[20]_PORT_A_data_in</A>, EE1_q_a[20]_clock_0, , , EE1_q_a[20]_clock_enable_0);
<P><A NAME="EE1_q_a[20]_PORT_A_address">EE1_q_a[20]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[20]_PORT_A_address_reg">EE1_q_a[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[20]_PORT_A_address">EE1_q_a[20]_PORT_A_address</A>, EE1_q_a[20]_clock_0, , , EE1_q_a[20]_clock_enable_0);
<P><A NAME="EE1_q_a[20]_PORT_A_write_enable">EE1_q_a[20]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[20]_PORT_A_write_enable_reg">EE1_q_a[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[20]_PORT_A_write_enable">EE1_q_a[20]_PORT_A_write_enable</A>, EE1_q_a[20]_clock_0, , , EE1_q_a[20]_clock_enable_0);
<P><A NAME="EE1_q_a[20]_PORT_A_read_enable">EE1_q_a[20]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[20]_PORT_A_read_enable_reg">EE1_q_a[20]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[20]_PORT_A_read_enable">EE1_q_a[20]_PORT_A_read_enable</A>, EE1_q_a[20]_clock_0, , , EE1_q_a[20]_clock_enable_0);
<P><A NAME="EE1_q_a[20]_PORT_A_byte_mask">EE1_q_a[20]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[34]">AC2_src_data[34]</A>;
<P><A NAME="EE1_q_a[20]_PORT_A_byte_mask_reg">EE1_q_a[20]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[20]_PORT_A_byte_mask">EE1_q_a[20]_PORT_A_byte_mask</A>, EE1_q_a[20]_clock_0, , , EE1_q_a[20]_clock_enable_0);
<P><A NAME="EE1_q_a[20]_clock_0">EE1_q_a[20]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[20]_clock_enable_0">EE1_q_a[20]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[20]_PORT_A_data_out">EE1_q_a[20]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[20]_PORT_A_data_in_reg">EE1_q_a[20]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[20]_PORT_A_address_reg">EE1_q_a[20]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[20]_PORT_A_write_enable_reg">EE1_q_a[20]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[20]_PORT_A_read_enable_reg">EE1_q_a[20]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[20]_PORT_A_byte_mask_reg">EE1_q_a[20]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[20]_clock_0">EE1_q_a[20]_clock_0</A>, , <A HREF="#EE1_q_a[20]_clock_enable_0">EE1_q_a[20]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[20]">EE1_q_a[20]</A> = <A HREF="#EE1_q_a[20]_PORT_A_data_out">EE1_q_a[20]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[21]_PORT_A_data_in">EE1_q_a[21]_PORT_A_data_in</A> = <A HREF="#AC2L48">AC2L48</A>;
<P><A NAME="EE1_q_a[21]_PORT_A_data_in_reg">EE1_q_a[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[21]_PORT_A_data_in">EE1_q_a[21]_PORT_A_data_in</A>, EE1_q_a[21]_clock_0, , , EE1_q_a[21]_clock_enable_0);
<P><A NAME="EE1_q_a[21]_PORT_A_address">EE1_q_a[21]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[21]_PORT_A_address_reg">EE1_q_a[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[21]_PORT_A_address">EE1_q_a[21]_PORT_A_address</A>, EE1_q_a[21]_clock_0, , , EE1_q_a[21]_clock_enable_0);
<P><A NAME="EE1_q_a[21]_PORT_A_write_enable">EE1_q_a[21]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[21]_PORT_A_write_enable_reg">EE1_q_a[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[21]_PORT_A_write_enable">EE1_q_a[21]_PORT_A_write_enable</A>, EE1_q_a[21]_clock_0, , , EE1_q_a[21]_clock_enable_0);
<P><A NAME="EE1_q_a[21]_PORT_A_read_enable">EE1_q_a[21]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[21]_PORT_A_read_enable_reg">EE1_q_a[21]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[21]_PORT_A_read_enable">EE1_q_a[21]_PORT_A_read_enable</A>, EE1_q_a[21]_clock_0, , , EE1_q_a[21]_clock_enable_0);
<P><A NAME="EE1_q_a[21]_PORT_A_byte_mask">EE1_q_a[21]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[34]">AC2_src_data[34]</A>;
<P><A NAME="EE1_q_a[21]_PORT_A_byte_mask_reg">EE1_q_a[21]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[21]_PORT_A_byte_mask">EE1_q_a[21]_PORT_A_byte_mask</A>, EE1_q_a[21]_clock_0, , , EE1_q_a[21]_clock_enable_0);
<P><A NAME="EE1_q_a[21]_clock_0">EE1_q_a[21]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[21]_clock_enable_0">EE1_q_a[21]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[21]_PORT_A_data_out">EE1_q_a[21]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[21]_PORT_A_data_in_reg">EE1_q_a[21]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[21]_PORT_A_address_reg">EE1_q_a[21]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[21]_PORT_A_write_enable_reg">EE1_q_a[21]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[21]_PORT_A_read_enable_reg">EE1_q_a[21]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[21]_PORT_A_byte_mask_reg">EE1_q_a[21]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[21]_clock_0">EE1_q_a[21]_clock_0</A>, , <A HREF="#EE1_q_a[21]_clock_enable_0">EE1_q_a[21]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[21]">EE1_q_a[21]</A> = <A HREF="#EE1_q_a[21]_PORT_A_data_out">EE1_q_a[21]_PORT_A_data_out</A>[0];


<P> --YC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[18]">YC1_E_shift_rot_result[18]</A> = DFFEAS(<A HREF="#YC1L450">YC1L450</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[18]">YC1_E_src1[18]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --EE1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[6]_PORT_A_data_in">EE1_q_a[6]_PORT_A_data_in</A> = <A HREF="#AC2L49">AC2L49</A>;
<P><A NAME="EE1_q_a[6]_PORT_A_data_in_reg">EE1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[6]_PORT_A_data_in">EE1_q_a[6]_PORT_A_data_in</A>, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
<P><A NAME="EE1_q_a[6]_PORT_A_address">EE1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[6]_PORT_A_address_reg">EE1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[6]_PORT_A_address">EE1_q_a[6]_PORT_A_address</A>, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
<P><A NAME="EE1_q_a[6]_PORT_A_write_enable">EE1_q_a[6]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[6]_PORT_A_write_enable_reg">EE1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[6]_PORT_A_write_enable">EE1_q_a[6]_PORT_A_write_enable</A>, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
<P><A NAME="EE1_q_a[6]_PORT_A_read_enable">EE1_q_a[6]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[6]_PORT_A_read_enable_reg">EE1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[6]_PORT_A_read_enable">EE1_q_a[6]_PORT_A_read_enable</A>, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
<P><A NAME="EE1_q_a[6]_PORT_A_byte_mask">EE1_q_a[6]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[32]">AC2_src_data[32]</A>;
<P><A NAME="EE1_q_a[6]_PORT_A_byte_mask_reg">EE1_q_a[6]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[6]_PORT_A_byte_mask">EE1_q_a[6]_PORT_A_byte_mask</A>, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
<P><A NAME="EE1_q_a[6]_clock_0">EE1_q_a[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[6]_clock_enable_0">EE1_q_a[6]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[6]_PORT_A_data_out">EE1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[6]_PORT_A_data_in_reg">EE1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[6]_PORT_A_address_reg">EE1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[6]_PORT_A_write_enable_reg">EE1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[6]_PORT_A_read_enable_reg">EE1_q_a[6]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[6]_PORT_A_byte_mask_reg">EE1_q_a[6]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[6]_clock_0">EE1_q_a[6]_clock_0</A>, , <A HREF="#EE1_q_a[6]_clock_enable_0">EE1_q_a[6]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[6]">EE1_q_a[6]</A> = <A HREF="#EE1_q_a[6]_PORT_A_data_out">EE1_q_a[6]_PORT_A_data_out</A>[0];


<P> --YC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[0]">YC1_F_pc[0]</A> = DFFEAS(<A HREF="#YC1L114">YC1L114</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L54">YC1L54</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --YC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[1]">YC1_F_pc[1]</A> = DFFEAS(<A HREF="#YC1L118">YC1L118</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>, <A HREF="#YC1L58">YC1L58</A>,  , !<A HREF="#YC1L640">YC1L640</A>, <A HREF="#YC1L641">YC1L641</A>);


<P> --EE1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[7]_PORT_A_data_in">EE1_q_a[7]_PORT_A_data_in</A> = <A HREF="#AC2L50">AC2L50</A>;
<P><A NAME="EE1_q_a[7]_PORT_A_data_in_reg">EE1_q_a[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[7]_PORT_A_data_in">EE1_q_a[7]_PORT_A_data_in</A>, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
<P><A NAME="EE1_q_a[7]_PORT_A_address">EE1_q_a[7]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[7]_PORT_A_address_reg">EE1_q_a[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[7]_PORT_A_address">EE1_q_a[7]_PORT_A_address</A>, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
<P><A NAME="EE1_q_a[7]_PORT_A_write_enable">EE1_q_a[7]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[7]_PORT_A_write_enable_reg">EE1_q_a[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[7]_PORT_A_write_enable">EE1_q_a[7]_PORT_A_write_enable</A>, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
<P><A NAME="EE1_q_a[7]_PORT_A_read_enable">EE1_q_a[7]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[7]_PORT_A_read_enable_reg">EE1_q_a[7]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[7]_PORT_A_read_enable">EE1_q_a[7]_PORT_A_read_enable</A>, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
<P><A NAME="EE1_q_a[7]_PORT_A_byte_mask">EE1_q_a[7]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[32]">AC2_src_data[32]</A>;
<P><A NAME="EE1_q_a[7]_PORT_A_byte_mask_reg">EE1_q_a[7]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[7]_PORT_A_byte_mask">EE1_q_a[7]_PORT_A_byte_mask</A>, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
<P><A NAME="EE1_q_a[7]_clock_0">EE1_q_a[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[7]_clock_enable_0">EE1_q_a[7]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[7]_PORT_A_data_out">EE1_q_a[7]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[7]_PORT_A_data_in_reg">EE1_q_a[7]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[7]_PORT_A_address_reg">EE1_q_a[7]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[7]_PORT_A_write_enable_reg">EE1_q_a[7]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[7]_PORT_A_read_enable_reg">EE1_q_a[7]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[7]_PORT_A_byte_mask_reg">EE1_q_a[7]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[7]_clock_0">EE1_q_a[7]_clock_0</A>, , <A HREF="#EE1_q_a[7]_clock_enable_0">EE1_q_a[7]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[7]">EE1_q_a[7]</A> = <A HREF="#EE1_q_a[7]_PORT_A_data_out">EE1_q_a[7]_PORT_A_data_out</A>[0];


<P> --T1_avalon_readdata[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[1]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[1]">T1_avalon_readdata[1]</A> = DFFEAS(<A HREF="#GE1_q_a[1]">GE1_q_a[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[1]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[1]">TB1_data_reg[1]</A> = DFFEAS(<A HREF="#TB1L21">TB1L21</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --UB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[1]">UB1_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#V1_ien_AE">V1_ien_AE</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_q_b[1]">MB2_q_b[1]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --T1_avalon_readdata[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[2]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[2]">T1_avalon_readdata[2]</A> = DFFEAS(<A HREF="#GE1_q_a[2]">GE1_q_a[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[2]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[2]">TB1_data_reg[2]</A> = DFFEAS(<A HREF="#TB1L22">TB1L22</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --UB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[2]">UB1_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#A1L57">A1L57</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_q_b[2]">MB2_q_b[2]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --T1_avalon_readdata[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[3]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[3]">T1_avalon_readdata[3]</A> = DFFEAS(<A HREF="#GE1_q_a[3]">GE1_q_a[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[3]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[3]">TB1_data_reg[3]</A> = DFFEAS(<A HREF="#TB1L23">TB1L23</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --UB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[3]">UB1_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#A1L57">A1L57</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_q_b[3]">MB2_q_b[3]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --T1_avalon_readdata[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[4]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[4]">T1_avalon_readdata[4]</A> = DFFEAS(<A HREF="#GE1_q_a[4]">GE1_q_a[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[4]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[4]">TB1_data_reg[4]</A> = DFFEAS(<A HREF="#TB1L24">TB1L24</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --UB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[4]">UB1_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#A1L57">A1L57</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_q_b[4]">MB2_q_b[4]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --T1_avalon_readdata[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[5]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[5]">T1_avalon_readdata[5]</A> = DFFEAS(<A HREF="#GE1_q_a[5]">GE1_q_a[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[5]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[5]">TB1_data_reg[5]</A> = DFFEAS(<A HREF="#TB1L25">TB1L25</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --UB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[5]">UB1_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#A1L57">A1L57</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_q_b[5]">MB2_q_b[5]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --T1_avalon_readdata[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[6]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[6]">T1_avalon_readdata[6]</A> = DFFEAS(<A HREF="#GE1_q_a[6]">GE1_q_a[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[6]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[6]">TB1_data_reg[6]</A> = DFFEAS(<A HREF="#TB1L26">TB1L26</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --UB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[6]">UB1_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#A1L57">A1L57</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_q_b[6]">MB2_q_b[6]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --T1_avalon_readdata[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[7]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[7]">T1_avalon_readdata[7]</A> = DFFEAS(<A HREF="#GE1_q_a[7]">GE1_q_a[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[7]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[7]">TB1_data_reg[7]</A> = DFFEAS(<A HREF="#TB1L27">TB1L27</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --UB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[7]">UB1_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#A1L57">A1L57</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_q_b[7]">MB2_q_b[7]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --T1_avalon_readdata[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[8]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[8]">T1_avalon_readdata[8]</A> = DFFEAS(<A HREF="#GE1_q_a[8]">GE1_q_a[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[8]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[8]">TB1_data_reg[8]</A> = DFFEAS(<A HREF="#TB1L28">TB1L28</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --BD1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
<P> --register power-up is low

<P><A NAME="BD1_readdata[4]">BD1_readdata[4]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[4]">DE1_q_a[4]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
<P> --register power-up is low

<P><A NAME="BD1_readdata[2]">BD1_readdata[2]</A> = DFFEAS(<A HREF="#BD1L53">BD1L53</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[2]">DE1_q_a[2]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
<P> --register power-up is low

<P><A NAME="BD1_readdata[3]">BD1_readdata[3]</A> = DFFEAS(<A HREF="#BD1L54">BD1L54</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[3]">DE1_q_a[3]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --T1_avalon_readdata[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[9]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[9]">T1_avalon_readdata[9]</A> = DFFEAS(<A HREF="#GE1_q_a[9]">GE1_q_a[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[9]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[9]">TB1_data_reg[9]</A> = DFFEAS(<A HREF="#TB1L29">TB1L29</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --MB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB1_q_b[7]_PORT_A_data_in">MB1_q_b[7]_PORT_A_data_in</A> = <A HREF="#YC1_d_writedata[7]">YC1_d_writedata[7]</A>;
<P><A NAME="MB1_q_b[7]_PORT_A_data_in_reg">MB1_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB1_q_b[7]_PORT_A_data_in">MB1_q_b[7]_PORT_A_data_in</A>, MB1_q_b[7]_clock_0, , , );
<P><A NAME="MB1_q_b[7]_PORT_A_address">MB1_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A>, <A HREF="#NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A>, <A HREF="#NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A>, <A HREF="#NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A>, <A HREF="#NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A>, <A HREF="#NB2_counter_reg_bit[5]">NB2_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[7]_PORT_A_address_reg">MB1_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB1_q_b[7]_PORT_A_address">MB1_q_b[7]_PORT_A_address</A>, MB1_q_b[7]_clock_0, , , );
<P><A NAME="MB1_q_b[7]_PORT_B_address">MB1_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A>, <A HREF="#NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A>, <A HREF="#NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A>, <A HREF="#NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A>, <A HREF="#NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A>, <A HREF="#NB1_counter_reg_bit[5]">NB1_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[7]_PORT_B_address_reg">MB1_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB1_q_b[7]_PORT_B_address">MB1_q_b[7]_PORT_B_address</A>, MB1_q_b[7]_clock_1, , , MB1_q_b[7]_clock_enable_1);
<P><A NAME="MB1_q_b[7]_PORT_A_write_enable">MB1_q_b[7]_PORT_A_write_enable</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[7]_PORT_A_write_enable_reg">MB1_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[7]_PORT_A_write_enable">MB1_q_b[7]_PORT_A_write_enable</A>, MB1_q_b[7]_clock_0, , , );
<P><A NAME="MB1_q_b[7]_PORT_B_read_enable">MB1_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB1_q_b[7]_PORT_B_read_enable_reg">MB1_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[7]_PORT_B_read_enable">MB1_q_b[7]_PORT_B_read_enable</A>, MB1_q_b[7]_clock_1, , , MB1_q_b[7]_clock_enable_1);
<P><A NAME="MB1_q_b[7]_clock_0">MB1_q_b[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[7]_clock_1">MB1_q_b[7]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[7]_clock_enable_0">MB1_q_b[7]_clock_enable_0</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[7]_clock_enable_1">MB1_q_b[7]_clock_enable_1</A> = <A HREF="#V1L82">V1L82</A>;
<P><A NAME="MB1_q_b[7]_PORT_B_data_out">MB1_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB1_q_b[7]_PORT_A_data_in_reg">MB1_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#MB1_q_b[7]_PORT_A_address_reg">MB1_q_b[7]_PORT_A_address_reg</A>, <A HREF="#MB1_q_b[7]_PORT_B_address_reg">MB1_q_b[7]_PORT_B_address_reg</A>, <A HREF="#MB1_q_b[7]_PORT_A_write_enable_reg">MB1_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB1_q_b[7]_PORT_B_read_enable_reg">MB1_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB1_q_b[7]_clock_0">MB1_q_b[7]_clock_0</A>, <A HREF="#MB1_q_b[7]_clock_1">MB1_q_b[7]_clock_1</A>, <A HREF="#MB1_q_b[7]_clock_enable_0">MB1_q_b[7]_clock_enable_0</A>, <A HREF="#MB1_q_b[7]_clock_enable_1">MB1_q_b[7]_clock_enable_1</A>, , , , );
<P><A NAME="MB1_q_b[7]">MB1_q_b[7]</A> = <A HREF="#MB1_q_b[7]_PORT_B_data_out">MB1_q_b[7]_PORT_B_data_out</A>[0];


<P> --CB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
<P> --register power-up is low

<P><A NAME="CB1_count[7]">CB1_count[7]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_count[6]">CB1_count[6]</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --VD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
<P> --register power-up is low

<P><A NAME="VD1_sr[4]">VD1_sr[4]</A> = DFFEAS(<A HREF="#VD1L60">VD1L60</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --HD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[2]">HD1_break_readreg[2]</A> = DFFEAS(<A HREF="#UD1_jdo[2]">UD1_jdo[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[2]">SD1_MonDReg[2]</A> = DFFEAS(<A HREF="#UD1_jdo[5]">UD1_jdo[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[2]">DE1_q_a[2]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --DE1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[1]_PORT_A_data_in">DE1_q_a[1]_PORT_A_data_in</A> = <A HREF="#SD1L129">SD1L129</A>;
<P><A NAME="DE1_q_a[1]_PORT_A_data_in_reg">DE1_q_a[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[1]_PORT_A_data_in">DE1_q_a[1]_PORT_A_data_in</A>, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
<P><A NAME="DE1_q_a[1]_PORT_A_address">DE1_q_a[1]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[1]_PORT_A_address_reg">DE1_q_a[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[1]_PORT_A_address">DE1_q_a[1]_PORT_A_address</A>, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
<P><A NAME="DE1_q_a[1]_PORT_A_write_enable">DE1_q_a[1]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[1]_PORT_A_write_enable_reg">DE1_q_a[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[1]_PORT_A_write_enable">DE1_q_a[1]_PORT_A_write_enable</A>, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
<P><A NAME="DE1_q_a[1]_PORT_A_read_enable">DE1_q_a[1]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[1]_PORT_A_read_enable_reg">DE1_q_a[1]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[1]_PORT_A_read_enable">DE1_q_a[1]_PORT_A_read_enable</A>, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
<P><A NAME="DE1_q_a[1]_PORT_A_byte_mask">DE1_q_a[1]_PORT_A_byte_mask</A> = <A HREF="#SD1L123">SD1L123</A>;
<P><A NAME="DE1_q_a[1]_PORT_A_byte_mask_reg">DE1_q_a[1]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[1]_PORT_A_byte_mask">DE1_q_a[1]_PORT_A_byte_mask</A>, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
<P><A NAME="DE1_q_a[1]_clock_0">DE1_q_a[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[1]_clock_enable_0">DE1_q_a[1]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[1]_PORT_A_data_out">DE1_q_a[1]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[1]_PORT_A_data_in_reg">DE1_q_a[1]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[1]_PORT_A_address_reg">DE1_q_a[1]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[1]_PORT_A_write_enable_reg">DE1_q_a[1]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[1]_PORT_A_read_enable_reg">DE1_q_a[1]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[1]_PORT_A_byte_mask_reg">DE1_q_a[1]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[1]_clock_0">DE1_q_a[1]_clock_0</A>, , <A HREF="#DE1_q_a[1]_clock_enable_0">DE1_q_a[1]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[1]">DE1_q_a[1]</A> = <A HREF="#DE1_q_a[1]_PORT_A_data_out">DE1_q_a[1]_PORT_A_data_out</A>[0];


<P> --SD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
<P> --register power-up is low

<P><A NAME="SD1_MonAReg[5]">SD1_MonAReg[5]</A> = DFFEAS(<A HREF="#SD1L23">SD1L23</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1L49">UD1L49</A>, <A HREF="#UD1_jdo[29]">UD1_jdo[29]</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>);


<P> --SD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
<P> --register power-up is low

<P><A NAME="SD1_MonAReg[6]">SD1_MonAReg[6]</A> = DFFEAS(<A HREF="#SD1L27">SD1L27</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1L49">UD1L49</A>, <A HREF="#UD1_jdo[30]">UD1_jdo[30]</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>);


<P> --SD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
<P> --register power-up is low

<P><A NAME="SD1_MonAReg[7]">SD1_MonAReg[7]</A> = DFFEAS(<A HREF="#SD1L31">SD1L31</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1L49">UD1L49</A>, <A HREF="#UD1_jdo[31]">UD1_jdo[31]</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>);


<P> --SD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
<P> --register power-up is low

<P><A NAME="SD1_MonAReg[8]">SD1_MonAReg[8]</A> = DFFEAS(<A HREF="#SD1L35">SD1L35</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1L49">UD1L49</A>, <A HREF="#UD1_jdo[32]">UD1_jdo[32]</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>);


<P> --SD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
<P> --register power-up is low

<P><A NAME="SD1_MonAReg[9]">SD1_MonAReg[9]</A> = DFFEAS(<A HREF="#SD1L19">SD1L19</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1L49">UD1L49</A>, <A HREF="#UD1_jdo[33]">UD1_jdo[33]</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>);


<P> --SD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
<P><A NAME="SD1L7_adder_eqn">SD1L7_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SD1L7">SD1L7</A> = SUM(<A HREF="#SD1L7_adder_eqn">SD1L7_adder_eqn</A>);

<P> --SD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
<P><A NAME="SD1L8_adder_eqn">SD1L8_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SD1L8">SD1L8</A> = CARRY(<A HREF="#SD1L8_adder_eqn">SD1L8_adder_eqn</A>);


<P> --SD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
<P><A NAME="SD1L11_adder_eqn">SD1L11_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#SD1L16">SD1L16</A> );
<P><A NAME="SD1L11">SD1L11</A> = SUM(<A HREF="#SD1L11_adder_eqn">SD1L11_adder_eqn</A>);

<P> --SD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
<P><A NAME="SD1L12_adder_eqn">SD1L12_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#SD1L16">SD1L16</A> );
<P><A NAME="SD1L12">SD1L12</A> = CARRY(<A HREF="#SD1L12_adder_eqn">SD1L12_adder_eqn</A>);


<P> --SD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
<P><A NAME="SD1L15_adder_eqn">SD1L15_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[3]">SD1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#SD1L8">SD1L8</A> );
<P><A NAME="SD1L15">SD1L15</A> = SUM(<A HREF="#SD1L15_adder_eqn">SD1L15_adder_eqn</A>);

<P> --SD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
<P><A NAME="SD1L16_adder_eqn">SD1L16_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[3]">SD1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#SD1L8">SD1L8</A> );
<P><A NAME="SD1L16">SD1L16</A> = CARRY(<A HREF="#SD1L16_adder_eqn">SD1L16_adder_eqn</A>);


<P> --GE1_q_a[0] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[0]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[0]_PORT_A_data_in">GE1_q_a[0]_PORT_A_data_in</A> = <A HREF="#T1_write_data[0]">T1_write_data[0]</A>;
<P><A NAME="GE1_q_a[0]_PORT_A_data_in_reg">GE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[0]_PORT_A_data_in">GE1_q_a[0]_PORT_A_data_in</A>, GE1_q_a[0]_clock_0, , , );
<P><A NAME="GE1_q_a[0]_PORT_A_address">GE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[0]_PORT_A_address_reg">GE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[0]_PORT_A_address">GE1_q_a[0]_PORT_A_address</A>, GE1_q_a[0]_clock_0, , , );
<P><A NAME="GE1_q_a[0]_PORT_A_write_enable">GE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[0]_PORT_A_write_enable_reg">GE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[0]_PORT_A_write_enable">GE1_q_a[0]_PORT_A_write_enable</A>, GE1_q_a[0]_clock_0, , , );
<P><A NAME="GE1_q_a[0]_PORT_A_read_enable">GE1_q_a[0]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[0]_PORT_A_read_enable_reg">GE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[0]_PORT_A_read_enable">GE1_q_a[0]_PORT_A_read_enable</A>, GE1_q_a[0]_clock_0, , , );
<P><A NAME="GE1_q_a[0]_clock_0">GE1_q_a[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[0]_PORT_A_data_out">GE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[0]_PORT_A_data_in_reg">GE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[0]_PORT_A_address_reg">GE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[0]_PORT_A_write_enable_reg">GE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[0]_PORT_A_read_enable_reg">GE1_q_a[0]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[0]_clock_0">GE1_q_a[0]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[0]_PORT_A_data_out_reg">GE1_q_a[0]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[0]_PORT_A_data_out">GE1_q_a[0]_PORT_A_data_out</A>, GE1_q_a[0]_clock_0, , , );
<P><A NAME="GE1_q_a[0]">GE1_q_a[0]</A> = <A HREF="#GE1_q_a[0]_PORT_A_data_out_reg">GE1_q_a[0]_PORT_A_data_out_reg</A>[0];


<P> --MB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB2_q_b[0]_PORT_A_data_in">MB2_q_b[0]_PORT_A_data_in</A> = <A HREF="#CB1_wdata[0]">CB1_wdata[0]</A>;
<P><A NAME="MB2_q_b[0]_PORT_A_data_in_reg">MB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB2_q_b[0]_PORT_A_data_in">MB2_q_b[0]_PORT_A_data_in</A>, MB2_q_b[0]_clock_0, , , );
<P><A NAME="MB2_q_b[0]_PORT_A_address">MB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A>, <A HREF="#NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A>, <A HREF="#NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A>, <A HREF="#NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A>, <A HREF="#NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A>, <A HREF="#NB4_counter_reg_bit[5]">NB4_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[0]_PORT_A_address_reg">MB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB2_q_b[0]_PORT_A_address">MB2_q_b[0]_PORT_A_address</A>, MB2_q_b[0]_clock_0, , , );
<P><A NAME="MB2_q_b[0]_PORT_B_address">MB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A>, <A HREF="#NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A>, <A HREF="#NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A>, <A HREF="#NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A>, <A HREF="#NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A>, <A HREF="#NB3_counter_reg_bit[5]">NB3_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[0]_PORT_B_address_reg">MB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB2_q_b[0]_PORT_B_address">MB2_q_b[0]_PORT_B_address</A>, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
<P><A NAME="MB2_q_b[0]_PORT_A_write_enable">MB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[0]_PORT_A_write_enable_reg">MB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[0]_PORT_A_write_enable">MB2_q_b[0]_PORT_A_write_enable</A>, MB2_q_b[0]_clock_0, , , );
<P><A NAME="MB2_q_b[0]_PORT_B_read_enable">MB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB2_q_b[0]_PORT_B_read_enable_reg">MB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[0]_PORT_B_read_enable">MB2_q_b[0]_PORT_B_read_enable</A>, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
<P><A NAME="MB2_q_b[0]_clock_0">MB2_q_b[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[0]_clock_1">MB2_q_b[0]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[0]_clock_enable_0">MB2_q_b[0]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[0]_clock_enable_1">MB2_q_b[0]_clock_enable_1</A> = <A HREF="#V1L72">V1L72</A>;
<P><A NAME="MB2_q_b[0]_PORT_B_data_out">MB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB2_q_b[0]_PORT_A_data_in_reg">MB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#MB2_q_b[0]_PORT_A_address_reg">MB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#MB2_q_b[0]_PORT_B_address_reg">MB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#MB2_q_b[0]_PORT_A_write_enable_reg">MB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB2_q_b[0]_PORT_B_read_enable_reg">MB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB2_q_b[0]_clock_0">MB2_q_b[0]_clock_0</A>, <A HREF="#MB2_q_b[0]_clock_1">MB2_q_b[0]_clock_1</A>, <A HREF="#MB2_q_b[0]_clock_enable_0">MB2_q_b[0]_clock_enable_0</A>, <A HREF="#MB2_q_b[0]_clock_enable_1">MB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="MB2_q_b[0]">MB2_q_b[0]</A> = <A HREF="#MB2_q_b[0]_PORT_B_data_out">MB2_q_b[0]_PORT_B_data_out</A>[0];


<P> --YC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
<P><A NAME="YC1L138_adder_eqn">YC1L138_adder_eqn</A> = ( !<A HREF="#YC1_E_invert_arith_src_msb">YC1_E_invert_arith_src_msb</A> $ (!<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (<A HREF="#YC1_E_src2[31]">YC1_E_src2[31]</A>)) ) + ( !<A HREF="#YC1_E_invert_arith_src_msb">YC1_E_invert_arith_src_msb</A> $ (!<A HREF="#YC1_E_src1[31]">YC1_E_src1[31]</A>) ) + ( <A HREF="#YC1L143">YC1L143</A> );
<P><A NAME="YC1L138">YC1L138</A> = SUM(<A HREF="#YC1L138_adder_eqn">YC1L138_adder_eqn</A>);

<P> --YC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
<P><A NAME="YC1L139_adder_eqn">YC1L139_adder_eqn</A> = ( !<A HREF="#YC1_E_invert_arith_src_msb">YC1_E_invert_arith_src_msb</A> $ (!<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (<A HREF="#YC1_E_src2[31]">YC1_E_src2[31]</A>)) ) + ( !<A HREF="#YC1_E_invert_arith_src_msb">YC1_E_invert_arith_src_msb</A> $ (!<A HREF="#YC1_E_src1[31]">YC1_E_src1[31]</A>) ) + ( <A HREF="#YC1L143">YC1L143</A> );
<P><A NAME="YC1L139">YC1L139</A> = CARRY(<A HREF="#YC1L139_adder_eqn">YC1L139_adder_eqn</A>);


<P> --ED2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[26]_PORT_A_data_in">ED2_q_b[26]_PORT_A_data_in</A> = <A HREF="#YC1L810">YC1L810</A>;
<P><A NAME="ED2_q_b[26]_PORT_A_data_in_reg">ED2_q_b[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[26]_PORT_A_data_in">ED2_q_b[26]_PORT_A_data_in</A>, ED2_q_b[26]_clock_0, , , );
<P><A NAME="ED2_q_b[26]_PORT_A_address">ED2_q_b[26]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[26]_PORT_A_address_reg">ED2_q_b[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[26]_PORT_A_address">ED2_q_b[26]_PORT_A_address</A>, ED2_q_b[26]_clock_0, , , );
<P><A NAME="ED2_q_b[26]_PORT_B_address">ED2_q_b[26]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[26]_PORT_B_address_reg">ED2_q_b[26]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[26]_PORT_B_address">ED2_q_b[26]_PORT_B_address</A>, ED2_q_b[26]_clock_1, , , );
<P><A NAME="ED2_q_b[26]_PORT_A_write_enable">ED2_q_b[26]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[26]_PORT_A_write_enable_reg">ED2_q_b[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[26]_PORT_A_write_enable">ED2_q_b[26]_PORT_A_write_enable</A>, ED2_q_b[26]_clock_0, , , );
<P><A NAME="ED2_q_b[26]_PORT_B_read_enable">ED2_q_b[26]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[26]_PORT_B_read_enable_reg">ED2_q_b[26]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[26]_PORT_B_read_enable">ED2_q_b[26]_PORT_B_read_enable</A>, ED2_q_b[26]_clock_1, , , );
<P><A NAME="ED2_q_b[26]_clock_0">ED2_q_b[26]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[26]_clock_1">ED2_q_b[26]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[26]_clock_enable_0">ED2_q_b[26]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[26]_PORT_B_data_out">ED2_q_b[26]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[26]_PORT_A_data_in_reg">ED2_q_b[26]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[26]_PORT_A_address_reg">ED2_q_b[26]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[26]_PORT_B_address_reg">ED2_q_b[26]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[26]_PORT_A_write_enable_reg">ED2_q_b[26]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[26]_PORT_B_read_enable_reg">ED2_q_b[26]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[26]_clock_0">ED2_q_b[26]_clock_0</A>, <A HREF="#ED2_q_b[26]_clock_1">ED2_q_b[26]_clock_1</A>, <A HREF="#ED2_q_b[26]_clock_enable_0">ED2_q_b[26]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[26]">ED2_q_b[26]</A> = <A HREF="#ED2_q_b[26]_PORT_B_data_out">ED2_q_b[26]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[26]_PORT_A_data_in">ED1_q_b[26]_PORT_A_data_in</A> = <A HREF="#YC1L810">YC1L810</A>;
<P><A NAME="ED1_q_b[26]_PORT_A_data_in_reg">ED1_q_b[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[26]_PORT_A_data_in">ED1_q_b[26]_PORT_A_data_in</A>, ED1_q_b[26]_clock_0, , , );
<P><A NAME="ED1_q_b[26]_PORT_A_address">ED1_q_b[26]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[26]_PORT_A_address_reg">ED1_q_b[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[26]_PORT_A_address">ED1_q_b[26]_PORT_A_address</A>, ED1_q_b[26]_clock_0, , , );
<P><A NAME="ED1_q_b[26]_PORT_B_address">ED1_q_b[26]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[26]_PORT_B_address_reg">ED1_q_b[26]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[26]_PORT_B_address">ED1_q_b[26]_PORT_B_address</A>, ED1_q_b[26]_clock_1, , , );
<P><A NAME="ED1_q_b[26]_PORT_A_write_enable">ED1_q_b[26]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[26]_PORT_A_write_enable_reg">ED1_q_b[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[26]_PORT_A_write_enable">ED1_q_b[26]_PORT_A_write_enable</A>, ED1_q_b[26]_clock_0, , , );
<P><A NAME="ED1_q_b[26]_PORT_B_read_enable">ED1_q_b[26]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[26]_PORT_B_read_enable_reg">ED1_q_b[26]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[26]_PORT_B_read_enable">ED1_q_b[26]_PORT_B_read_enable</A>, ED1_q_b[26]_clock_1, , , );
<P><A NAME="ED1_q_b[26]_clock_0">ED1_q_b[26]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[26]_clock_1">ED1_q_b[26]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[26]_clock_enable_0">ED1_q_b[26]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[26]_PORT_B_data_out">ED1_q_b[26]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[26]_PORT_A_data_in_reg">ED1_q_b[26]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[26]_PORT_A_address_reg">ED1_q_b[26]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[26]_PORT_B_address_reg">ED1_q_b[26]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[26]_PORT_A_write_enable_reg">ED1_q_b[26]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[26]_PORT_B_read_enable_reg">ED1_q_b[26]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[26]_clock_0">ED1_q_b[26]_clock_0</A>, <A HREF="#ED1_q_b[26]_clock_1">ED1_q_b[26]_clock_1</A>, <A HREF="#ED1_q_b[26]_clock_enable_0">ED1_q_b[26]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[26]">ED1_q_b[26]</A> = <A HREF="#ED1_q_b[26]_PORT_B_data_out">ED1_q_b[26]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[25]_PORT_A_data_in">ED2_q_b[25]_PORT_A_data_in</A> = <A HREF="#YC1L809">YC1L809</A>;
<P><A NAME="ED2_q_b[25]_PORT_A_data_in_reg">ED2_q_b[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[25]_PORT_A_data_in">ED2_q_b[25]_PORT_A_data_in</A>, ED2_q_b[25]_clock_0, , , );
<P><A NAME="ED2_q_b[25]_PORT_A_address">ED2_q_b[25]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[25]_PORT_A_address_reg">ED2_q_b[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[25]_PORT_A_address">ED2_q_b[25]_PORT_A_address</A>, ED2_q_b[25]_clock_0, , , );
<P><A NAME="ED2_q_b[25]_PORT_B_address">ED2_q_b[25]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[25]_PORT_B_address_reg">ED2_q_b[25]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[25]_PORT_B_address">ED2_q_b[25]_PORT_B_address</A>, ED2_q_b[25]_clock_1, , , );
<P><A NAME="ED2_q_b[25]_PORT_A_write_enable">ED2_q_b[25]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[25]_PORT_A_write_enable_reg">ED2_q_b[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[25]_PORT_A_write_enable">ED2_q_b[25]_PORT_A_write_enable</A>, ED2_q_b[25]_clock_0, , , );
<P><A NAME="ED2_q_b[25]_PORT_B_read_enable">ED2_q_b[25]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[25]_PORT_B_read_enable_reg">ED2_q_b[25]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[25]_PORT_B_read_enable">ED2_q_b[25]_PORT_B_read_enable</A>, ED2_q_b[25]_clock_1, , , );
<P><A NAME="ED2_q_b[25]_clock_0">ED2_q_b[25]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[25]_clock_1">ED2_q_b[25]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[25]_clock_enable_0">ED2_q_b[25]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[25]_PORT_B_data_out">ED2_q_b[25]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[25]_PORT_A_data_in_reg">ED2_q_b[25]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[25]_PORT_A_address_reg">ED2_q_b[25]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[25]_PORT_B_address_reg">ED2_q_b[25]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[25]_PORT_A_write_enable_reg">ED2_q_b[25]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[25]_PORT_B_read_enable_reg">ED2_q_b[25]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[25]_clock_0">ED2_q_b[25]_clock_0</A>, <A HREF="#ED2_q_b[25]_clock_1">ED2_q_b[25]_clock_1</A>, <A HREF="#ED2_q_b[25]_clock_enable_0">ED2_q_b[25]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[25]">ED2_q_b[25]</A> = <A HREF="#ED2_q_b[25]_PORT_B_data_out">ED2_q_b[25]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[25]_PORT_A_data_in">ED1_q_b[25]_PORT_A_data_in</A> = <A HREF="#YC1L809">YC1L809</A>;
<P><A NAME="ED1_q_b[25]_PORT_A_data_in_reg">ED1_q_b[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[25]_PORT_A_data_in">ED1_q_b[25]_PORT_A_data_in</A>, ED1_q_b[25]_clock_0, , , );
<P><A NAME="ED1_q_b[25]_PORT_A_address">ED1_q_b[25]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[25]_PORT_A_address_reg">ED1_q_b[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[25]_PORT_A_address">ED1_q_b[25]_PORT_A_address</A>, ED1_q_b[25]_clock_0, , , );
<P><A NAME="ED1_q_b[25]_PORT_B_address">ED1_q_b[25]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[25]_PORT_B_address_reg">ED1_q_b[25]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[25]_PORT_B_address">ED1_q_b[25]_PORT_B_address</A>, ED1_q_b[25]_clock_1, , , );
<P><A NAME="ED1_q_b[25]_PORT_A_write_enable">ED1_q_b[25]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[25]_PORT_A_write_enable_reg">ED1_q_b[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[25]_PORT_A_write_enable">ED1_q_b[25]_PORT_A_write_enable</A>, ED1_q_b[25]_clock_0, , , );
<P><A NAME="ED1_q_b[25]_PORT_B_read_enable">ED1_q_b[25]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[25]_PORT_B_read_enable_reg">ED1_q_b[25]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[25]_PORT_B_read_enable">ED1_q_b[25]_PORT_B_read_enable</A>, ED1_q_b[25]_clock_1, , , );
<P><A NAME="ED1_q_b[25]_clock_0">ED1_q_b[25]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[25]_clock_1">ED1_q_b[25]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[25]_clock_enable_0">ED1_q_b[25]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[25]_PORT_B_data_out">ED1_q_b[25]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[25]_PORT_A_data_in_reg">ED1_q_b[25]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[25]_PORT_A_address_reg">ED1_q_b[25]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[25]_PORT_B_address_reg">ED1_q_b[25]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[25]_PORT_A_write_enable_reg">ED1_q_b[25]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[25]_PORT_B_read_enable_reg">ED1_q_b[25]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[25]_clock_0">ED1_q_b[25]_clock_0</A>, <A HREF="#ED1_q_b[25]_clock_1">ED1_q_b[25]_clock_1</A>, <A HREF="#ED1_q_b[25]_clock_enable_0">ED1_q_b[25]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[25]">ED1_q_b[25]</A> = <A HREF="#ED1_q_b[25]_PORT_B_data_out">ED1_q_b[25]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[24]_PORT_A_data_in">ED2_q_b[24]_PORT_A_data_in</A> = <A HREF="#YC1L808">YC1L808</A>;
<P><A NAME="ED2_q_b[24]_PORT_A_data_in_reg">ED2_q_b[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[24]_PORT_A_data_in">ED2_q_b[24]_PORT_A_data_in</A>, ED2_q_b[24]_clock_0, , , );
<P><A NAME="ED2_q_b[24]_PORT_A_address">ED2_q_b[24]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[24]_PORT_A_address_reg">ED2_q_b[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[24]_PORT_A_address">ED2_q_b[24]_PORT_A_address</A>, ED2_q_b[24]_clock_0, , , );
<P><A NAME="ED2_q_b[24]_PORT_B_address">ED2_q_b[24]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[24]_PORT_B_address_reg">ED2_q_b[24]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[24]_PORT_B_address">ED2_q_b[24]_PORT_B_address</A>, ED2_q_b[24]_clock_1, , , );
<P><A NAME="ED2_q_b[24]_PORT_A_write_enable">ED2_q_b[24]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[24]_PORT_A_write_enable_reg">ED2_q_b[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[24]_PORT_A_write_enable">ED2_q_b[24]_PORT_A_write_enable</A>, ED2_q_b[24]_clock_0, , , );
<P><A NAME="ED2_q_b[24]_PORT_B_read_enable">ED2_q_b[24]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[24]_PORT_B_read_enable_reg">ED2_q_b[24]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[24]_PORT_B_read_enable">ED2_q_b[24]_PORT_B_read_enable</A>, ED2_q_b[24]_clock_1, , , );
<P><A NAME="ED2_q_b[24]_clock_0">ED2_q_b[24]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[24]_clock_1">ED2_q_b[24]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[24]_clock_enable_0">ED2_q_b[24]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[24]_PORT_B_data_out">ED2_q_b[24]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[24]_PORT_A_data_in_reg">ED2_q_b[24]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[24]_PORT_A_address_reg">ED2_q_b[24]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[24]_PORT_B_address_reg">ED2_q_b[24]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[24]_PORT_A_write_enable_reg">ED2_q_b[24]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[24]_PORT_B_read_enable_reg">ED2_q_b[24]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[24]_clock_0">ED2_q_b[24]_clock_0</A>, <A HREF="#ED2_q_b[24]_clock_1">ED2_q_b[24]_clock_1</A>, <A HREF="#ED2_q_b[24]_clock_enable_0">ED2_q_b[24]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[24]">ED2_q_b[24]</A> = <A HREF="#ED2_q_b[24]_PORT_B_data_out">ED2_q_b[24]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[24]_PORT_A_data_in">ED1_q_b[24]_PORT_A_data_in</A> = <A HREF="#YC1L808">YC1L808</A>;
<P><A NAME="ED1_q_b[24]_PORT_A_data_in_reg">ED1_q_b[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[24]_PORT_A_data_in">ED1_q_b[24]_PORT_A_data_in</A>, ED1_q_b[24]_clock_0, , , );
<P><A NAME="ED1_q_b[24]_PORT_A_address">ED1_q_b[24]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[24]_PORT_A_address_reg">ED1_q_b[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[24]_PORT_A_address">ED1_q_b[24]_PORT_A_address</A>, ED1_q_b[24]_clock_0, , , );
<P><A NAME="ED1_q_b[24]_PORT_B_address">ED1_q_b[24]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[24]_PORT_B_address_reg">ED1_q_b[24]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[24]_PORT_B_address">ED1_q_b[24]_PORT_B_address</A>, ED1_q_b[24]_clock_1, , , );
<P><A NAME="ED1_q_b[24]_PORT_A_write_enable">ED1_q_b[24]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[24]_PORT_A_write_enable_reg">ED1_q_b[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[24]_PORT_A_write_enable">ED1_q_b[24]_PORT_A_write_enable</A>, ED1_q_b[24]_clock_0, , , );
<P><A NAME="ED1_q_b[24]_PORT_B_read_enable">ED1_q_b[24]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[24]_PORT_B_read_enable_reg">ED1_q_b[24]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[24]_PORT_B_read_enable">ED1_q_b[24]_PORT_B_read_enable</A>, ED1_q_b[24]_clock_1, , , );
<P><A NAME="ED1_q_b[24]_clock_0">ED1_q_b[24]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[24]_clock_1">ED1_q_b[24]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[24]_clock_enable_0">ED1_q_b[24]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[24]_PORT_B_data_out">ED1_q_b[24]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[24]_PORT_A_data_in_reg">ED1_q_b[24]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[24]_PORT_A_address_reg">ED1_q_b[24]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[24]_PORT_B_address_reg">ED1_q_b[24]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[24]_PORT_A_write_enable_reg">ED1_q_b[24]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[24]_PORT_B_read_enable_reg">ED1_q_b[24]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[24]_clock_0">ED1_q_b[24]_clock_0</A>, <A HREF="#ED1_q_b[24]_clock_1">ED1_q_b[24]_clock_1</A>, <A HREF="#ED1_q_b[24]_clock_enable_0">ED1_q_b[24]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[24]">ED1_q_b[24]</A> = <A HREF="#ED1_q_b[24]_PORT_B_data_out">ED1_q_b[24]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[23]_PORT_A_data_in">ED2_q_b[23]_PORT_A_data_in</A> = <A HREF="#YC1L807">YC1L807</A>;
<P><A NAME="ED2_q_b[23]_PORT_A_data_in_reg">ED2_q_b[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[23]_PORT_A_data_in">ED2_q_b[23]_PORT_A_data_in</A>, ED2_q_b[23]_clock_0, , , );
<P><A NAME="ED2_q_b[23]_PORT_A_address">ED2_q_b[23]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[23]_PORT_A_address_reg">ED2_q_b[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[23]_PORT_A_address">ED2_q_b[23]_PORT_A_address</A>, ED2_q_b[23]_clock_0, , , );
<P><A NAME="ED2_q_b[23]_PORT_B_address">ED2_q_b[23]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[23]_PORT_B_address_reg">ED2_q_b[23]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[23]_PORT_B_address">ED2_q_b[23]_PORT_B_address</A>, ED2_q_b[23]_clock_1, , , );
<P><A NAME="ED2_q_b[23]_PORT_A_write_enable">ED2_q_b[23]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[23]_PORT_A_write_enable_reg">ED2_q_b[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[23]_PORT_A_write_enable">ED2_q_b[23]_PORT_A_write_enable</A>, ED2_q_b[23]_clock_0, , , );
<P><A NAME="ED2_q_b[23]_PORT_B_read_enable">ED2_q_b[23]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[23]_PORT_B_read_enable_reg">ED2_q_b[23]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[23]_PORT_B_read_enable">ED2_q_b[23]_PORT_B_read_enable</A>, ED2_q_b[23]_clock_1, , , );
<P><A NAME="ED2_q_b[23]_clock_0">ED2_q_b[23]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[23]_clock_1">ED2_q_b[23]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[23]_clock_enable_0">ED2_q_b[23]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[23]_PORT_B_data_out">ED2_q_b[23]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[23]_PORT_A_data_in_reg">ED2_q_b[23]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[23]_PORT_A_address_reg">ED2_q_b[23]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[23]_PORT_B_address_reg">ED2_q_b[23]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[23]_PORT_A_write_enable_reg">ED2_q_b[23]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[23]_PORT_B_read_enable_reg">ED2_q_b[23]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[23]_clock_0">ED2_q_b[23]_clock_0</A>, <A HREF="#ED2_q_b[23]_clock_1">ED2_q_b[23]_clock_1</A>, <A HREF="#ED2_q_b[23]_clock_enable_0">ED2_q_b[23]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[23]">ED2_q_b[23]</A> = <A HREF="#ED2_q_b[23]_PORT_B_data_out">ED2_q_b[23]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[23]_PORT_A_data_in">ED1_q_b[23]_PORT_A_data_in</A> = <A HREF="#YC1L807">YC1L807</A>;
<P><A NAME="ED1_q_b[23]_PORT_A_data_in_reg">ED1_q_b[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[23]_PORT_A_data_in">ED1_q_b[23]_PORT_A_data_in</A>, ED1_q_b[23]_clock_0, , , );
<P><A NAME="ED1_q_b[23]_PORT_A_address">ED1_q_b[23]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[23]_PORT_A_address_reg">ED1_q_b[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[23]_PORT_A_address">ED1_q_b[23]_PORT_A_address</A>, ED1_q_b[23]_clock_0, , , );
<P><A NAME="ED1_q_b[23]_PORT_B_address">ED1_q_b[23]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[23]_PORT_B_address_reg">ED1_q_b[23]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[23]_PORT_B_address">ED1_q_b[23]_PORT_B_address</A>, ED1_q_b[23]_clock_1, , , );
<P><A NAME="ED1_q_b[23]_PORT_A_write_enable">ED1_q_b[23]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[23]_PORT_A_write_enable_reg">ED1_q_b[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[23]_PORT_A_write_enable">ED1_q_b[23]_PORT_A_write_enable</A>, ED1_q_b[23]_clock_0, , , );
<P><A NAME="ED1_q_b[23]_PORT_B_read_enable">ED1_q_b[23]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[23]_PORT_B_read_enable_reg">ED1_q_b[23]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[23]_PORT_B_read_enable">ED1_q_b[23]_PORT_B_read_enable</A>, ED1_q_b[23]_clock_1, , , );
<P><A NAME="ED1_q_b[23]_clock_0">ED1_q_b[23]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[23]_clock_1">ED1_q_b[23]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[23]_clock_enable_0">ED1_q_b[23]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[23]_PORT_B_data_out">ED1_q_b[23]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[23]_PORT_A_data_in_reg">ED1_q_b[23]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[23]_PORT_A_address_reg">ED1_q_b[23]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[23]_PORT_B_address_reg">ED1_q_b[23]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[23]_PORT_A_write_enable_reg">ED1_q_b[23]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[23]_PORT_B_read_enable_reg">ED1_q_b[23]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[23]_clock_0">ED1_q_b[23]_clock_0</A>, <A HREF="#ED1_q_b[23]_clock_1">ED1_q_b[23]_clock_1</A>, <A HREF="#ED1_q_b[23]_clock_enable_0">ED1_q_b[23]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[23]">ED1_q_b[23]</A> = <A HREF="#ED1_q_b[23]_PORT_B_data_out">ED1_q_b[23]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[31]_PORT_A_data_in">ED2_q_b[31]_PORT_A_data_in</A> = <A HREF="#YC1L815">YC1L815</A>;
<P><A NAME="ED2_q_b[31]_PORT_A_data_in_reg">ED2_q_b[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[31]_PORT_A_data_in">ED2_q_b[31]_PORT_A_data_in</A>, ED2_q_b[31]_clock_0, , , );
<P><A NAME="ED2_q_b[31]_PORT_A_address">ED2_q_b[31]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[31]_PORT_A_address_reg">ED2_q_b[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[31]_PORT_A_address">ED2_q_b[31]_PORT_A_address</A>, ED2_q_b[31]_clock_0, , , );
<P><A NAME="ED2_q_b[31]_PORT_B_address">ED2_q_b[31]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[31]_PORT_B_address_reg">ED2_q_b[31]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[31]_PORT_B_address">ED2_q_b[31]_PORT_B_address</A>, ED2_q_b[31]_clock_1, , , );
<P><A NAME="ED2_q_b[31]_PORT_A_write_enable">ED2_q_b[31]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[31]_PORT_A_write_enable_reg">ED2_q_b[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[31]_PORT_A_write_enable">ED2_q_b[31]_PORT_A_write_enable</A>, ED2_q_b[31]_clock_0, , , );
<P><A NAME="ED2_q_b[31]_PORT_B_read_enable">ED2_q_b[31]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[31]_PORT_B_read_enable_reg">ED2_q_b[31]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[31]_PORT_B_read_enable">ED2_q_b[31]_PORT_B_read_enable</A>, ED2_q_b[31]_clock_1, , , );
<P><A NAME="ED2_q_b[31]_clock_0">ED2_q_b[31]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[31]_clock_1">ED2_q_b[31]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[31]_clock_enable_0">ED2_q_b[31]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[31]_PORT_B_data_out">ED2_q_b[31]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[31]_PORT_A_data_in_reg">ED2_q_b[31]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[31]_PORT_A_address_reg">ED2_q_b[31]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[31]_PORT_B_address_reg">ED2_q_b[31]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[31]_PORT_A_write_enable_reg">ED2_q_b[31]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[31]_PORT_B_read_enable_reg">ED2_q_b[31]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[31]_clock_0">ED2_q_b[31]_clock_0</A>, <A HREF="#ED2_q_b[31]_clock_1">ED2_q_b[31]_clock_1</A>, <A HREF="#ED2_q_b[31]_clock_enable_0">ED2_q_b[31]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[31]">ED2_q_b[31]</A> = <A HREF="#ED2_q_b[31]_PORT_B_data_out">ED2_q_b[31]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[31]_PORT_A_data_in">ED1_q_b[31]_PORT_A_data_in</A> = <A HREF="#YC1L815">YC1L815</A>;
<P><A NAME="ED1_q_b[31]_PORT_A_data_in_reg">ED1_q_b[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[31]_PORT_A_data_in">ED1_q_b[31]_PORT_A_data_in</A>, ED1_q_b[31]_clock_0, , , );
<P><A NAME="ED1_q_b[31]_PORT_A_address">ED1_q_b[31]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[31]_PORT_A_address_reg">ED1_q_b[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[31]_PORT_A_address">ED1_q_b[31]_PORT_A_address</A>, ED1_q_b[31]_clock_0, , , );
<P><A NAME="ED1_q_b[31]_PORT_B_address">ED1_q_b[31]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[31]_PORT_B_address_reg">ED1_q_b[31]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[31]_PORT_B_address">ED1_q_b[31]_PORT_B_address</A>, ED1_q_b[31]_clock_1, , , );
<P><A NAME="ED1_q_b[31]_PORT_A_write_enable">ED1_q_b[31]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[31]_PORT_A_write_enable_reg">ED1_q_b[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[31]_PORT_A_write_enable">ED1_q_b[31]_PORT_A_write_enable</A>, ED1_q_b[31]_clock_0, , , );
<P><A NAME="ED1_q_b[31]_PORT_B_read_enable">ED1_q_b[31]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[31]_PORT_B_read_enable_reg">ED1_q_b[31]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[31]_PORT_B_read_enable">ED1_q_b[31]_PORT_B_read_enable</A>, ED1_q_b[31]_clock_1, , , );
<P><A NAME="ED1_q_b[31]_clock_0">ED1_q_b[31]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[31]_clock_1">ED1_q_b[31]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[31]_clock_enable_0">ED1_q_b[31]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[31]_PORT_B_data_out">ED1_q_b[31]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[31]_PORT_A_data_in_reg">ED1_q_b[31]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[31]_PORT_A_address_reg">ED1_q_b[31]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[31]_PORT_B_address_reg">ED1_q_b[31]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[31]_PORT_A_write_enable_reg">ED1_q_b[31]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[31]_PORT_B_read_enable_reg">ED1_q_b[31]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[31]_clock_0">ED1_q_b[31]_clock_0</A>, <A HREF="#ED1_q_b[31]_clock_1">ED1_q_b[31]_clock_1</A>, <A HREF="#ED1_q_b[31]_clock_enable_0">ED1_q_b[31]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[31]">ED1_q_b[31]</A> = <A HREF="#ED1_q_b[31]_PORT_B_data_out">ED1_q_b[31]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[30]_PORT_A_data_in">ED2_q_b[30]_PORT_A_data_in</A> = <A HREF="#YC1L814">YC1L814</A>;
<P><A NAME="ED2_q_b[30]_PORT_A_data_in_reg">ED2_q_b[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[30]_PORT_A_data_in">ED2_q_b[30]_PORT_A_data_in</A>, ED2_q_b[30]_clock_0, , , );
<P><A NAME="ED2_q_b[30]_PORT_A_address">ED2_q_b[30]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[30]_PORT_A_address_reg">ED2_q_b[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[30]_PORT_A_address">ED2_q_b[30]_PORT_A_address</A>, ED2_q_b[30]_clock_0, , , );
<P><A NAME="ED2_q_b[30]_PORT_B_address">ED2_q_b[30]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[30]_PORT_B_address_reg">ED2_q_b[30]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[30]_PORT_B_address">ED2_q_b[30]_PORT_B_address</A>, ED2_q_b[30]_clock_1, , , );
<P><A NAME="ED2_q_b[30]_PORT_A_write_enable">ED2_q_b[30]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[30]_PORT_A_write_enable_reg">ED2_q_b[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[30]_PORT_A_write_enable">ED2_q_b[30]_PORT_A_write_enable</A>, ED2_q_b[30]_clock_0, , , );
<P><A NAME="ED2_q_b[30]_PORT_B_read_enable">ED2_q_b[30]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[30]_PORT_B_read_enable_reg">ED2_q_b[30]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[30]_PORT_B_read_enable">ED2_q_b[30]_PORT_B_read_enable</A>, ED2_q_b[30]_clock_1, , , );
<P><A NAME="ED2_q_b[30]_clock_0">ED2_q_b[30]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[30]_clock_1">ED2_q_b[30]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[30]_clock_enable_0">ED2_q_b[30]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[30]_PORT_B_data_out">ED2_q_b[30]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[30]_PORT_A_data_in_reg">ED2_q_b[30]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[30]_PORT_A_address_reg">ED2_q_b[30]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[30]_PORT_B_address_reg">ED2_q_b[30]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[30]_PORT_A_write_enable_reg">ED2_q_b[30]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[30]_PORT_B_read_enable_reg">ED2_q_b[30]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[30]_clock_0">ED2_q_b[30]_clock_0</A>, <A HREF="#ED2_q_b[30]_clock_1">ED2_q_b[30]_clock_1</A>, <A HREF="#ED2_q_b[30]_clock_enable_0">ED2_q_b[30]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[30]">ED2_q_b[30]</A> = <A HREF="#ED2_q_b[30]_PORT_B_data_out">ED2_q_b[30]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[30]_PORT_A_data_in">ED1_q_b[30]_PORT_A_data_in</A> = <A HREF="#YC1L814">YC1L814</A>;
<P><A NAME="ED1_q_b[30]_PORT_A_data_in_reg">ED1_q_b[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[30]_PORT_A_data_in">ED1_q_b[30]_PORT_A_data_in</A>, ED1_q_b[30]_clock_0, , , );
<P><A NAME="ED1_q_b[30]_PORT_A_address">ED1_q_b[30]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[30]_PORT_A_address_reg">ED1_q_b[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[30]_PORT_A_address">ED1_q_b[30]_PORT_A_address</A>, ED1_q_b[30]_clock_0, , , );
<P><A NAME="ED1_q_b[30]_PORT_B_address">ED1_q_b[30]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[30]_PORT_B_address_reg">ED1_q_b[30]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[30]_PORT_B_address">ED1_q_b[30]_PORT_B_address</A>, ED1_q_b[30]_clock_1, , , );
<P><A NAME="ED1_q_b[30]_PORT_A_write_enable">ED1_q_b[30]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[30]_PORT_A_write_enable_reg">ED1_q_b[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[30]_PORT_A_write_enable">ED1_q_b[30]_PORT_A_write_enable</A>, ED1_q_b[30]_clock_0, , , );
<P><A NAME="ED1_q_b[30]_PORT_B_read_enable">ED1_q_b[30]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[30]_PORT_B_read_enable_reg">ED1_q_b[30]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[30]_PORT_B_read_enable">ED1_q_b[30]_PORT_B_read_enable</A>, ED1_q_b[30]_clock_1, , , );
<P><A NAME="ED1_q_b[30]_clock_0">ED1_q_b[30]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[30]_clock_1">ED1_q_b[30]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[30]_clock_enable_0">ED1_q_b[30]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[30]_PORT_B_data_out">ED1_q_b[30]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[30]_PORT_A_data_in_reg">ED1_q_b[30]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[30]_PORT_A_address_reg">ED1_q_b[30]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[30]_PORT_B_address_reg">ED1_q_b[30]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[30]_PORT_A_write_enable_reg">ED1_q_b[30]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[30]_PORT_B_read_enable_reg">ED1_q_b[30]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[30]_clock_0">ED1_q_b[30]_clock_0</A>, <A HREF="#ED1_q_b[30]_clock_1">ED1_q_b[30]_clock_1</A>, <A HREF="#ED1_q_b[30]_clock_enable_0">ED1_q_b[30]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[30]">ED1_q_b[30]</A> = <A HREF="#ED1_q_b[30]_PORT_B_data_out">ED1_q_b[30]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[29]_PORT_A_data_in">ED2_q_b[29]_PORT_A_data_in</A> = <A HREF="#YC1L813">YC1L813</A>;
<P><A NAME="ED2_q_b[29]_PORT_A_data_in_reg">ED2_q_b[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[29]_PORT_A_data_in">ED2_q_b[29]_PORT_A_data_in</A>, ED2_q_b[29]_clock_0, , , );
<P><A NAME="ED2_q_b[29]_PORT_A_address">ED2_q_b[29]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[29]_PORT_A_address_reg">ED2_q_b[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[29]_PORT_A_address">ED2_q_b[29]_PORT_A_address</A>, ED2_q_b[29]_clock_0, , , );
<P><A NAME="ED2_q_b[29]_PORT_B_address">ED2_q_b[29]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[29]_PORT_B_address_reg">ED2_q_b[29]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[29]_PORT_B_address">ED2_q_b[29]_PORT_B_address</A>, ED2_q_b[29]_clock_1, , , );
<P><A NAME="ED2_q_b[29]_PORT_A_write_enable">ED2_q_b[29]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[29]_PORT_A_write_enable_reg">ED2_q_b[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[29]_PORT_A_write_enable">ED2_q_b[29]_PORT_A_write_enable</A>, ED2_q_b[29]_clock_0, , , );
<P><A NAME="ED2_q_b[29]_PORT_B_read_enable">ED2_q_b[29]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[29]_PORT_B_read_enable_reg">ED2_q_b[29]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[29]_PORT_B_read_enable">ED2_q_b[29]_PORT_B_read_enable</A>, ED2_q_b[29]_clock_1, , , );
<P><A NAME="ED2_q_b[29]_clock_0">ED2_q_b[29]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[29]_clock_1">ED2_q_b[29]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[29]_clock_enable_0">ED2_q_b[29]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[29]_PORT_B_data_out">ED2_q_b[29]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[29]_PORT_A_data_in_reg">ED2_q_b[29]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[29]_PORT_A_address_reg">ED2_q_b[29]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[29]_PORT_B_address_reg">ED2_q_b[29]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[29]_PORT_A_write_enable_reg">ED2_q_b[29]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[29]_PORT_B_read_enable_reg">ED2_q_b[29]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[29]_clock_0">ED2_q_b[29]_clock_0</A>, <A HREF="#ED2_q_b[29]_clock_1">ED2_q_b[29]_clock_1</A>, <A HREF="#ED2_q_b[29]_clock_enable_0">ED2_q_b[29]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[29]">ED2_q_b[29]</A> = <A HREF="#ED2_q_b[29]_PORT_B_data_out">ED2_q_b[29]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[29]_PORT_A_data_in">ED1_q_b[29]_PORT_A_data_in</A> = <A HREF="#YC1L813">YC1L813</A>;
<P><A NAME="ED1_q_b[29]_PORT_A_data_in_reg">ED1_q_b[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[29]_PORT_A_data_in">ED1_q_b[29]_PORT_A_data_in</A>, ED1_q_b[29]_clock_0, , , );
<P><A NAME="ED1_q_b[29]_PORT_A_address">ED1_q_b[29]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[29]_PORT_A_address_reg">ED1_q_b[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[29]_PORT_A_address">ED1_q_b[29]_PORT_A_address</A>, ED1_q_b[29]_clock_0, , , );
<P><A NAME="ED1_q_b[29]_PORT_B_address">ED1_q_b[29]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[29]_PORT_B_address_reg">ED1_q_b[29]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[29]_PORT_B_address">ED1_q_b[29]_PORT_B_address</A>, ED1_q_b[29]_clock_1, , , );
<P><A NAME="ED1_q_b[29]_PORT_A_write_enable">ED1_q_b[29]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[29]_PORT_A_write_enable_reg">ED1_q_b[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[29]_PORT_A_write_enable">ED1_q_b[29]_PORT_A_write_enable</A>, ED1_q_b[29]_clock_0, , , );
<P><A NAME="ED1_q_b[29]_PORT_B_read_enable">ED1_q_b[29]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[29]_PORT_B_read_enable_reg">ED1_q_b[29]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[29]_PORT_B_read_enable">ED1_q_b[29]_PORT_B_read_enable</A>, ED1_q_b[29]_clock_1, , , );
<P><A NAME="ED1_q_b[29]_clock_0">ED1_q_b[29]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[29]_clock_1">ED1_q_b[29]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[29]_clock_enable_0">ED1_q_b[29]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[29]_PORT_B_data_out">ED1_q_b[29]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[29]_PORT_A_data_in_reg">ED1_q_b[29]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[29]_PORT_A_address_reg">ED1_q_b[29]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[29]_PORT_B_address_reg">ED1_q_b[29]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[29]_PORT_A_write_enable_reg">ED1_q_b[29]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[29]_PORT_B_read_enable_reg">ED1_q_b[29]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[29]_clock_0">ED1_q_b[29]_clock_0</A>, <A HREF="#ED1_q_b[29]_clock_1">ED1_q_b[29]_clock_1</A>, <A HREF="#ED1_q_b[29]_clock_enable_0">ED1_q_b[29]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[29]">ED1_q_b[29]</A> = <A HREF="#ED1_q_b[29]_PORT_B_data_out">ED1_q_b[29]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[28]_PORT_A_data_in">ED2_q_b[28]_PORT_A_data_in</A> = <A HREF="#YC1L812">YC1L812</A>;
<P><A NAME="ED2_q_b[28]_PORT_A_data_in_reg">ED2_q_b[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[28]_PORT_A_data_in">ED2_q_b[28]_PORT_A_data_in</A>, ED2_q_b[28]_clock_0, , , );
<P><A NAME="ED2_q_b[28]_PORT_A_address">ED2_q_b[28]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[28]_PORT_A_address_reg">ED2_q_b[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[28]_PORT_A_address">ED2_q_b[28]_PORT_A_address</A>, ED2_q_b[28]_clock_0, , , );
<P><A NAME="ED2_q_b[28]_PORT_B_address">ED2_q_b[28]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[28]_PORT_B_address_reg">ED2_q_b[28]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[28]_PORT_B_address">ED2_q_b[28]_PORT_B_address</A>, ED2_q_b[28]_clock_1, , , );
<P><A NAME="ED2_q_b[28]_PORT_A_write_enable">ED2_q_b[28]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[28]_PORT_A_write_enable_reg">ED2_q_b[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[28]_PORT_A_write_enable">ED2_q_b[28]_PORT_A_write_enable</A>, ED2_q_b[28]_clock_0, , , );
<P><A NAME="ED2_q_b[28]_PORT_B_read_enable">ED2_q_b[28]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[28]_PORT_B_read_enable_reg">ED2_q_b[28]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[28]_PORT_B_read_enable">ED2_q_b[28]_PORT_B_read_enable</A>, ED2_q_b[28]_clock_1, , , );
<P><A NAME="ED2_q_b[28]_clock_0">ED2_q_b[28]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[28]_clock_1">ED2_q_b[28]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[28]_clock_enable_0">ED2_q_b[28]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[28]_PORT_B_data_out">ED2_q_b[28]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[28]_PORT_A_data_in_reg">ED2_q_b[28]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[28]_PORT_A_address_reg">ED2_q_b[28]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[28]_PORT_B_address_reg">ED2_q_b[28]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[28]_PORT_A_write_enable_reg">ED2_q_b[28]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[28]_PORT_B_read_enable_reg">ED2_q_b[28]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[28]_clock_0">ED2_q_b[28]_clock_0</A>, <A HREF="#ED2_q_b[28]_clock_1">ED2_q_b[28]_clock_1</A>, <A HREF="#ED2_q_b[28]_clock_enable_0">ED2_q_b[28]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[28]">ED2_q_b[28]</A> = <A HREF="#ED2_q_b[28]_PORT_B_data_out">ED2_q_b[28]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[28]_PORT_A_data_in">ED1_q_b[28]_PORT_A_data_in</A> = <A HREF="#YC1L812">YC1L812</A>;
<P><A NAME="ED1_q_b[28]_PORT_A_data_in_reg">ED1_q_b[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[28]_PORT_A_data_in">ED1_q_b[28]_PORT_A_data_in</A>, ED1_q_b[28]_clock_0, , , );
<P><A NAME="ED1_q_b[28]_PORT_A_address">ED1_q_b[28]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[28]_PORT_A_address_reg">ED1_q_b[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[28]_PORT_A_address">ED1_q_b[28]_PORT_A_address</A>, ED1_q_b[28]_clock_0, , , );
<P><A NAME="ED1_q_b[28]_PORT_B_address">ED1_q_b[28]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[28]_PORT_B_address_reg">ED1_q_b[28]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[28]_PORT_B_address">ED1_q_b[28]_PORT_B_address</A>, ED1_q_b[28]_clock_1, , , );
<P><A NAME="ED1_q_b[28]_PORT_A_write_enable">ED1_q_b[28]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[28]_PORT_A_write_enable_reg">ED1_q_b[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[28]_PORT_A_write_enable">ED1_q_b[28]_PORT_A_write_enable</A>, ED1_q_b[28]_clock_0, , , );
<P><A NAME="ED1_q_b[28]_PORT_B_read_enable">ED1_q_b[28]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[28]_PORT_B_read_enable_reg">ED1_q_b[28]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[28]_PORT_B_read_enable">ED1_q_b[28]_PORT_B_read_enable</A>, ED1_q_b[28]_clock_1, , , );
<P><A NAME="ED1_q_b[28]_clock_0">ED1_q_b[28]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[28]_clock_1">ED1_q_b[28]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[28]_clock_enable_0">ED1_q_b[28]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[28]_PORT_B_data_out">ED1_q_b[28]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[28]_PORT_A_data_in_reg">ED1_q_b[28]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[28]_PORT_A_address_reg">ED1_q_b[28]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[28]_PORT_B_address_reg">ED1_q_b[28]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[28]_PORT_A_write_enable_reg">ED1_q_b[28]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[28]_PORT_B_read_enable_reg">ED1_q_b[28]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[28]_clock_0">ED1_q_b[28]_clock_0</A>, <A HREF="#ED1_q_b[28]_clock_1">ED1_q_b[28]_clock_1</A>, <A HREF="#ED1_q_b[28]_clock_enable_0">ED1_q_b[28]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[28]">ED1_q_b[28]</A> = <A HREF="#ED1_q_b[28]_PORT_B_data_out">ED1_q_b[28]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[20]_PORT_A_data_in">ED2_q_b[20]_PORT_A_data_in</A> = <A HREF="#YC1L804">YC1L804</A>;
<P><A NAME="ED2_q_b[20]_PORT_A_data_in_reg">ED2_q_b[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[20]_PORT_A_data_in">ED2_q_b[20]_PORT_A_data_in</A>, ED2_q_b[20]_clock_0, , , );
<P><A NAME="ED2_q_b[20]_PORT_A_address">ED2_q_b[20]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[20]_PORT_A_address_reg">ED2_q_b[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[20]_PORT_A_address">ED2_q_b[20]_PORT_A_address</A>, ED2_q_b[20]_clock_0, , , );
<P><A NAME="ED2_q_b[20]_PORT_B_address">ED2_q_b[20]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[20]_PORT_B_address_reg">ED2_q_b[20]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[20]_PORT_B_address">ED2_q_b[20]_PORT_B_address</A>, ED2_q_b[20]_clock_1, , , );
<P><A NAME="ED2_q_b[20]_PORT_A_write_enable">ED2_q_b[20]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[20]_PORT_A_write_enable_reg">ED2_q_b[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[20]_PORT_A_write_enable">ED2_q_b[20]_PORT_A_write_enable</A>, ED2_q_b[20]_clock_0, , , );
<P><A NAME="ED2_q_b[20]_PORT_B_read_enable">ED2_q_b[20]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[20]_PORT_B_read_enable_reg">ED2_q_b[20]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[20]_PORT_B_read_enable">ED2_q_b[20]_PORT_B_read_enable</A>, ED2_q_b[20]_clock_1, , , );
<P><A NAME="ED2_q_b[20]_clock_0">ED2_q_b[20]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[20]_clock_1">ED2_q_b[20]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[20]_clock_enable_0">ED2_q_b[20]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[20]_PORT_B_data_out">ED2_q_b[20]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[20]_PORT_A_data_in_reg">ED2_q_b[20]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[20]_PORT_A_address_reg">ED2_q_b[20]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[20]_PORT_B_address_reg">ED2_q_b[20]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[20]_PORT_A_write_enable_reg">ED2_q_b[20]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[20]_PORT_B_read_enable_reg">ED2_q_b[20]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[20]_clock_0">ED2_q_b[20]_clock_0</A>, <A HREF="#ED2_q_b[20]_clock_1">ED2_q_b[20]_clock_1</A>, <A HREF="#ED2_q_b[20]_clock_enable_0">ED2_q_b[20]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[20]">ED2_q_b[20]</A> = <A HREF="#ED2_q_b[20]_PORT_B_data_out">ED2_q_b[20]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[20]_PORT_A_data_in">ED1_q_b[20]_PORT_A_data_in</A> = <A HREF="#YC1L804">YC1L804</A>;
<P><A NAME="ED1_q_b[20]_PORT_A_data_in_reg">ED1_q_b[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[20]_PORT_A_data_in">ED1_q_b[20]_PORT_A_data_in</A>, ED1_q_b[20]_clock_0, , , );
<P><A NAME="ED1_q_b[20]_PORT_A_address">ED1_q_b[20]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[20]_PORT_A_address_reg">ED1_q_b[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[20]_PORT_A_address">ED1_q_b[20]_PORT_A_address</A>, ED1_q_b[20]_clock_0, , , );
<P><A NAME="ED1_q_b[20]_PORT_B_address">ED1_q_b[20]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[20]_PORT_B_address_reg">ED1_q_b[20]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[20]_PORT_B_address">ED1_q_b[20]_PORT_B_address</A>, ED1_q_b[20]_clock_1, , , );
<P><A NAME="ED1_q_b[20]_PORT_A_write_enable">ED1_q_b[20]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[20]_PORT_A_write_enable_reg">ED1_q_b[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[20]_PORT_A_write_enable">ED1_q_b[20]_PORT_A_write_enable</A>, ED1_q_b[20]_clock_0, , , );
<P><A NAME="ED1_q_b[20]_PORT_B_read_enable">ED1_q_b[20]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[20]_PORT_B_read_enable_reg">ED1_q_b[20]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[20]_PORT_B_read_enable">ED1_q_b[20]_PORT_B_read_enable</A>, ED1_q_b[20]_clock_1, , , );
<P><A NAME="ED1_q_b[20]_clock_0">ED1_q_b[20]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[20]_clock_1">ED1_q_b[20]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[20]_clock_enable_0">ED1_q_b[20]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[20]_PORT_B_data_out">ED1_q_b[20]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[20]_PORT_A_data_in_reg">ED1_q_b[20]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[20]_PORT_A_address_reg">ED1_q_b[20]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[20]_PORT_B_address_reg">ED1_q_b[20]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[20]_PORT_A_write_enable_reg">ED1_q_b[20]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[20]_PORT_B_read_enable_reg">ED1_q_b[20]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[20]_clock_0">ED1_q_b[20]_clock_0</A>, <A HREF="#ED1_q_b[20]_clock_1">ED1_q_b[20]_clock_1</A>, <A HREF="#ED1_q_b[20]_clock_enable_0">ED1_q_b[20]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[20]">ED1_q_b[20]</A> = <A HREF="#ED1_q_b[20]_PORT_B_data_out">ED1_q_b[20]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[19]_PORT_A_data_in">ED2_q_b[19]_PORT_A_data_in</A> = <A HREF="#YC1L803">YC1L803</A>;
<P><A NAME="ED2_q_b[19]_PORT_A_data_in_reg">ED2_q_b[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[19]_PORT_A_data_in">ED2_q_b[19]_PORT_A_data_in</A>, ED2_q_b[19]_clock_0, , , );
<P><A NAME="ED2_q_b[19]_PORT_A_address">ED2_q_b[19]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[19]_PORT_A_address_reg">ED2_q_b[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[19]_PORT_A_address">ED2_q_b[19]_PORT_A_address</A>, ED2_q_b[19]_clock_0, , , );
<P><A NAME="ED2_q_b[19]_PORT_B_address">ED2_q_b[19]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[19]_PORT_B_address_reg">ED2_q_b[19]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[19]_PORT_B_address">ED2_q_b[19]_PORT_B_address</A>, ED2_q_b[19]_clock_1, , , );
<P><A NAME="ED2_q_b[19]_PORT_A_write_enable">ED2_q_b[19]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[19]_PORT_A_write_enable_reg">ED2_q_b[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[19]_PORT_A_write_enable">ED2_q_b[19]_PORT_A_write_enable</A>, ED2_q_b[19]_clock_0, , , );
<P><A NAME="ED2_q_b[19]_PORT_B_read_enable">ED2_q_b[19]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[19]_PORT_B_read_enable_reg">ED2_q_b[19]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[19]_PORT_B_read_enable">ED2_q_b[19]_PORT_B_read_enable</A>, ED2_q_b[19]_clock_1, , , );
<P><A NAME="ED2_q_b[19]_clock_0">ED2_q_b[19]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[19]_clock_1">ED2_q_b[19]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[19]_clock_enable_0">ED2_q_b[19]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[19]_PORT_B_data_out">ED2_q_b[19]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[19]_PORT_A_data_in_reg">ED2_q_b[19]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[19]_PORT_A_address_reg">ED2_q_b[19]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[19]_PORT_B_address_reg">ED2_q_b[19]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[19]_PORT_A_write_enable_reg">ED2_q_b[19]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[19]_PORT_B_read_enable_reg">ED2_q_b[19]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[19]_clock_0">ED2_q_b[19]_clock_0</A>, <A HREF="#ED2_q_b[19]_clock_1">ED2_q_b[19]_clock_1</A>, <A HREF="#ED2_q_b[19]_clock_enable_0">ED2_q_b[19]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[19]">ED2_q_b[19]</A> = <A HREF="#ED2_q_b[19]_PORT_B_data_out">ED2_q_b[19]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[19]_PORT_A_data_in">ED1_q_b[19]_PORT_A_data_in</A> = <A HREF="#YC1L803">YC1L803</A>;
<P><A NAME="ED1_q_b[19]_PORT_A_data_in_reg">ED1_q_b[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[19]_PORT_A_data_in">ED1_q_b[19]_PORT_A_data_in</A>, ED1_q_b[19]_clock_0, , , );
<P><A NAME="ED1_q_b[19]_PORT_A_address">ED1_q_b[19]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[19]_PORT_A_address_reg">ED1_q_b[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[19]_PORT_A_address">ED1_q_b[19]_PORT_A_address</A>, ED1_q_b[19]_clock_0, , , );
<P><A NAME="ED1_q_b[19]_PORT_B_address">ED1_q_b[19]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[19]_PORT_B_address_reg">ED1_q_b[19]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[19]_PORT_B_address">ED1_q_b[19]_PORT_B_address</A>, ED1_q_b[19]_clock_1, , , );
<P><A NAME="ED1_q_b[19]_PORT_A_write_enable">ED1_q_b[19]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[19]_PORT_A_write_enable_reg">ED1_q_b[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[19]_PORT_A_write_enable">ED1_q_b[19]_PORT_A_write_enable</A>, ED1_q_b[19]_clock_0, , , );
<P><A NAME="ED1_q_b[19]_PORT_B_read_enable">ED1_q_b[19]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[19]_PORT_B_read_enable_reg">ED1_q_b[19]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[19]_PORT_B_read_enable">ED1_q_b[19]_PORT_B_read_enable</A>, ED1_q_b[19]_clock_1, , , );
<P><A NAME="ED1_q_b[19]_clock_0">ED1_q_b[19]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[19]_clock_1">ED1_q_b[19]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[19]_clock_enable_0">ED1_q_b[19]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[19]_PORT_B_data_out">ED1_q_b[19]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[19]_PORT_A_data_in_reg">ED1_q_b[19]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[19]_PORT_A_address_reg">ED1_q_b[19]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[19]_PORT_B_address_reg">ED1_q_b[19]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[19]_PORT_A_write_enable_reg">ED1_q_b[19]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[19]_PORT_B_read_enable_reg">ED1_q_b[19]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[19]_clock_0">ED1_q_b[19]_clock_0</A>, <A HREF="#ED1_q_b[19]_clock_1">ED1_q_b[19]_clock_1</A>, <A HREF="#ED1_q_b[19]_clock_enable_0">ED1_q_b[19]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[19]">ED1_q_b[19]</A> = <A HREF="#ED1_q_b[19]_PORT_B_data_out">ED1_q_b[19]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[18]_PORT_A_data_in">ED2_q_b[18]_PORT_A_data_in</A> = <A HREF="#YC1L802">YC1L802</A>;
<P><A NAME="ED2_q_b[18]_PORT_A_data_in_reg">ED2_q_b[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[18]_PORT_A_data_in">ED2_q_b[18]_PORT_A_data_in</A>, ED2_q_b[18]_clock_0, , , );
<P><A NAME="ED2_q_b[18]_PORT_A_address">ED2_q_b[18]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[18]_PORT_A_address_reg">ED2_q_b[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[18]_PORT_A_address">ED2_q_b[18]_PORT_A_address</A>, ED2_q_b[18]_clock_0, , , );
<P><A NAME="ED2_q_b[18]_PORT_B_address">ED2_q_b[18]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[18]_PORT_B_address_reg">ED2_q_b[18]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[18]_PORT_B_address">ED2_q_b[18]_PORT_B_address</A>, ED2_q_b[18]_clock_1, , , );
<P><A NAME="ED2_q_b[18]_PORT_A_write_enable">ED2_q_b[18]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[18]_PORT_A_write_enable_reg">ED2_q_b[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[18]_PORT_A_write_enable">ED2_q_b[18]_PORT_A_write_enable</A>, ED2_q_b[18]_clock_0, , , );
<P><A NAME="ED2_q_b[18]_PORT_B_read_enable">ED2_q_b[18]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[18]_PORT_B_read_enable_reg">ED2_q_b[18]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[18]_PORT_B_read_enable">ED2_q_b[18]_PORT_B_read_enable</A>, ED2_q_b[18]_clock_1, , , );
<P><A NAME="ED2_q_b[18]_clock_0">ED2_q_b[18]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[18]_clock_1">ED2_q_b[18]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[18]_clock_enable_0">ED2_q_b[18]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[18]_PORT_B_data_out">ED2_q_b[18]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[18]_PORT_A_data_in_reg">ED2_q_b[18]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[18]_PORT_A_address_reg">ED2_q_b[18]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[18]_PORT_B_address_reg">ED2_q_b[18]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[18]_PORT_A_write_enable_reg">ED2_q_b[18]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[18]_PORT_B_read_enable_reg">ED2_q_b[18]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[18]_clock_0">ED2_q_b[18]_clock_0</A>, <A HREF="#ED2_q_b[18]_clock_1">ED2_q_b[18]_clock_1</A>, <A HREF="#ED2_q_b[18]_clock_enable_0">ED2_q_b[18]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[18]">ED2_q_b[18]</A> = <A HREF="#ED2_q_b[18]_PORT_B_data_out">ED2_q_b[18]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[18]_PORT_A_data_in">ED1_q_b[18]_PORT_A_data_in</A> = <A HREF="#YC1L802">YC1L802</A>;
<P><A NAME="ED1_q_b[18]_PORT_A_data_in_reg">ED1_q_b[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[18]_PORT_A_data_in">ED1_q_b[18]_PORT_A_data_in</A>, ED1_q_b[18]_clock_0, , , );
<P><A NAME="ED1_q_b[18]_PORT_A_address">ED1_q_b[18]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[18]_PORT_A_address_reg">ED1_q_b[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[18]_PORT_A_address">ED1_q_b[18]_PORT_A_address</A>, ED1_q_b[18]_clock_0, , , );
<P><A NAME="ED1_q_b[18]_PORT_B_address">ED1_q_b[18]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[18]_PORT_B_address_reg">ED1_q_b[18]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[18]_PORT_B_address">ED1_q_b[18]_PORT_B_address</A>, ED1_q_b[18]_clock_1, , , );
<P><A NAME="ED1_q_b[18]_PORT_A_write_enable">ED1_q_b[18]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[18]_PORT_A_write_enable_reg">ED1_q_b[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[18]_PORT_A_write_enable">ED1_q_b[18]_PORT_A_write_enable</A>, ED1_q_b[18]_clock_0, , , );
<P><A NAME="ED1_q_b[18]_PORT_B_read_enable">ED1_q_b[18]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[18]_PORT_B_read_enable_reg">ED1_q_b[18]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[18]_PORT_B_read_enable">ED1_q_b[18]_PORT_B_read_enable</A>, ED1_q_b[18]_clock_1, , , );
<P><A NAME="ED1_q_b[18]_clock_0">ED1_q_b[18]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[18]_clock_1">ED1_q_b[18]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[18]_clock_enable_0">ED1_q_b[18]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[18]_PORT_B_data_out">ED1_q_b[18]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[18]_PORT_A_data_in_reg">ED1_q_b[18]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[18]_PORT_A_address_reg">ED1_q_b[18]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[18]_PORT_B_address_reg">ED1_q_b[18]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[18]_PORT_A_write_enable_reg">ED1_q_b[18]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[18]_PORT_B_read_enable_reg">ED1_q_b[18]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[18]_clock_0">ED1_q_b[18]_clock_0</A>, <A HREF="#ED1_q_b[18]_clock_1">ED1_q_b[18]_clock_1</A>, <A HREF="#ED1_q_b[18]_clock_enable_0">ED1_q_b[18]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[18]">ED1_q_b[18]</A> = <A HREF="#ED1_q_b[18]_PORT_B_data_out">ED1_q_b[18]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[17]_PORT_A_data_in">ED2_q_b[17]_PORT_A_data_in</A> = <A HREF="#YC1L801">YC1L801</A>;
<P><A NAME="ED2_q_b[17]_PORT_A_data_in_reg">ED2_q_b[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[17]_PORT_A_data_in">ED2_q_b[17]_PORT_A_data_in</A>, ED2_q_b[17]_clock_0, , , );
<P><A NAME="ED2_q_b[17]_PORT_A_address">ED2_q_b[17]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[17]_PORT_A_address_reg">ED2_q_b[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[17]_PORT_A_address">ED2_q_b[17]_PORT_A_address</A>, ED2_q_b[17]_clock_0, , , );
<P><A NAME="ED2_q_b[17]_PORT_B_address">ED2_q_b[17]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[17]_PORT_B_address_reg">ED2_q_b[17]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[17]_PORT_B_address">ED2_q_b[17]_PORT_B_address</A>, ED2_q_b[17]_clock_1, , , );
<P><A NAME="ED2_q_b[17]_PORT_A_write_enable">ED2_q_b[17]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[17]_PORT_A_write_enable_reg">ED2_q_b[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[17]_PORT_A_write_enable">ED2_q_b[17]_PORT_A_write_enable</A>, ED2_q_b[17]_clock_0, , , );
<P><A NAME="ED2_q_b[17]_PORT_B_read_enable">ED2_q_b[17]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[17]_PORT_B_read_enable_reg">ED2_q_b[17]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[17]_PORT_B_read_enable">ED2_q_b[17]_PORT_B_read_enable</A>, ED2_q_b[17]_clock_1, , , );
<P><A NAME="ED2_q_b[17]_clock_0">ED2_q_b[17]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[17]_clock_1">ED2_q_b[17]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[17]_clock_enable_0">ED2_q_b[17]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[17]_PORT_B_data_out">ED2_q_b[17]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[17]_PORT_A_data_in_reg">ED2_q_b[17]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[17]_PORT_A_address_reg">ED2_q_b[17]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[17]_PORT_B_address_reg">ED2_q_b[17]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[17]_PORT_A_write_enable_reg">ED2_q_b[17]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[17]_PORT_B_read_enable_reg">ED2_q_b[17]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[17]_clock_0">ED2_q_b[17]_clock_0</A>, <A HREF="#ED2_q_b[17]_clock_1">ED2_q_b[17]_clock_1</A>, <A HREF="#ED2_q_b[17]_clock_enable_0">ED2_q_b[17]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[17]">ED2_q_b[17]</A> = <A HREF="#ED2_q_b[17]_PORT_B_data_out">ED2_q_b[17]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[17]_PORT_A_data_in">ED1_q_b[17]_PORT_A_data_in</A> = <A HREF="#YC1L801">YC1L801</A>;
<P><A NAME="ED1_q_b[17]_PORT_A_data_in_reg">ED1_q_b[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[17]_PORT_A_data_in">ED1_q_b[17]_PORT_A_data_in</A>, ED1_q_b[17]_clock_0, , , );
<P><A NAME="ED1_q_b[17]_PORT_A_address">ED1_q_b[17]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[17]_PORT_A_address_reg">ED1_q_b[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[17]_PORT_A_address">ED1_q_b[17]_PORT_A_address</A>, ED1_q_b[17]_clock_0, , , );
<P><A NAME="ED1_q_b[17]_PORT_B_address">ED1_q_b[17]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[17]_PORT_B_address_reg">ED1_q_b[17]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[17]_PORT_B_address">ED1_q_b[17]_PORT_B_address</A>, ED1_q_b[17]_clock_1, , , );
<P><A NAME="ED1_q_b[17]_PORT_A_write_enable">ED1_q_b[17]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[17]_PORT_A_write_enable_reg">ED1_q_b[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[17]_PORT_A_write_enable">ED1_q_b[17]_PORT_A_write_enable</A>, ED1_q_b[17]_clock_0, , , );
<P><A NAME="ED1_q_b[17]_PORT_B_read_enable">ED1_q_b[17]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[17]_PORT_B_read_enable_reg">ED1_q_b[17]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[17]_PORT_B_read_enable">ED1_q_b[17]_PORT_B_read_enable</A>, ED1_q_b[17]_clock_1, , , );
<P><A NAME="ED1_q_b[17]_clock_0">ED1_q_b[17]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[17]_clock_1">ED1_q_b[17]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[17]_clock_enable_0">ED1_q_b[17]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[17]_PORT_B_data_out">ED1_q_b[17]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[17]_PORT_A_data_in_reg">ED1_q_b[17]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[17]_PORT_A_address_reg">ED1_q_b[17]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[17]_PORT_B_address_reg">ED1_q_b[17]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[17]_PORT_A_write_enable_reg">ED1_q_b[17]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[17]_PORT_B_read_enable_reg">ED1_q_b[17]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[17]_clock_0">ED1_q_b[17]_clock_0</A>, <A HREF="#ED1_q_b[17]_clock_1">ED1_q_b[17]_clock_1</A>, <A HREF="#ED1_q_b[17]_clock_enable_0">ED1_q_b[17]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[17]">ED1_q_b[17]</A> = <A HREF="#ED1_q_b[17]_PORT_B_data_out">ED1_q_b[17]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[1]_PORT_A_data_in">ED1_q_b[1]_PORT_A_data_in</A> = <A HREF="#YC1L785">YC1L785</A>;
<P><A NAME="ED1_q_b[1]_PORT_A_data_in_reg">ED1_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[1]_PORT_A_data_in">ED1_q_b[1]_PORT_A_data_in</A>, ED1_q_b[1]_clock_0, , , );
<P><A NAME="ED1_q_b[1]_PORT_A_address">ED1_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[1]_PORT_A_address_reg">ED1_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[1]_PORT_A_address">ED1_q_b[1]_PORT_A_address</A>, ED1_q_b[1]_clock_0, , , );
<P><A NAME="ED1_q_b[1]_PORT_B_address">ED1_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[1]_PORT_B_address_reg">ED1_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[1]_PORT_B_address">ED1_q_b[1]_PORT_B_address</A>, ED1_q_b[1]_clock_1, , , );
<P><A NAME="ED1_q_b[1]_PORT_A_write_enable">ED1_q_b[1]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[1]_PORT_A_write_enable_reg">ED1_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[1]_PORT_A_write_enable">ED1_q_b[1]_PORT_A_write_enable</A>, ED1_q_b[1]_clock_0, , , );
<P><A NAME="ED1_q_b[1]_PORT_B_read_enable">ED1_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[1]_PORT_B_read_enable_reg">ED1_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[1]_PORT_B_read_enable">ED1_q_b[1]_PORT_B_read_enable</A>, ED1_q_b[1]_clock_1, , , );
<P><A NAME="ED1_q_b[1]_clock_0">ED1_q_b[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[1]_clock_1">ED1_q_b[1]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[1]_clock_enable_0">ED1_q_b[1]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[1]_PORT_B_data_out">ED1_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[1]_PORT_A_data_in_reg">ED1_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[1]_PORT_A_address_reg">ED1_q_b[1]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[1]_PORT_B_address_reg">ED1_q_b[1]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[1]_PORT_A_write_enable_reg">ED1_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[1]_PORT_B_read_enable_reg">ED1_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[1]_clock_0">ED1_q_b[1]_clock_0</A>, <A HREF="#ED1_q_b[1]_clock_1">ED1_q_b[1]_clock_1</A>, <A HREF="#ED1_q_b[1]_clock_enable_0">ED1_q_b[1]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[1]">ED1_q_b[1]</A> = <A HREF="#ED1_q_b[1]_PORT_B_data_out">ED1_q_b[1]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[27]_PORT_A_data_in">ED2_q_b[27]_PORT_A_data_in</A> = <A HREF="#YC1L811">YC1L811</A>;
<P><A NAME="ED2_q_b[27]_PORT_A_data_in_reg">ED2_q_b[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[27]_PORT_A_data_in">ED2_q_b[27]_PORT_A_data_in</A>, ED2_q_b[27]_clock_0, , , );
<P><A NAME="ED2_q_b[27]_PORT_A_address">ED2_q_b[27]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[27]_PORT_A_address_reg">ED2_q_b[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[27]_PORT_A_address">ED2_q_b[27]_PORT_A_address</A>, ED2_q_b[27]_clock_0, , , );
<P><A NAME="ED2_q_b[27]_PORT_B_address">ED2_q_b[27]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[27]_PORT_B_address_reg">ED2_q_b[27]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[27]_PORT_B_address">ED2_q_b[27]_PORT_B_address</A>, ED2_q_b[27]_clock_1, , , );
<P><A NAME="ED2_q_b[27]_PORT_A_write_enable">ED2_q_b[27]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[27]_PORT_A_write_enable_reg">ED2_q_b[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[27]_PORT_A_write_enable">ED2_q_b[27]_PORT_A_write_enable</A>, ED2_q_b[27]_clock_0, , , );
<P><A NAME="ED2_q_b[27]_PORT_B_read_enable">ED2_q_b[27]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[27]_PORT_B_read_enable_reg">ED2_q_b[27]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[27]_PORT_B_read_enable">ED2_q_b[27]_PORT_B_read_enable</A>, ED2_q_b[27]_clock_1, , , );
<P><A NAME="ED2_q_b[27]_clock_0">ED2_q_b[27]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[27]_clock_1">ED2_q_b[27]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[27]_clock_enable_0">ED2_q_b[27]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[27]_PORT_B_data_out">ED2_q_b[27]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[27]_PORT_A_data_in_reg">ED2_q_b[27]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[27]_PORT_A_address_reg">ED2_q_b[27]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[27]_PORT_B_address_reg">ED2_q_b[27]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[27]_PORT_A_write_enable_reg">ED2_q_b[27]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[27]_PORT_B_read_enable_reg">ED2_q_b[27]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[27]_clock_0">ED2_q_b[27]_clock_0</A>, <A HREF="#ED2_q_b[27]_clock_1">ED2_q_b[27]_clock_1</A>, <A HREF="#ED2_q_b[27]_clock_enable_0">ED2_q_b[27]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[27]">ED2_q_b[27]</A> = <A HREF="#ED2_q_b[27]_PORT_B_data_out">ED2_q_b[27]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[27]_PORT_A_data_in">ED1_q_b[27]_PORT_A_data_in</A> = <A HREF="#YC1L811">YC1L811</A>;
<P><A NAME="ED1_q_b[27]_PORT_A_data_in_reg">ED1_q_b[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[27]_PORT_A_data_in">ED1_q_b[27]_PORT_A_data_in</A>, ED1_q_b[27]_clock_0, , , );
<P><A NAME="ED1_q_b[27]_PORT_A_address">ED1_q_b[27]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[27]_PORT_A_address_reg">ED1_q_b[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[27]_PORT_A_address">ED1_q_b[27]_PORT_A_address</A>, ED1_q_b[27]_clock_0, , , );
<P><A NAME="ED1_q_b[27]_PORT_B_address">ED1_q_b[27]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[27]_PORT_B_address_reg">ED1_q_b[27]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[27]_PORT_B_address">ED1_q_b[27]_PORT_B_address</A>, ED1_q_b[27]_clock_1, , , );
<P><A NAME="ED1_q_b[27]_PORT_A_write_enable">ED1_q_b[27]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[27]_PORT_A_write_enable_reg">ED1_q_b[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[27]_PORT_A_write_enable">ED1_q_b[27]_PORT_A_write_enable</A>, ED1_q_b[27]_clock_0, , , );
<P><A NAME="ED1_q_b[27]_PORT_B_read_enable">ED1_q_b[27]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[27]_PORT_B_read_enable_reg">ED1_q_b[27]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[27]_PORT_B_read_enable">ED1_q_b[27]_PORT_B_read_enable</A>, ED1_q_b[27]_clock_1, , , );
<P><A NAME="ED1_q_b[27]_clock_0">ED1_q_b[27]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[27]_clock_1">ED1_q_b[27]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[27]_clock_enable_0">ED1_q_b[27]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[27]_PORT_B_data_out">ED1_q_b[27]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[27]_PORT_A_data_in_reg">ED1_q_b[27]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[27]_PORT_A_address_reg">ED1_q_b[27]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[27]_PORT_B_address_reg">ED1_q_b[27]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[27]_PORT_A_write_enable_reg">ED1_q_b[27]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[27]_PORT_B_read_enable_reg">ED1_q_b[27]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[27]_clock_0">ED1_q_b[27]_clock_0</A>, <A HREF="#ED1_q_b[27]_clock_1">ED1_q_b[27]_clock_1</A>, <A HREF="#ED1_q_b[27]_clock_enable_0">ED1_q_b[27]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[27]">ED1_q_b[27]</A> = <A HREF="#ED1_q_b[27]_PORT_B_data_out">ED1_q_b[27]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[0]_PORT_A_data_in">ED1_q_b[0]_PORT_A_data_in</A> = <A HREF="#YC1L781">YC1L781</A>;
<P><A NAME="ED1_q_b[0]_PORT_A_data_in_reg">ED1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[0]_PORT_A_data_in">ED1_q_b[0]_PORT_A_data_in</A>, ED1_q_b[0]_clock_0, , , );
<P><A NAME="ED1_q_b[0]_PORT_A_address">ED1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[0]_PORT_A_address_reg">ED1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[0]_PORT_A_address">ED1_q_b[0]_PORT_A_address</A>, ED1_q_b[0]_clock_0, , , );
<P><A NAME="ED1_q_b[0]_PORT_B_address">ED1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[0]_PORT_B_address_reg">ED1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[0]_PORT_B_address">ED1_q_b[0]_PORT_B_address</A>, ED1_q_b[0]_clock_1, , , );
<P><A NAME="ED1_q_b[0]_PORT_A_write_enable">ED1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[0]_PORT_A_write_enable_reg">ED1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[0]_PORT_A_write_enable">ED1_q_b[0]_PORT_A_write_enable</A>, ED1_q_b[0]_clock_0, , , );
<P><A NAME="ED1_q_b[0]_PORT_B_read_enable">ED1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[0]_PORT_B_read_enable_reg">ED1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[0]_PORT_B_read_enable">ED1_q_b[0]_PORT_B_read_enable</A>, ED1_q_b[0]_clock_1, , , );
<P><A NAME="ED1_q_b[0]_clock_0">ED1_q_b[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[0]_clock_1">ED1_q_b[0]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[0]_clock_enable_0">ED1_q_b[0]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[0]_PORT_B_data_out">ED1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[0]_PORT_A_data_in_reg">ED1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[0]_PORT_A_address_reg">ED1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[0]_PORT_B_address_reg">ED1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[0]_PORT_A_write_enable_reg">ED1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[0]_PORT_B_read_enable_reg">ED1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[0]_clock_0">ED1_q_b[0]_clock_0</A>, <A HREF="#ED1_q_b[0]_clock_1">ED1_q_b[0]_clock_1</A>, <A HREF="#ED1_q_b[0]_clock_enable_0">ED1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[0]">ED1_q_b[0]</A> = <A HREF="#ED1_q_b[0]_PORT_B_data_out">ED1_q_b[0]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[22]_PORT_A_data_in">ED2_q_b[22]_PORT_A_data_in</A> = <A HREF="#YC1L806">YC1L806</A>;
<P><A NAME="ED2_q_b[22]_PORT_A_data_in_reg">ED2_q_b[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[22]_PORT_A_data_in">ED2_q_b[22]_PORT_A_data_in</A>, ED2_q_b[22]_clock_0, , , );
<P><A NAME="ED2_q_b[22]_PORT_A_address">ED2_q_b[22]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[22]_PORT_A_address_reg">ED2_q_b[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[22]_PORT_A_address">ED2_q_b[22]_PORT_A_address</A>, ED2_q_b[22]_clock_0, , , );
<P><A NAME="ED2_q_b[22]_PORT_B_address">ED2_q_b[22]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[22]_PORT_B_address_reg">ED2_q_b[22]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[22]_PORT_B_address">ED2_q_b[22]_PORT_B_address</A>, ED2_q_b[22]_clock_1, , , );
<P><A NAME="ED2_q_b[22]_PORT_A_write_enable">ED2_q_b[22]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[22]_PORT_A_write_enable_reg">ED2_q_b[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[22]_PORT_A_write_enable">ED2_q_b[22]_PORT_A_write_enable</A>, ED2_q_b[22]_clock_0, , , );
<P><A NAME="ED2_q_b[22]_PORT_B_read_enable">ED2_q_b[22]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[22]_PORT_B_read_enable_reg">ED2_q_b[22]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[22]_PORT_B_read_enable">ED2_q_b[22]_PORT_B_read_enable</A>, ED2_q_b[22]_clock_1, , , );
<P><A NAME="ED2_q_b[22]_clock_0">ED2_q_b[22]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[22]_clock_1">ED2_q_b[22]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[22]_clock_enable_0">ED2_q_b[22]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[22]_PORT_B_data_out">ED2_q_b[22]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[22]_PORT_A_data_in_reg">ED2_q_b[22]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[22]_PORT_A_address_reg">ED2_q_b[22]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[22]_PORT_B_address_reg">ED2_q_b[22]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[22]_PORT_A_write_enable_reg">ED2_q_b[22]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[22]_PORT_B_read_enable_reg">ED2_q_b[22]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[22]_clock_0">ED2_q_b[22]_clock_0</A>, <A HREF="#ED2_q_b[22]_clock_1">ED2_q_b[22]_clock_1</A>, <A HREF="#ED2_q_b[22]_clock_enable_0">ED2_q_b[22]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[22]">ED2_q_b[22]</A> = <A HREF="#ED2_q_b[22]_PORT_B_data_out">ED2_q_b[22]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[22]_PORT_A_data_in">ED1_q_b[22]_PORT_A_data_in</A> = <A HREF="#YC1L806">YC1L806</A>;
<P><A NAME="ED1_q_b[22]_PORT_A_data_in_reg">ED1_q_b[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[22]_PORT_A_data_in">ED1_q_b[22]_PORT_A_data_in</A>, ED1_q_b[22]_clock_0, , , );
<P><A NAME="ED1_q_b[22]_PORT_A_address">ED1_q_b[22]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[22]_PORT_A_address_reg">ED1_q_b[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[22]_PORT_A_address">ED1_q_b[22]_PORT_A_address</A>, ED1_q_b[22]_clock_0, , , );
<P><A NAME="ED1_q_b[22]_PORT_B_address">ED1_q_b[22]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[22]_PORT_B_address_reg">ED1_q_b[22]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[22]_PORT_B_address">ED1_q_b[22]_PORT_B_address</A>, ED1_q_b[22]_clock_1, , , );
<P><A NAME="ED1_q_b[22]_PORT_A_write_enable">ED1_q_b[22]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[22]_PORT_A_write_enable_reg">ED1_q_b[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[22]_PORT_A_write_enable">ED1_q_b[22]_PORT_A_write_enable</A>, ED1_q_b[22]_clock_0, , , );
<P><A NAME="ED1_q_b[22]_PORT_B_read_enable">ED1_q_b[22]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[22]_PORT_B_read_enable_reg">ED1_q_b[22]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[22]_PORT_B_read_enable">ED1_q_b[22]_PORT_B_read_enable</A>, ED1_q_b[22]_clock_1, , , );
<P><A NAME="ED1_q_b[22]_clock_0">ED1_q_b[22]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[22]_clock_1">ED1_q_b[22]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[22]_clock_enable_0">ED1_q_b[22]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[22]_PORT_B_data_out">ED1_q_b[22]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[22]_PORT_A_data_in_reg">ED1_q_b[22]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[22]_PORT_A_address_reg">ED1_q_b[22]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[22]_PORT_B_address_reg">ED1_q_b[22]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[22]_PORT_A_write_enable_reg">ED1_q_b[22]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[22]_PORT_B_read_enable_reg">ED1_q_b[22]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[22]_clock_0">ED1_q_b[22]_clock_0</A>, <A HREF="#ED1_q_b[22]_clock_1">ED1_q_b[22]_clock_1</A>, <A HREF="#ED1_q_b[22]_clock_enable_0">ED1_q_b[22]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[22]">ED1_q_b[22]</A> = <A HREF="#ED1_q_b[22]_PORT_B_data_out">ED1_q_b[22]_PORT_B_data_out</A>[0];


<P> --ED2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED2_q_b[21]_PORT_A_data_in">ED2_q_b[21]_PORT_A_data_in</A> = <A HREF="#YC1L805">YC1L805</A>;
<P><A NAME="ED2_q_b[21]_PORT_A_data_in_reg">ED2_q_b[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED2_q_b[21]_PORT_A_data_in">ED2_q_b[21]_PORT_A_data_in</A>, ED2_q_b[21]_clock_0, , , );
<P><A NAME="ED2_q_b[21]_PORT_A_address">ED2_q_b[21]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED2_q_b[21]_PORT_A_address_reg">ED2_q_b[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED2_q_b[21]_PORT_A_address">ED2_q_b[21]_PORT_A_address</A>, ED2_q_b[21]_clock_0, , , );
<P><A NAME="ED2_q_b[21]_PORT_B_address">ED2_q_b[21]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>, <A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>, <A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>, <A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>, <A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>);
<P><A NAME="ED2_q_b[21]_PORT_B_address_reg">ED2_q_b[21]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED2_q_b[21]_PORT_B_address">ED2_q_b[21]_PORT_B_address</A>, ED2_q_b[21]_clock_1, , , );
<P><A NAME="ED2_q_b[21]_PORT_A_write_enable">ED2_q_b[21]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[21]_PORT_A_write_enable_reg">ED2_q_b[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[21]_PORT_A_write_enable">ED2_q_b[21]_PORT_A_write_enable</A>, ED2_q_b[21]_clock_0, , , );
<P><A NAME="ED2_q_b[21]_PORT_B_read_enable">ED2_q_b[21]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED2_q_b[21]_PORT_B_read_enable_reg">ED2_q_b[21]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED2_q_b[21]_PORT_B_read_enable">ED2_q_b[21]_PORT_B_read_enable</A>, ED2_q_b[21]_clock_1, , , );
<P><A NAME="ED2_q_b[21]_clock_0">ED2_q_b[21]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[21]_clock_1">ED2_q_b[21]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED2_q_b[21]_clock_enable_0">ED2_q_b[21]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED2_q_b[21]_PORT_B_data_out">ED2_q_b[21]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED2_q_b[21]_PORT_A_data_in_reg">ED2_q_b[21]_PORT_A_data_in_reg</A>, , <A HREF="#ED2_q_b[21]_PORT_A_address_reg">ED2_q_b[21]_PORT_A_address_reg</A>, <A HREF="#ED2_q_b[21]_PORT_B_address_reg">ED2_q_b[21]_PORT_B_address_reg</A>, <A HREF="#ED2_q_b[21]_PORT_A_write_enable_reg">ED2_q_b[21]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED2_q_b[21]_PORT_B_read_enable_reg">ED2_q_b[21]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED2_q_b[21]_clock_0">ED2_q_b[21]_clock_0</A>, <A HREF="#ED2_q_b[21]_clock_1">ED2_q_b[21]_clock_1</A>, <A HREF="#ED2_q_b[21]_clock_enable_0">ED2_q_b[21]_clock_enable_0</A>, , , , , );
<P><A NAME="ED2_q_b[21]">ED2_q_b[21]</A> = <A HREF="#ED2_q_b[21]_PORT_B_data_out">ED2_q_b[21]_PORT_B_data_out</A>[0];


<P> --ED1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="ED1_q_b[21]_PORT_A_data_in">ED1_q_b[21]_PORT_A_data_in</A> = <A HREF="#YC1L805">YC1L805</A>;
<P><A NAME="ED1_q_b[21]_PORT_A_data_in_reg">ED1_q_b[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ED1_q_b[21]_PORT_A_data_in">ED1_q_b[21]_PORT_A_data_in</A>, ED1_q_b[21]_clock_0, , , );
<P><A NAME="ED1_q_b[21]_PORT_A_address">ED1_q_b[21]_PORT_A_address</A> = BUS(<A HREF="#YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A>, <A HREF="#YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A>, <A HREF="#YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A>, <A HREF="#YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A>, <A HREF="#YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A>);
<P><A NAME="ED1_q_b[21]_PORT_A_address_reg">ED1_q_b[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#ED1_q_b[21]_PORT_A_address">ED1_q_b[21]_PORT_A_address</A>, ED1_q_b[21]_clock_0, , , );
<P><A NAME="ED1_q_b[21]_PORT_B_address">ED1_q_b[21]_PORT_B_address</A> = BUS(<A HREF="#YC1_D_iw[27]">YC1_D_iw[27]</A>, <A HREF="#YC1_D_iw[28]">YC1_D_iw[28]</A>, <A HREF="#YC1_D_iw[29]">YC1_D_iw[29]</A>, <A HREF="#YC1_D_iw[30]">YC1_D_iw[30]</A>, <A HREF="#YC1_D_iw[31]">YC1_D_iw[31]</A>);
<P><A NAME="ED1_q_b[21]_PORT_B_address_reg">ED1_q_b[21]_PORT_B_address_reg</A> = DFFE(<A HREF="#ED1_q_b[21]_PORT_B_address">ED1_q_b[21]_PORT_B_address</A>, ED1_q_b[21]_clock_1, , , );
<P><A NAME="ED1_q_b[21]_PORT_A_write_enable">ED1_q_b[21]_PORT_A_write_enable</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[21]_PORT_A_write_enable_reg">ED1_q_b[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[21]_PORT_A_write_enable">ED1_q_b[21]_PORT_A_write_enable</A>, ED1_q_b[21]_clock_0, , , );
<P><A NAME="ED1_q_b[21]_PORT_B_read_enable">ED1_q_b[21]_PORT_B_read_enable</A> = VCC;
<P><A NAME="ED1_q_b[21]_PORT_B_read_enable_reg">ED1_q_b[21]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#ED1_q_b[21]_PORT_B_read_enable">ED1_q_b[21]_PORT_B_read_enable</A>, ED1_q_b[21]_clock_1, , , );
<P><A NAME="ED1_q_b[21]_clock_0">ED1_q_b[21]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[21]_clock_1">ED1_q_b[21]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="ED1_q_b[21]_clock_enable_0">ED1_q_b[21]_clock_enable_0</A> = <A HREF="#YC1_W_rf_wren">YC1_W_rf_wren</A>;
<P><A NAME="ED1_q_b[21]_PORT_B_data_out">ED1_q_b[21]_PORT_B_data_out</A> = MEMORY(<A HREF="#ED1_q_b[21]_PORT_A_data_in_reg">ED1_q_b[21]_PORT_A_data_in_reg</A>, , <A HREF="#ED1_q_b[21]_PORT_A_address_reg">ED1_q_b[21]_PORT_A_address_reg</A>, <A HREF="#ED1_q_b[21]_PORT_B_address_reg">ED1_q_b[21]_PORT_B_address_reg</A>, <A HREF="#ED1_q_b[21]_PORT_A_write_enable_reg">ED1_q_b[21]_PORT_A_write_enable_reg</A>, , , <A HREF="#ED1_q_b[21]_PORT_B_read_enable_reg">ED1_q_b[21]_PORT_B_read_enable_reg</A>, , , <A HREF="#ED1_q_b[21]_clock_0">ED1_q_b[21]_clock_0</A>, <A HREF="#ED1_q_b[21]_clock_1">ED1_q_b[21]_clock_1</A>, <A HREF="#ED1_q_b[21]_clock_enable_0">ED1_q_b[21]_clock_enable_0</A>, , , , , );
<P><A NAME="ED1_q_b[21]">ED1_q_b[21]</A> = <A HREF="#ED1_q_b[21]_PORT_B_data_out">ED1_q_b[21]_PORT_B_data_out</A>[0];


<P> --YC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[31]">YC1_E_shift_rot_result[31]</A> = DFFEAS(<A HREF="#YC1L463">YC1L463</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[31]">YC1_E_src1[31]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --BD1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
<P> --register power-up is low

<P><A NAME="BD1_readdata[22]">BD1_readdata[22]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[22]">DE1_q_a[22]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[22]">YC1_d_writedata[22]</A> = DFFEAS(<A HREF="#ED2_q_b[6]">ED2_q_b[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[22]">ED2_q_b[22]</A>,  ,  , <A HREF="#YC1L532">YC1L532</A>);


<P> --BD1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
<P> --register power-up is low

<P><A NAME="BD1_readdata[23]">BD1_readdata[23]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[23]">DE1_q_a[23]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[23]">YC1_d_writedata[23]</A> = DFFEAS(<A HREF="#ED2_q_b[7]">ED2_q_b[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[23]">ED2_q_b[23]</A>,  ,  , <A HREF="#YC1L532">YC1L532</A>);


<P> --BD1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
<P> --register power-up is low

<P><A NAME="BD1_readdata[24]">BD1_readdata[24]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[24]">DE1_q_a[24]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
<P> --register power-up is low

<P><A NAME="BD1_readdata[25]">BD1_readdata[25]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[25]">DE1_q_a[25]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
<P> --register power-up is low

<P><A NAME="BD1_readdata[26]">BD1_readdata[26]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[26]">DE1_q_a[26]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --VD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
<P> --register power-up is low

<P><A NAME="VD1_sr[17]">VD1_sr[17]</A> = DFFEAS(<A HREF="#VD1L65">VD1L65</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --SD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
<P> --register power-up is low

<P><A NAME="SD1_MonAReg[10]">SD1_MonAReg[10]</A> = DFFEAS(<A HREF="#SD1L3">SD1L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1L49">UD1L49</A>, <A HREF="#UD1_jdo[17]">UD1_jdo[17]</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>);


<P> --SD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
<P><A NAME="SD1L19_adder_eqn">SD1L19_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[9]">SD1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#SD1L36">SD1L36</A> );
<P><A NAME="SD1L19">SD1L19</A> = SUM(<A HREF="#SD1L19_adder_eqn">SD1L19_adder_eqn</A>);

<P> --SD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
<P><A NAME="SD1L20_adder_eqn">SD1L20_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[9]">SD1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#SD1L36">SD1L36</A> );
<P><A NAME="SD1L20">SD1L20</A> = CARRY(<A HREF="#SD1L20_adder_eqn">SD1L20_adder_eqn</A>);


<P> --MC2_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]
<P> --register power-up is low

<P><A NAME="MC2_burst_uncompress_address_offset[0]">MC2_burst_uncompress_address_offset[0]</A> = DFFEAS(<A HREF="#MC2L6">MC2L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2L1">QB2L1</A>, <A HREF="#A1L57">A1L57</A>,  ,  , !<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A>);


<P> --BD1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
<P> --register power-up is low

<P><A NAME="BD1_readdata[11]">BD1_readdata[11]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[11]">DE1_q_a[11]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[11]">YC1_d_writedata[11]</A> = DFFEAS(<A HREF="#ED2_q_b[3]">ED2_q_b[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[11]">ED2_q_b[11]</A>,  ,  , <A HREF="#YC1L238">YC1L238</A>);


<P> --BD1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
<P> --register power-up is low

<P><A NAME="BD1_readdata[12]">BD1_readdata[12]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[12]">DE1_q_a[12]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[12]">YC1_d_writedata[12]</A> = DFFEAS(<A HREF="#ED2_q_b[4]">ED2_q_b[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[12]">ED2_q_b[12]</A>,  ,  , <A HREF="#YC1L238">YC1L238</A>);


<P> --BD1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
<P> --register power-up is low

<P><A NAME="BD1_readdata[13]">BD1_readdata[13]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[13]">DE1_q_a[13]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[13]">YC1_d_writedata[13]</A> = DFFEAS(<A HREF="#ED2_q_b[5]">ED2_q_b[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[13]">ED2_q_b[13]</A>,  ,  , <A HREF="#YC1L238">YC1L238</A>);


<P> --BD1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
<P> --register power-up is low

<P><A NAME="BD1_readdata[14]">BD1_readdata[14]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[14]">DE1_q_a[14]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[14]">YC1_d_writedata[14]</A> = DFFEAS(<A HREF="#ED2_q_b[6]">ED2_q_b[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[14]">ED2_q_b[14]</A>,  ,  , <A HREF="#YC1L238">YC1L238</A>);


<P> --BD1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
<P> --register power-up is low

<P><A NAME="BD1_readdata[15]">BD1_readdata[15]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[15]">DE1_q_a[15]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[15]">YC1_d_writedata[15]</A> = DFFEAS(<A HREF="#ED2_q_b[7]">ED2_q_b[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[15]">ED2_q_b[15]</A>,  ,  , <A HREF="#YC1L238">YC1L238</A>);


<P> --BD1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
<P> --register power-up is low

<P><A NAME="BD1_readdata[16]">BD1_readdata[16]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[16]">DE1_q_a[16]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[16]">YC1_d_writedata[16]</A> = DFFEAS(<A HREF="#ED2_q_b[0]">ED2_q_b[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[16]">ED2_q_b[16]</A>,  ,  , <A HREF="#YC1L532">YC1L532</A>);


<P> --BD1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
<P> --register power-up is low

<P><A NAME="BD1_readdata[5]">BD1_readdata[5]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[5]">DE1_q_a[5]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
<P> --register power-up is low

<P><A NAME="BD1_readdata[8]">BD1_readdata[8]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[8]">DE1_q_a[8]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --EE1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[27]_PORT_A_data_in">EE1_q_a[27]_PORT_A_data_in</A> = <A HREF="#AC2L51">AC2L51</A>;
<P><A NAME="EE1_q_a[27]_PORT_A_data_in_reg">EE1_q_a[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[27]_PORT_A_data_in">EE1_q_a[27]_PORT_A_data_in</A>, EE1_q_a[27]_clock_0, , , EE1_q_a[27]_clock_enable_0);
<P><A NAME="EE1_q_a[27]_PORT_A_address">EE1_q_a[27]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[27]_PORT_A_address_reg">EE1_q_a[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[27]_PORT_A_address">EE1_q_a[27]_PORT_A_address</A>, EE1_q_a[27]_clock_0, , , EE1_q_a[27]_clock_enable_0);
<P><A NAME="EE1_q_a[27]_PORT_A_write_enable">EE1_q_a[27]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[27]_PORT_A_write_enable_reg">EE1_q_a[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[27]_PORT_A_write_enable">EE1_q_a[27]_PORT_A_write_enable</A>, EE1_q_a[27]_clock_0, , , EE1_q_a[27]_clock_enable_0);
<P><A NAME="EE1_q_a[27]_PORT_A_read_enable">EE1_q_a[27]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[27]_PORT_A_read_enable_reg">EE1_q_a[27]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[27]_PORT_A_read_enable">EE1_q_a[27]_PORT_A_read_enable</A>, EE1_q_a[27]_clock_0, , , EE1_q_a[27]_clock_enable_0);
<P><A NAME="EE1_q_a[27]_PORT_A_byte_mask">EE1_q_a[27]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[35]">AC2_src_data[35]</A>;
<P><A NAME="EE1_q_a[27]_PORT_A_byte_mask_reg">EE1_q_a[27]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[27]_PORT_A_byte_mask">EE1_q_a[27]_PORT_A_byte_mask</A>, EE1_q_a[27]_clock_0, , , EE1_q_a[27]_clock_enable_0);
<P><A NAME="EE1_q_a[27]_clock_0">EE1_q_a[27]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[27]_clock_enable_0">EE1_q_a[27]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[27]_PORT_A_data_out">EE1_q_a[27]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[27]_PORT_A_data_in_reg">EE1_q_a[27]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[27]_PORT_A_address_reg">EE1_q_a[27]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[27]_PORT_A_write_enable_reg">EE1_q_a[27]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[27]_PORT_A_read_enable_reg">EE1_q_a[27]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[27]_PORT_A_byte_mask_reg">EE1_q_a[27]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[27]_clock_0">EE1_q_a[27]_clock_0</A>, , <A HREF="#EE1_q_a[27]_clock_enable_0">EE1_q_a[27]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[27]">EE1_q_a[27]</A> = <A HREF="#EE1_q_a[27]_PORT_A_data_out">EE1_q_a[27]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[28]_PORT_A_data_in">EE1_q_a[28]_PORT_A_data_in</A> = <A HREF="#AC2L52">AC2L52</A>;
<P><A NAME="EE1_q_a[28]_PORT_A_data_in_reg">EE1_q_a[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[28]_PORT_A_data_in">EE1_q_a[28]_PORT_A_data_in</A>, EE1_q_a[28]_clock_0, , , EE1_q_a[28]_clock_enable_0);
<P><A NAME="EE1_q_a[28]_PORT_A_address">EE1_q_a[28]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[28]_PORT_A_address_reg">EE1_q_a[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[28]_PORT_A_address">EE1_q_a[28]_PORT_A_address</A>, EE1_q_a[28]_clock_0, , , EE1_q_a[28]_clock_enable_0);
<P><A NAME="EE1_q_a[28]_PORT_A_write_enable">EE1_q_a[28]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[28]_PORT_A_write_enable_reg">EE1_q_a[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[28]_PORT_A_write_enable">EE1_q_a[28]_PORT_A_write_enable</A>, EE1_q_a[28]_clock_0, , , EE1_q_a[28]_clock_enable_0);
<P><A NAME="EE1_q_a[28]_PORT_A_read_enable">EE1_q_a[28]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[28]_PORT_A_read_enable_reg">EE1_q_a[28]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[28]_PORT_A_read_enable">EE1_q_a[28]_PORT_A_read_enable</A>, EE1_q_a[28]_clock_0, , , EE1_q_a[28]_clock_enable_0);
<P><A NAME="EE1_q_a[28]_PORT_A_byte_mask">EE1_q_a[28]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[35]">AC2_src_data[35]</A>;
<P><A NAME="EE1_q_a[28]_PORT_A_byte_mask_reg">EE1_q_a[28]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[28]_PORT_A_byte_mask">EE1_q_a[28]_PORT_A_byte_mask</A>, EE1_q_a[28]_clock_0, , , EE1_q_a[28]_clock_enable_0);
<P><A NAME="EE1_q_a[28]_clock_0">EE1_q_a[28]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[28]_clock_enable_0">EE1_q_a[28]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[28]_PORT_A_data_out">EE1_q_a[28]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[28]_PORT_A_data_in_reg">EE1_q_a[28]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[28]_PORT_A_address_reg">EE1_q_a[28]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[28]_PORT_A_write_enable_reg">EE1_q_a[28]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[28]_PORT_A_read_enable_reg">EE1_q_a[28]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[28]_PORT_A_byte_mask_reg">EE1_q_a[28]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[28]_clock_0">EE1_q_a[28]_clock_0</A>, , <A HREF="#EE1_q_a[28]_clock_enable_0">EE1_q_a[28]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[28]">EE1_q_a[28]</A> = <A HREF="#EE1_q_a[28]_PORT_A_data_out">EE1_q_a[28]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[29]_PORT_A_data_in">EE1_q_a[29]_PORT_A_data_in</A> = <A HREF="#AC2L53">AC2L53</A>;
<P><A NAME="EE1_q_a[29]_PORT_A_data_in_reg">EE1_q_a[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[29]_PORT_A_data_in">EE1_q_a[29]_PORT_A_data_in</A>, EE1_q_a[29]_clock_0, , , EE1_q_a[29]_clock_enable_0);
<P><A NAME="EE1_q_a[29]_PORT_A_address">EE1_q_a[29]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[29]_PORT_A_address_reg">EE1_q_a[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[29]_PORT_A_address">EE1_q_a[29]_PORT_A_address</A>, EE1_q_a[29]_clock_0, , , EE1_q_a[29]_clock_enable_0);
<P><A NAME="EE1_q_a[29]_PORT_A_write_enable">EE1_q_a[29]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[29]_PORT_A_write_enable_reg">EE1_q_a[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[29]_PORT_A_write_enable">EE1_q_a[29]_PORT_A_write_enable</A>, EE1_q_a[29]_clock_0, , , EE1_q_a[29]_clock_enable_0);
<P><A NAME="EE1_q_a[29]_PORT_A_read_enable">EE1_q_a[29]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[29]_PORT_A_read_enable_reg">EE1_q_a[29]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[29]_PORT_A_read_enable">EE1_q_a[29]_PORT_A_read_enable</A>, EE1_q_a[29]_clock_0, , , EE1_q_a[29]_clock_enable_0);
<P><A NAME="EE1_q_a[29]_PORT_A_byte_mask">EE1_q_a[29]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[35]">AC2_src_data[35]</A>;
<P><A NAME="EE1_q_a[29]_PORT_A_byte_mask_reg">EE1_q_a[29]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[29]_PORT_A_byte_mask">EE1_q_a[29]_PORT_A_byte_mask</A>, EE1_q_a[29]_clock_0, , , EE1_q_a[29]_clock_enable_0);
<P><A NAME="EE1_q_a[29]_clock_0">EE1_q_a[29]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[29]_clock_enable_0">EE1_q_a[29]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[29]_PORT_A_data_out">EE1_q_a[29]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[29]_PORT_A_data_in_reg">EE1_q_a[29]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[29]_PORT_A_address_reg">EE1_q_a[29]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[29]_PORT_A_write_enable_reg">EE1_q_a[29]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[29]_PORT_A_read_enable_reg">EE1_q_a[29]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[29]_PORT_A_byte_mask_reg">EE1_q_a[29]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[29]_clock_0">EE1_q_a[29]_clock_0</A>, , <A HREF="#EE1_q_a[29]_clock_enable_0">EE1_q_a[29]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[29]">EE1_q_a[29]</A> = <A HREF="#EE1_q_a[29]_PORT_A_data_out">EE1_q_a[29]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[30]_PORT_A_data_in">EE1_q_a[30]_PORT_A_data_in</A> = <A HREF="#AC2L54">AC2L54</A>;
<P><A NAME="EE1_q_a[30]_PORT_A_data_in_reg">EE1_q_a[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[30]_PORT_A_data_in">EE1_q_a[30]_PORT_A_data_in</A>, EE1_q_a[30]_clock_0, , , EE1_q_a[30]_clock_enable_0);
<P><A NAME="EE1_q_a[30]_PORT_A_address">EE1_q_a[30]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[30]_PORT_A_address_reg">EE1_q_a[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[30]_PORT_A_address">EE1_q_a[30]_PORT_A_address</A>, EE1_q_a[30]_clock_0, , , EE1_q_a[30]_clock_enable_0);
<P><A NAME="EE1_q_a[30]_PORT_A_write_enable">EE1_q_a[30]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[30]_PORT_A_write_enable_reg">EE1_q_a[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[30]_PORT_A_write_enable">EE1_q_a[30]_PORT_A_write_enable</A>, EE1_q_a[30]_clock_0, , , EE1_q_a[30]_clock_enable_0);
<P><A NAME="EE1_q_a[30]_PORT_A_read_enable">EE1_q_a[30]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[30]_PORT_A_read_enable_reg">EE1_q_a[30]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[30]_PORT_A_read_enable">EE1_q_a[30]_PORT_A_read_enable</A>, EE1_q_a[30]_clock_0, , , EE1_q_a[30]_clock_enable_0);
<P><A NAME="EE1_q_a[30]_PORT_A_byte_mask">EE1_q_a[30]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[35]">AC2_src_data[35]</A>;
<P><A NAME="EE1_q_a[30]_PORT_A_byte_mask_reg">EE1_q_a[30]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[30]_PORT_A_byte_mask">EE1_q_a[30]_PORT_A_byte_mask</A>, EE1_q_a[30]_clock_0, , , EE1_q_a[30]_clock_enable_0);
<P><A NAME="EE1_q_a[30]_clock_0">EE1_q_a[30]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[30]_clock_enable_0">EE1_q_a[30]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[30]_PORT_A_data_out">EE1_q_a[30]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[30]_PORT_A_data_in_reg">EE1_q_a[30]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[30]_PORT_A_address_reg">EE1_q_a[30]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[30]_PORT_A_write_enable_reg">EE1_q_a[30]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[30]_PORT_A_read_enable_reg">EE1_q_a[30]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[30]_PORT_A_byte_mask_reg">EE1_q_a[30]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[30]_clock_0">EE1_q_a[30]_clock_0</A>, , <A HREF="#EE1_q_a[30]_clock_enable_0">EE1_q_a[30]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[30]">EE1_q_a[30]</A> = <A HREF="#EE1_q_a[30]_PORT_A_data_out">EE1_q_a[30]_PORT_A_data_out</A>[0];


<P> --EE1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[31]_PORT_A_data_in">EE1_q_a[31]_PORT_A_data_in</A> = <A HREF="#AC2L55">AC2L55</A>;
<P><A NAME="EE1_q_a[31]_PORT_A_data_in_reg">EE1_q_a[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[31]_PORT_A_data_in">EE1_q_a[31]_PORT_A_data_in</A>, EE1_q_a[31]_clock_0, , , EE1_q_a[31]_clock_enable_0);
<P><A NAME="EE1_q_a[31]_PORT_A_address">EE1_q_a[31]_PORT_A_address</A> = BUS(<A HREF="#AC2_src_data[38]">AC2_src_data[38]</A>, <A HREF="#AC2_src_data[39]">AC2_src_data[39]</A>, <A HREF="#AC2_src_data[40]">AC2_src_data[40]</A>, <A HREF="#AC2_src_data[41]">AC2_src_data[41]</A>, <A HREF="#AC2_src_data[42]">AC2_src_data[42]</A>, <A HREF="#AC2_src_data[43]">AC2_src_data[43]</A>, <A HREF="#AC2_src_data[44]">AC2_src_data[44]</A>, <A HREF="#AC2_src_data[45]">AC2_src_data[45]</A>, <A HREF="#AC2_src_data[46]">AC2_src_data[46]</A>, <A HREF="#AC2_src_data[47]">AC2_src_data[47]</A>, <A HREF="#AC2_src_data[48]">AC2_src_data[48]</A>, <A HREF="#AC2_src_data[49]">AC2_src_data[49]</A>, <A HREF="#AC2_src_data[50]">AC2_src_data[50]</A>);
<P><A NAME="EE1_q_a[31]_PORT_A_address_reg">EE1_q_a[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[31]_PORT_A_address">EE1_q_a[31]_PORT_A_address</A>, EE1_q_a[31]_clock_0, , , EE1_q_a[31]_clock_enable_0);
<P><A NAME="EE1_q_a[31]_PORT_A_write_enable">EE1_q_a[31]_PORT_A_write_enable</A> = !<A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[31]_PORT_A_write_enable_reg">EE1_q_a[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[31]_PORT_A_write_enable">EE1_q_a[31]_PORT_A_write_enable</A>, EE1_q_a[31]_clock_0, , , EE1_q_a[31]_clock_enable_0);
<P><A NAME="EE1_q_a[31]_PORT_A_read_enable">EE1_q_a[31]_PORT_A_read_enable</A> = <A HREF="#Z1L1">Z1L1</A>;
<P><A NAME="EE1_q_a[31]_PORT_A_read_enable_reg">EE1_q_a[31]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[31]_PORT_A_read_enable">EE1_q_a[31]_PORT_A_read_enable</A>, EE1_q_a[31]_clock_0, , , EE1_q_a[31]_clock_enable_0);
<P><A NAME="EE1_q_a[31]_PORT_A_byte_mask">EE1_q_a[31]_PORT_A_byte_mask</A> = <A HREF="#AC2_src_data[35]">AC2_src_data[35]</A>;
<P><A NAME="EE1_q_a[31]_PORT_A_byte_mask_reg">EE1_q_a[31]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[31]_PORT_A_byte_mask">EE1_q_a[31]_PORT_A_byte_mask</A>, EE1_q_a[31]_clock_0, , , EE1_q_a[31]_clock_enable_0);
<P><A NAME="EE1_q_a[31]_clock_0">EE1_q_a[31]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="EE1_q_a[31]_clock_enable_0">EE1_q_a[31]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="EE1_q_a[31]_PORT_A_data_out">EE1_q_a[31]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[31]_PORT_A_data_in_reg">EE1_q_a[31]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[31]_PORT_A_address_reg">EE1_q_a[31]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[31]_PORT_A_write_enable_reg">EE1_q_a[31]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[31]_PORT_A_read_enable_reg">EE1_q_a[31]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[31]_PORT_A_byte_mask_reg">EE1_q_a[31]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[31]_clock_0">EE1_q_a[31]_clock_0</A>, , <A HREF="#EE1_q_a[31]_clock_enable_0">EE1_q_a[31]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[31]">EE1_q_a[31]</A> = <A HREF="#EE1_q_a[31]_PORT_A_data_out">EE1_q_a[31]_PORT_A_data_out</A>[0];


<P> --BD1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
<P> --register power-up is low

<P><A NAME="BD1_readdata[10]">BD1_readdata[10]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[10]">DE1_q_a[10]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[10]">YC1_d_writedata[10]</A> = DFFEAS(<A HREF="#ED2_q_b[2]">ED2_q_b[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[10]">ED2_q_b[10]</A>,  ,  , <A HREF="#YC1L238">YC1L238</A>);


<P> --T1_avalon_readdata[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[10]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[10]">T1_avalon_readdata[10]</A> = DFFEAS(<A HREF="#GE1_q_a[10]">GE1_q_a[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[10]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[10]">TB1_data_reg[10]</A> = DFFEAS(<A HREF="#TB1L30">TB1L30</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --T1_avalon_readdata[12] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[12]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[12]">T1_avalon_readdata[12]</A> = DFFEAS(<A HREF="#GE1_q_a[12]">GE1_q_a[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[12]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[12]">TB1_data_reg[12]</A> = DFFEAS(<A HREF="#TB1L31">TB1L31</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --BD1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
<P> --register power-up is low

<P><A NAME="BD1_readdata[18]">BD1_readdata[18]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[18]">DE1_q_a[18]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[18]">YC1_d_writedata[18]</A> = DFFEAS(<A HREF="#ED2_q_b[2]">ED2_q_b[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[18]">ED2_q_b[18]</A>,  ,  , <A HREF="#YC1L532">YC1L532</A>);


<P> --BD1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
<P> --register power-up is low

<P><A NAME="BD1_readdata[9]">BD1_readdata[9]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[9]">DE1_q_a[9]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
<P> --register power-up is low

<P><A NAME="BD1_readdata[17]">BD1_readdata[17]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[17]">DE1_q_a[17]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[17]">YC1_d_writedata[17]</A> = DFFEAS(<A HREF="#ED2_q_b[1]">ED2_q_b[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[17]">ED2_q_b[17]</A>,  ,  , <A HREF="#YC1L532">YC1L532</A>);


<P> --T1_avalon_readdata[11] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[11]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[11]">T1_avalon_readdata[11]</A> = DFFEAS(<A HREF="#GE1_q_a[11]">GE1_q_a[11]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[11]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[11]">TB1_data_reg[11]</A> = DFFEAS(<A HREF="#TB1L32">TB1L32</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --T1_avalon_readdata[13] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[13]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[13]">T1_avalon_readdata[13]</A> = DFFEAS(<A HREF="#GE1_q_a[13]">GE1_q_a[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[13]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[13]">TB1_data_reg[13]</A> = DFFEAS(<A HREF="#TB1L33">TB1L33</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --BD1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
<P> --register power-up is low

<P><A NAME="BD1_readdata[19]">BD1_readdata[19]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[19]">DE1_q_a[19]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[19]">YC1_d_writedata[19]</A> = DFFEAS(<A HREF="#ED2_q_b[3]">ED2_q_b[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[19]">ED2_q_b[19]</A>,  ,  , <A HREF="#YC1L532">YC1L532</A>);


<P> --T1_avalon_readdata[14] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[14]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[14]">T1_avalon_readdata[14]</A> = DFFEAS(<A HREF="#GE1_q_a[14]">GE1_q_a[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[14]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[14]">TB1_data_reg[14]</A> = DFFEAS(<A HREF="#TB1L34">TB1L34</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --BD1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
<P> --register power-up is low

<P><A NAME="BD1_readdata[20]">BD1_readdata[20]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[20]">DE1_q_a[20]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[20]">YC1_d_writedata[20]</A> = DFFEAS(<A HREF="#ED2_q_b[4]">ED2_q_b[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[20]">ED2_q_b[20]</A>,  ,  , <A HREF="#YC1L532">YC1L532</A>);


<P> --T1_avalon_readdata[15] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[15]
<P> --register power-up is low

<P><A NAME="T1_avalon_readdata[15]">T1_avalon_readdata[15]</A> = DFFEAS(<A HREF="#GE1_q_a[15]">GE1_q_a[15]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#T1L48">T1L48</A>,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --TB1_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[15]
<P> --register power-up is low

<P><A NAME="TB1_data_reg[15]">TB1_data_reg[15]</A> = DFFEAS(<A HREF="#TB1L35">TB1L35</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#QB2_rp_valid">QB2_rp_valid</A>,  ,  , <A HREF="#TB1L2">TB1L2</A>,  );


<P> --BD1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
<P> --register power-up is low

<P><A NAME="BD1_readdata[21]">BD1_readdata[21]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[21]">DE1_q_a[21]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --YC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[21]">YC1_d_writedata[21]</A> = DFFEAS(<A HREF="#ED2_q_b[5]">ED2_q_b[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#ED2_q_b[21]">ED2_q_b[21]</A>,  ,  , <A HREF="#YC1L532">YC1L532</A>);


<P> --YC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[19]">YC1_E_shift_rot_result[19]</A> = DFFEAS(<A HREF="#YC1L451">YC1L451</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[19]">YC1_E_src1[19]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --UB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[16]">UB1_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#V1L30">V1L30</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --YC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte3_data[0]">YC1_av_ld_byte3_data[0]</A> = DFFEAS(<A HREF="#KC1L35">KC1L35</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#YC1L933">YC1L933</A>, <A HREF="#YC1L825">YC1L825</A>,  ,  , <A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>);


<P> --BD1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
<P> --register power-up is low

<P><A NAME="BD1_readdata[6]">BD1_readdata[6]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[6]">DE1_q_a[6]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
<P> --register power-up is low

<P><A NAME="BD1_readdata[7]">BD1_readdata[7]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[7]">DE1_q_a[7]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --GE1_q_a[1] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[1]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[1]_PORT_A_data_in">GE1_q_a[1]_PORT_A_data_in</A> = <A HREF="#T1_write_data[1]">T1_write_data[1]</A>;
<P><A NAME="GE1_q_a[1]_PORT_A_data_in_reg">GE1_q_a[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[1]_PORT_A_data_in">GE1_q_a[1]_PORT_A_data_in</A>, GE1_q_a[1]_clock_0, , , );
<P><A NAME="GE1_q_a[1]_PORT_A_address">GE1_q_a[1]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[1]_PORT_A_address_reg">GE1_q_a[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[1]_PORT_A_address">GE1_q_a[1]_PORT_A_address</A>, GE1_q_a[1]_clock_0, , , );
<P><A NAME="GE1_q_a[1]_PORT_A_write_enable">GE1_q_a[1]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[1]_PORT_A_write_enable_reg">GE1_q_a[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[1]_PORT_A_write_enable">GE1_q_a[1]_PORT_A_write_enable</A>, GE1_q_a[1]_clock_0, , , );
<P><A NAME="GE1_q_a[1]_PORT_A_read_enable">GE1_q_a[1]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[1]_PORT_A_read_enable_reg">GE1_q_a[1]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[1]_PORT_A_read_enable">GE1_q_a[1]_PORT_A_read_enable</A>, GE1_q_a[1]_clock_0, , , );
<P><A NAME="GE1_q_a[1]_clock_0">GE1_q_a[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[1]_PORT_A_data_out">GE1_q_a[1]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[1]_PORT_A_data_in_reg">GE1_q_a[1]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[1]_PORT_A_address_reg">GE1_q_a[1]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[1]_PORT_A_write_enable_reg">GE1_q_a[1]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[1]_PORT_A_read_enable_reg">GE1_q_a[1]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[1]_clock_0">GE1_q_a[1]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[1]_PORT_A_data_out_reg">GE1_q_a[1]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[1]_PORT_A_data_out">GE1_q_a[1]_PORT_A_data_out</A>, GE1_q_a[1]_clock_0, , , );
<P><A NAME="GE1_q_a[1]">GE1_q_a[1]</A> = <A HREF="#GE1_q_a[1]_PORT_A_data_out_reg">GE1_q_a[1]_PORT_A_data_out_reg</A>[0];


<P> --MB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB2_q_b[1]_PORT_A_data_in">MB2_q_b[1]_PORT_A_data_in</A> = <A HREF="#CB1_wdata[1]">CB1_wdata[1]</A>;
<P><A NAME="MB2_q_b[1]_PORT_A_data_in_reg">MB2_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB2_q_b[1]_PORT_A_data_in">MB2_q_b[1]_PORT_A_data_in</A>, MB2_q_b[1]_clock_0, , , );
<P><A NAME="MB2_q_b[1]_PORT_A_address">MB2_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A>, <A HREF="#NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A>, <A HREF="#NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A>, <A HREF="#NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A>, <A HREF="#NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A>, <A HREF="#NB4_counter_reg_bit[5]">NB4_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[1]_PORT_A_address_reg">MB2_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB2_q_b[1]_PORT_A_address">MB2_q_b[1]_PORT_A_address</A>, MB2_q_b[1]_clock_0, , , );
<P><A NAME="MB2_q_b[1]_PORT_B_address">MB2_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A>, <A HREF="#NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A>, <A HREF="#NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A>, <A HREF="#NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A>, <A HREF="#NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A>, <A HREF="#NB3_counter_reg_bit[5]">NB3_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[1]_PORT_B_address_reg">MB2_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB2_q_b[1]_PORT_B_address">MB2_q_b[1]_PORT_B_address</A>, MB2_q_b[1]_clock_1, , , MB2_q_b[1]_clock_enable_1);
<P><A NAME="MB2_q_b[1]_PORT_A_write_enable">MB2_q_b[1]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[1]_PORT_A_write_enable_reg">MB2_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[1]_PORT_A_write_enable">MB2_q_b[1]_PORT_A_write_enable</A>, MB2_q_b[1]_clock_0, , , );
<P><A NAME="MB2_q_b[1]_PORT_B_read_enable">MB2_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB2_q_b[1]_PORT_B_read_enable_reg">MB2_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[1]_PORT_B_read_enable">MB2_q_b[1]_PORT_B_read_enable</A>, MB2_q_b[1]_clock_1, , , MB2_q_b[1]_clock_enable_1);
<P><A NAME="MB2_q_b[1]_clock_0">MB2_q_b[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[1]_clock_1">MB2_q_b[1]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[1]_clock_enable_0">MB2_q_b[1]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[1]_clock_enable_1">MB2_q_b[1]_clock_enable_1</A> = <A HREF="#V1L72">V1L72</A>;
<P><A NAME="MB2_q_b[1]_PORT_B_data_out">MB2_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB2_q_b[1]_PORT_A_data_in_reg">MB2_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#MB2_q_b[1]_PORT_A_address_reg">MB2_q_b[1]_PORT_A_address_reg</A>, <A HREF="#MB2_q_b[1]_PORT_B_address_reg">MB2_q_b[1]_PORT_B_address_reg</A>, <A HREF="#MB2_q_b[1]_PORT_A_write_enable_reg">MB2_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB2_q_b[1]_PORT_B_read_enable_reg">MB2_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB2_q_b[1]_clock_0">MB2_q_b[1]_clock_0</A>, <A HREF="#MB2_q_b[1]_clock_1">MB2_q_b[1]_clock_1</A>, <A HREF="#MB2_q_b[1]_clock_enable_0">MB2_q_b[1]_clock_enable_0</A>, <A HREF="#MB2_q_b[1]_clock_enable_1">MB2_q_b[1]_clock_enable_1</A>, , , , );
<P><A NAME="MB2_q_b[1]">MB2_q_b[1]</A> = <A HREF="#MB2_q_b[1]_PORT_B_data_out">MB2_q_b[1]_PORT_B_data_out</A>[0];


<P> --GE1_q_a[2] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[2]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[2]_PORT_A_data_in">GE1_q_a[2]_PORT_A_data_in</A> = <A HREF="#T1_write_data[2]">T1_write_data[2]</A>;
<P><A NAME="GE1_q_a[2]_PORT_A_data_in_reg">GE1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[2]_PORT_A_data_in">GE1_q_a[2]_PORT_A_data_in</A>, GE1_q_a[2]_clock_0, , , );
<P><A NAME="GE1_q_a[2]_PORT_A_address">GE1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[2]_PORT_A_address_reg">GE1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[2]_PORT_A_address">GE1_q_a[2]_PORT_A_address</A>, GE1_q_a[2]_clock_0, , , );
<P><A NAME="GE1_q_a[2]_PORT_A_write_enable">GE1_q_a[2]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[2]_PORT_A_write_enable_reg">GE1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[2]_PORT_A_write_enable">GE1_q_a[2]_PORT_A_write_enable</A>, GE1_q_a[2]_clock_0, , , );
<P><A NAME="GE1_q_a[2]_PORT_A_read_enable">GE1_q_a[2]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[2]_PORT_A_read_enable_reg">GE1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[2]_PORT_A_read_enable">GE1_q_a[2]_PORT_A_read_enable</A>, GE1_q_a[2]_clock_0, , , );
<P><A NAME="GE1_q_a[2]_clock_0">GE1_q_a[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[2]_PORT_A_data_out">GE1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[2]_PORT_A_data_in_reg">GE1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[2]_PORT_A_address_reg">GE1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[2]_PORT_A_write_enable_reg">GE1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[2]_PORT_A_read_enable_reg">GE1_q_a[2]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[2]_clock_0">GE1_q_a[2]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[2]_PORT_A_data_out_reg">GE1_q_a[2]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[2]_PORT_A_data_out">GE1_q_a[2]_PORT_A_data_out</A>, GE1_q_a[2]_clock_0, , , );
<P><A NAME="GE1_q_a[2]">GE1_q_a[2]</A> = <A HREF="#GE1_q_a[2]_PORT_A_data_out_reg">GE1_q_a[2]_PORT_A_data_out_reg</A>[0];


<P> --MB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB2_q_b[2]_PORT_A_data_in">MB2_q_b[2]_PORT_A_data_in</A> = <A HREF="#CB1_wdata[2]">CB1_wdata[2]</A>;
<P><A NAME="MB2_q_b[2]_PORT_A_data_in_reg">MB2_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB2_q_b[2]_PORT_A_data_in">MB2_q_b[2]_PORT_A_data_in</A>, MB2_q_b[2]_clock_0, , , );
<P><A NAME="MB2_q_b[2]_PORT_A_address">MB2_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A>, <A HREF="#NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A>, <A HREF="#NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A>, <A HREF="#NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A>, <A HREF="#NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A>, <A HREF="#NB4_counter_reg_bit[5]">NB4_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[2]_PORT_A_address_reg">MB2_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB2_q_b[2]_PORT_A_address">MB2_q_b[2]_PORT_A_address</A>, MB2_q_b[2]_clock_0, , , );
<P><A NAME="MB2_q_b[2]_PORT_B_address">MB2_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A>, <A HREF="#NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A>, <A HREF="#NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A>, <A HREF="#NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A>, <A HREF="#NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A>, <A HREF="#NB3_counter_reg_bit[5]">NB3_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[2]_PORT_B_address_reg">MB2_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB2_q_b[2]_PORT_B_address">MB2_q_b[2]_PORT_B_address</A>, MB2_q_b[2]_clock_1, , , MB2_q_b[2]_clock_enable_1);
<P><A NAME="MB2_q_b[2]_PORT_A_write_enable">MB2_q_b[2]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[2]_PORT_A_write_enable_reg">MB2_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[2]_PORT_A_write_enable">MB2_q_b[2]_PORT_A_write_enable</A>, MB2_q_b[2]_clock_0, , , );
<P><A NAME="MB2_q_b[2]_PORT_B_read_enable">MB2_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB2_q_b[2]_PORT_B_read_enable_reg">MB2_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[2]_PORT_B_read_enable">MB2_q_b[2]_PORT_B_read_enable</A>, MB2_q_b[2]_clock_1, , , MB2_q_b[2]_clock_enable_1);
<P><A NAME="MB2_q_b[2]_clock_0">MB2_q_b[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[2]_clock_1">MB2_q_b[2]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[2]_clock_enable_0">MB2_q_b[2]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[2]_clock_enable_1">MB2_q_b[2]_clock_enable_1</A> = <A HREF="#V1L72">V1L72</A>;
<P><A NAME="MB2_q_b[2]_PORT_B_data_out">MB2_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB2_q_b[2]_PORT_A_data_in_reg">MB2_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#MB2_q_b[2]_PORT_A_address_reg">MB2_q_b[2]_PORT_A_address_reg</A>, <A HREF="#MB2_q_b[2]_PORT_B_address_reg">MB2_q_b[2]_PORT_B_address_reg</A>, <A HREF="#MB2_q_b[2]_PORT_A_write_enable_reg">MB2_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB2_q_b[2]_PORT_B_read_enable_reg">MB2_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB2_q_b[2]_clock_0">MB2_q_b[2]_clock_0</A>, <A HREF="#MB2_q_b[2]_clock_1">MB2_q_b[2]_clock_1</A>, <A HREF="#MB2_q_b[2]_clock_enable_0">MB2_q_b[2]_clock_enable_0</A>, <A HREF="#MB2_q_b[2]_clock_enable_1">MB2_q_b[2]_clock_enable_1</A>, , , , );
<P><A NAME="MB2_q_b[2]">MB2_q_b[2]</A> = <A HREF="#MB2_q_b[2]_PORT_B_data_out">MB2_q_b[2]_PORT_B_data_out</A>[0];


<P> --GE1_q_a[3] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[3]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[3]_PORT_A_data_in">GE1_q_a[3]_PORT_A_data_in</A> = <A HREF="#T1_write_data[3]">T1_write_data[3]</A>;
<P><A NAME="GE1_q_a[3]_PORT_A_data_in_reg">GE1_q_a[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[3]_PORT_A_data_in">GE1_q_a[3]_PORT_A_data_in</A>, GE1_q_a[3]_clock_0, , , );
<P><A NAME="GE1_q_a[3]_PORT_A_address">GE1_q_a[3]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[3]_PORT_A_address_reg">GE1_q_a[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[3]_PORT_A_address">GE1_q_a[3]_PORT_A_address</A>, GE1_q_a[3]_clock_0, , , );
<P><A NAME="GE1_q_a[3]_PORT_A_write_enable">GE1_q_a[3]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[3]_PORT_A_write_enable_reg">GE1_q_a[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[3]_PORT_A_write_enable">GE1_q_a[3]_PORT_A_write_enable</A>, GE1_q_a[3]_clock_0, , , );
<P><A NAME="GE1_q_a[3]_PORT_A_read_enable">GE1_q_a[3]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[3]_PORT_A_read_enable_reg">GE1_q_a[3]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[3]_PORT_A_read_enable">GE1_q_a[3]_PORT_A_read_enable</A>, GE1_q_a[3]_clock_0, , , );
<P><A NAME="GE1_q_a[3]_clock_0">GE1_q_a[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[3]_PORT_A_data_out">GE1_q_a[3]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[3]_PORT_A_data_in_reg">GE1_q_a[3]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[3]_PORT_A_address_reg">GE1_q_a[3]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[3]_PORT_A_write_enable_reg">GE1_q_a[3]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[3]_PORT_A_read_enable_reg">GE1_q_a[3]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[3]_clock_0">GE1_q_a[3]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[3]_PORT_A_data_out_reg">GE1_q_a[3]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[3]_PORT_A_data_out">GE1_q_a[3]_PORT_A_data_out</A>, GE1_q_a[3]_clock_0, , , );
<P><A NAME="GE1_q_a[3]">GE1_q_a[3]</A> = <A HREF="#GE1_q_a[3]_PORT_A_data_out_reg">GE1_q_a[3]_PORT_A_data_out_reg</A>[0];


<P> --MB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB2_q_b[3]_PORT_A_data_in">MB2_q_b[3]_PORT_A_data_in</A> = <A HREF="#CB1_wdata[3]">CB1_wdata[3]</A>;
<P><A NAME="MB2_q_b[3]_PORT_A_data_in_reg">MB2_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB2_q_b[3]_PORT_A_data_in">MB2_q_b[3]_PORT_A_data_in</A>, MB2_q_b[3]_clock_0, , , );
<P><A NAME="MB2_q_b[3]_PORT_A_address">MB2_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A>, <A HREF="#NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A>, <A HREF="#NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A>, <A HREF="#NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A>, <A HREF="#NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A>, <A HREF="#NB4_counter_reg_bit[5]">NB4_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[3]_PORT_A_address_reg">MB2_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB2_q_b[3]_PORT_A_address">MB2_q_b[3]_PORT_A_address</A>, MB2_q_b[3]_clock_0, , , );
<P><A NAME="MB2_q_b[3]_PORT_B_address">MB2_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A>, <A HREF="#NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A>, <A HREF="#NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A>, <A HREF="#NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A>, <A HREF="#NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A>, <A HREF="#NB3_counter_reg_bit[5]">NB3_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[3]_PORT_B_address_reg">MB2_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB2_q_b[3]_PORT_B_address">MB2_q_b[3]_PORT_B_address</A>, MB2_q_b[3]_clock_1, , , MB2_q_b[3]_clock_enable_1);
<P><A NAME="MB2_q_b[3]_PORT_A_write_enable">MB2_q_b[3]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[3]_PORT_A_write_enable_reg">MB2_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[3]_PORT_A_write_enable">MB2_q_b[3]_PORT_A_write_enable</A>, MB2_q_b[3]_clock_0, , , );
<P><A NAME="MB2_q_b[3]_PORT_B_read_enable">MB2_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB2_q_b[3]_PORT_B_read_enable_reg">MB2_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[3]_PORT_B_read_enable">MB2_q_b[3]_PORT_B_read_enable</A>, MB2_q_b[3]_clock_1, , , MB2_q_b[3]_clock_enable_1);
<P><A NAME="MB2_q_b[3]_clock_0">MB2_q_b[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[3]_clock_1">MB2_q_b[3]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[3]_clock_enable_0">MB2_q_b[3]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[3]_clock_enable_1">MB2_q_b[3]_clock_enable_1</A> = <A HREF="#V1L72">V1L72</A>;
<P><A NAME="MB2_q_b[3]_PORT_B_data_out">MB2_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB2_q_b[3]_PORT_A_data_in_reg">MB2_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#MB2_q_b[3]_PORT_A_address_reg">MB2_q_b[3]_PORT_A_address_reg</A>, <A HREF="#MB2_q_b[3]_PORT_B_address_reg">MB2_q_b[3]_PORT_B_address_reg</A>, <A HREF="#MB2_q_b[3]_PORT_A_write_enable_reg">MB2_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB2_q_b[3]_PORT_B_read_enable_reg">MB2_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB2_q_b[3]_clock_0">MB2_q_b[3]_clock_0</A>, <A HREF="#MB2_q_b[3]_clock_1">MB2_q_b[3]_clock_1</A>, <A HREF="#MB2_q_b[3]_clock_enable_0">MB2_q_b[3]_clock_enable_0</A>, <A HREF="#MB2_q_b[3]_clock_enable_1">MB2_q_b[3]_clock_enable_1</A>, , , , );
<P><A NAME="MB2_q_b[3]">MB2_q_b[3]</A> = <A HREF="#MB2_q_b[3]_PORT_B_data_out">MB2_q_b[3]_PORT_B_data_out</A>[0];


<P> --GE1_q_a[4] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[4]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[4]_PORT_A_data_in">GE1_q_a[4]_PORT_A_data_in</A> = <A HREF="#T1_write_data[4]">T1_write_data[4]</A>;
<P><A NAME="GE1_q_a[4]_PORT_A_data_in_reg">GE1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[4]_PORT_A_data_in">GE1_q_a[4]_PORT_A_data_in</A>, GE1_q_a[4]_clock_0, , , );
<P><A NAME="GE1_q_a[4]_PORT_A_address">GE1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[4]_PORT_A_address_reg">GE1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[4]_PORT_A_address">GE1_q_a[4]_PORT_A_address</A>, GE1_q_a[4]_clock_0, , , );
<P><A NAME="GE1_q_a[4]_PORT_A_write_enable">GE1_q_a[4]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[4]_PORT_A_write_enable_reg">GE1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[4]_PORT_A_write_enable">GE1_q_a[4]_PORT_A_write_enable</A>, GE1_q_a[4]_clock_0, , , );
<P><A NAME="GE1_q_a[4]_PORT_A_read_enable">GE1_q_a[4]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[4]_PORT_A_read_enable_reg">GE1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[4]_PORT_A_read_enable">GE1_q_a[4]_PORT_A_read_enable</A>, GE1_q_a[4]_clock_0, , , );
<P><A NAME="GE1_q_a[4]_clock_0">GE1_q_a[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[4]_PORT_A_data_out">GE1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[4]_PORT_A_data_in_reg">GE1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[4]_PORT_A_address_reg">GE1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[4]_PORT_A_write_enable_reg">GE1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[4]_PORT_A_read_enable_reg">GE1_q_a[4]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[4]_clock_0">GE1_q_a[4]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[4]_PORT_A_data_out_reg">GE1_q_a[4]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[4]_PORT_A_data_out">GE1_q_a[4]_PORT_A_data_out</A>, GE1_q_a[4]_clock_0, , , );
<P><A NAME="GE1_q_a[4]">GE1_q_a[4]</A> = <A HREF="#GE1_q_a[4]_PORT_A_data_out_reg">GE1_q_a[4]_PORT_A_data_out_reg</A>[0];


<P> --MB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB2_q_b[4]_PORT_A_data_in">MB2_q_b[4]_PORT_A_data_in</A> = <A HREF="#CB1_wdata[4]">CB1_wdata[4]</A>;
<P><A NAME="MB2_q_b[4]_PORT_A_data_in_reg">MB2_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB2_q_b[4]_PORT_A_data_in">MB2_q_b[4]_PORT_A_data_in</A>, MB2_q_b[4]_clock_0, , , );
<P><A NAME="MB2_q_b[4]_PORT_A_address">MB2_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A>, <A HREF="#NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A>, <A HREF="#NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A>, <A HREF="#NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A>, <A HREF="#NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A>, <A HREF="#NB4_counter_reg_bit[5]">NB4_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[4]_PORT_A_address_reg">MB2_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB2_q_b[4]_PORT_A_address">MB2_q_b[4]_PORT_A_address</A>, MB2_q_b[4]_clock_0, , , );
<P><A NAME="MB2_q_b[4]_PORT_B_address">MB2_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A>, <A HREF="#NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A>, <A HREF="#NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A>, <A HREF="#NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A>, <A HREF="#NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A>, <A HREF="#NB3_counter_reg_bit[5]">NB3_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[4]_PORT_B_address_reg">MB2_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB2_q_b[4]_PORT_B_address">MB2_q_b[4]_PORT_B_address</A>, MB2_q_b[4]_clock_1, , , MB2_q_b[4]_clock_enable_1);
<P><A NAME="MB2_q_b[4]_PORT_A_write_enable">MB2_q_b[4]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[4]_PORT_A_write_enable_reg">MB2_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[4]_PORT_A_write_enable">MB2_q_b[4]_PORT_A_write_enable</A>, MB2_q_b[4]_clock_0, , , );
<P><A NAME="MB2_q_b[4]_PORT_B_read_enable">MB2_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB2_q_b[4]_PORT_B_read_enable_reg">MB2_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[4]_PORT_B_read_enable">MB2_q_b[4]_PORT_B_read_enable</A>, MB2_q_b[4]_clock_1, , , MB2_q_b[4]_clock_enable_1);
<P><A NAME="MB2_q_b[4]_clock_0">MB2_q_b[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[4]_clock_1">MB2_q_b[4]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[4]_clock_enable_0">MB2_q_b[4]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[4]_clock_enable_1">MB2_q_b[4]_clock_enable_1</A> = <A HREF="#V1L72">V1L72</A>;
<P><A NAME="MB2_q_b[4]_PORT_B_data_out">MB2_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB2_q_b[4]_PORT_A_data_in_reg">MB2_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#MB2_q_b[4]_PORT_A_address_reg">MB2_q_b[4]_PORT_A_address_reg</A>, <A HREF="#MB2_q_b[4]_PORT_B_address_reg">MB2_q_b[4]_PORT_B_address_reg</A>, <A HREF="#MB2_q_b[4]_PORT_A_write_enable_reg">MB2_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB2_q_b[4]_PORT_B_read_enable_reg">MB2_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB2_q_b[4]_clock_0">MB2_q_b[4]_clock_0</A>, <A HREF="#MB2_q_b[4]_clock_1">MB2_q_b[4]_clock_1</A>, <A HREF="#MB2_q_b[4]_clock_enable_0">MB2_q_b[4]_clock_enable_0</A>, <A HREF="#MB2_q_b[4]_clock_enable_1">MB2_q_b[4]_clock_enable_1</A>, , , , );
<P><A NAME="MB2_q_b[4]">MB2_q_b[4]</A> = <A HREF="#MB2_q_b[4]_PORT_B_data_out">MB2_q_b[4]_PORT_B_data_out</A>[0];


<P> --GE1_q_a[5] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[5]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[5]_PORT_A_data_in">GE1_q_a[5]_PORT_A_data_in</A> = <A HREF="#T1_write_data[5]">T1_write_data[5]</A>;
<P><A NAME="GE1_q_a[5]_PORT_A_data_in_reg">GE1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[5]_PORT_A_data_in">GE1_q_a[5]_PORT_A_data_in</A>, GE1_q_a[5]_clock_0, , , );
<P><A NAME="GE1_q_a[5]_PORT_A_address">GE1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[5]_PORT_A_address_reg">GE1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[5]_PORT_A_address">GE1_q_a[5]_PORT_A_address</A>, GE1_q_a[5]_clock_0, , , );
<P><A NAME="GE1_q_a[5]_PORT_A_write_enable">GE1_q_a[5]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[5]_PORT_A_write_enable_reg">GE1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[5]_PORT_A_write_enable">GE1_q_a[5]_PORT_A_write_enable</A>, GE1_q_a[5]_clock_0, , , );
<P><A NAME="GE1_q_a[5]_PORT_A_read_enable">GE1_q_a[5]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[5]_PORT_A_read_enable_reg">GE1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[5]_PORT_A_read_enable">GE1_q_a[5]_PORT_A_read_enable</A>, GE1_q_a[5]_clock_0, , , );
<P><A NAME="GE1_q_a[5]_clock_0">GE1_q_a[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[5]_PORT_A_data_out">GE1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[5]_PORT_A_data_in_reg">GE1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[5]_PORT_A_address_reg">GE1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[5]_PORT_A_write_enable_reg">GE1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[5]_PORT_A_read_enable_reg">GE1_q_a[5]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[5]_clock_0">GE1_q_a[5]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[5]_PORT_A_data_out_reg">GE1_q_a[5]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[5]_PORT_A_data_out">GE1_q_a[5]_PORT_A_data_out</A>, GE1_q_a[5]_clock_0, , , );
<P><A NAME="GE1_q_a[5]">GE1_q_a[5]</A> = <A HREF="#GE1_q_a[5]_PORT_A_data_out_reg">GE1_q_a[5]_PORT_A_data_out_reg</A>[0];


<P> --MB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB2_q_b[5]_PORT_A_data_in">MB2_q_b[5]_PORT_A_data_in</A> = <A HREF="#CB1_wdata[5]">CB1_wdata[5]</A>;
<P><A NAME="MB2_q_b[5]_PORT_A_data_in_reg">MB2_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB2_q_b[5]_PORT_A_data_in">MB2_q_b[5]_PORT_A_data_in</A>, MB2_q_b[5]_clock_0, , , );
<P><A NAME="MB2_q_b[5]_PORT_A_address">MB2_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A>, <A HREF="#NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A>, <A HREF="#NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A>, <A HREF="#NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A>, <A HREF="#NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A>, <A HREF="#NB4_counter_reg_bit[5]">NB4_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[5]_PORT_A_address_reg">MB2_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB2_q_b[5]_PORT_A_address">MB2_q_b[5]_PORT_A_address</A>, MB2_q_b[5]_clock_0, , , );
<P><A NAME="MB2_q_b[5]_PORT_B_address">MB2_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A>, <A HREF="#NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A>, <A HREF="#NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A>, <A HREF="#NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A>, <A HREF="#NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A>, <A HREF="#NB3_counter_reg_bit[5]">NB3_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[5]_PORT_B_address_reg">MB2_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB2_q_b[5]_PORT_B_address">MB2_q_b[5]_PORT_B_address</A>, MB2_q_b[5]_clock_1, , , MB2_q_b[5]_clock_enable_1);
<P><A NAME="MB2_q_b[5]_PORT_A_write_enable">MB2_q_b[5]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[5]_PORT_A_write_enable_reg">MB2_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[5]_PORT_A_write_enable">MB2_q_b[5]_PORT_A_write_enable</A>, MB2_q_b[5]_clock_0, , , );
<P><A NAME="MB2_q_b[5]_PORT_B_read_enable">MB2_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB2_q_b[5]_PORT_B_read_enable_reg">MB2_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[5]_PORT_B_read_enable">MB2_q_b[5]_PORT_B_read_enable</A>, MB2_q_b[5]_clock_1, , , MB2_q_b[5]_clock_enable_1);
<P><A NAME="MB2_q_b[5]_clock_0">MB2_q_b[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[5]_clock_1">MB2_q_b[5]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[5]_clock_enable_0">MB2_q_b[5]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[5]_clock_enable_1">MB2_q_b[5]_clock_enable_1</A> = <A HREF="#V1L72">V1L72</A>;
<P><A NAME="MB2_q_b[5]_PORT_B_data_out">MB2_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB2_q_b[5]_PORT_A_data_in_reg">MB2_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#MB2_q_b[5]_PORT_A_address_reg">MB2_q_b[5]_PORT_A_address_reg</A>, <A HREF="#MB2_q_b[5]_PORT_B_address_reg">MB2_q_b[5]_PORT_B_address_reg</A>, <A HREF="#MB2_q_b[5]_PORT_A_write_enable_reg">MB2_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB2_q_b[5]_PORT_B_read_enable_reg">MB2_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB2_q_b[5]_clock_0">MB2_q_b[5]_clock_0</A>, <A HREF="#MB2_q_b[5]_clock_1">MB2_q_b[5]_clock_1</A>, <A HREF="#MB2_q_b[5]_clock_enable_0">MB2_q_b[5]_clock_enable_0</A>, <A HREF="#MB2_q_b[5]_clock_enable_1">MB2_q_b[5]_clock_enable_1</A>, , , , );
<P><A NAME="MB2_q_b[5]">MB2_q_b[5]</A> = <A HREF="#MB2_q_b[5]_PORT_B_data_out">MB2_q_b[5]_PORT_B_data_out</A>[0];


<P> --GE1_q_a[6] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[6]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[6]_PORT_A_data_in">GE1_q_a[6]_PORT_A_data_in</A> = <A HREF="#T1_write_data[6]">T1_write_data[6]</A>;
<P><A NAME="GE1_q_a[6]_PORT_A_data_in_reg">GE1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[6]_PORT_A_data_in">GE1_q_a[6]_PORT_A_data_in</A>, GE1_q_a[6]_clock_0, , , );
<P><A NAME="GE1_q_a[6]_PORT_A_address">GE1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[6]_PORT_A_address_reg">GE1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[6]_PORT_A_address">GE1_q_a[6]_PORT_A_address</A>, GE1_q_a[6]_clock_0, , , );
<P><A NAME="GE1_q_a[6]_PORT_A_write_enable">GE1_q_a[6]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[6]_PORT_A_write_enable_reg">GE1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[6]_PORT_A_write_enable">GE1_q_a[6]_PORT_A_write_enable</A>, GE1_q_a[6]_clock_0, , , );
<P><A NAME="GE1_q_a[6]_PORT_A_read_enable">GE1_q_a[6]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[6]_PORT_A_read_enable_reg">GE1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[6]_PORT_A_read_enable">GE1_q_a[6]_PORT_A_read_enable</A>, GE1_q_a[6]_clock_0, , , );
<P><A NAME="GE1_q_a[6]_clock_0">GE1_q_a[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[6]_PORT_A_data_out">GE1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[6]_PORT_A_data_in_reg">GE1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[6]_PORT_A_address_reg">GE1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[6]_PORT_A_write_enable_reg">GE1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[6]_PORT_A_read_enable_reg">GE1_q_a[6]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[6]_clock_0">GE1_q_a[6]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[6]_PORT_A_data_out_reg">GE1_q_a[6]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[6]_PORT_A_data_out">GE1_q_a[6]_PORT_A_data_out</A>, GE1_q_a[6]_clock_0, , , );
<P><A NAME="GE1_q_a[6]">GE1_q_a[6]</A> = <A HREF="#GE1_q_a[6]_PORT_A_data_out_reg">GE1_q_a[6]_PORT_A_data_out_reg</A>[0];


<P> --MB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB2_q_b[6]_PORT_A_data_in">MB2_q_b[6]_PORT_A_data_in</A> = <A HREF="#CB1_wdata[6]">CB1_wdata[6]</A>;
<P><A NAME="MB2_q_b[6]_PORT_A_data_in_reg">MB2_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB2_q_b[6]_PORT_A_data_in">MB2_q_b[6]_PORT_A_data_in</A>, MB2_q_b[6]_clock_0, , , );
<P><A NAME="MB2_q_b[6]_PORT_A_address">MB2_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A>, <A HREF="#NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A>, <A HREF="#NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A>, <A HREF="#NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A>, <A HREF="#NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A>, <A HREF="#NB4_counter_reg_bit[5]">NB4_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[6]_PORT_A_address_reg">MB2_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB2_q_b[6]_PORT_A_address">MB2_q_b[6]_PORT_A_address</A>, MB2_q_b[6]_clock_0, , , );
<P><A NAME="MB2_q_b[6]_PORT_B_address">MB2_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A>, <A HREF="#NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A>, <A HREF="#NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A>, <A HREF="#NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A>, <A HREF="#NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A>, <A HREF="#NB3_counter_reg_bit[5]">NB3_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[6]_PORT_B_address_reg">MB2_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB2_q_b[6]_PORT_B_address">MB2_q_b[6]_PORT_B_address</A>, MB2_q_b[6]_clock_1, , , MB2_q_b[6]_clock_enable_1);
<P><A NAME="MB2_q_b[6]_PORT_A_write_enable">MB2_q_b[6]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[6]_PORT_A_write_enable_reg">MB2_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[6]_PORT_A_write_enable">MB2_q_b[6]_PORT_A_write_enable</A>, MB2_q_b[6]_clock_0, , , );
<P><A NAME="MB2_q_b[6]_PORT_B_read_enable">MB2_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB2_q_b[6]_PORT_B_read_enable_reg">MB2_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[6]_PORT_B_read_enable">MB2_q_b[6]_PORT_B_read_enable</A>, MB2_q_b[6]_clock_1, , , MB2_q_b[6]_clock_enable_1);
<P><A NAME="MB2_q_b[6]_clock_0">MB2_q_b[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[6]_clock_1">MB2_q_b[6]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[6]_clock_enable_0">MB2_q_b[6]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[6]_clock_enable_1">MB2_q_b[6]_clock_enable_1</A> = <A HREF="#V1L72">V1L72</A>;
<P><A NAME="MB2_q_b[6]_PORT_B_data_out">MB2_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB2_q_b[6]_PORT_A_data_in_reg">MB2_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#MB2_q_b[6]_PORT_A_address_reg">MB2_q_b[6]_PORT_A_address_reg</A>, <A HREF="#MB2_q_b[6]_PORT_B_address_reg">MB2_q_b[6]_PORT_B_address_reg</A>, <A HREF="#MB2_q_b[6]_PORT_A_write_enable_reg">MB2_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB2_q_b[6]_PORT_B_read_enable_reg">MB2_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB2_q_b[6]_clock_0">MB2_q_b[6]_clock_0</A>, <A HREF="#MB2_q_b[6]_clock_1">MB2_q_b[6]_clock_1</A>, <A HREF="#MB2_q_b[6]_clock_enable_0">MB2_q_b[6]_clock_enable_0</A>, <A HREF="#MB2_q_b[6]_clock_enable_1">MB2_q_b[6]_clock_enable_1</A>, , , , );
<P><A NAME="MB2_q_b[6]">MB2_q_b[6]</A> = <A HREF="#MB2_q_b[6]_PORT_B_data_out">MB2_q_b[6]_PORT_B_data_out</A>[0];


<P> --GE1_q_a[7] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[7]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[7]_PORT_A_data_in">GE1_q_a[7]_PORT_A_data_in</A> = <A HREF="#T1_write_data[7]">T1_write_data[7]</A>;
<P><A NAME="GE1_q_a[7]_PORT_A_data_in_reg">GE1_q_a[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[7]_PORT_A_data_in">GE1_q_a[7]_PORT_A_data_in</A>, GE1_q_a[7]_clock_0, , , );
<P><A NAME="GE1_q_a[7]_PORT_A_address">GE1_q_a[7]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[7]_PORT_A_address_reg">GE1_q_a[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[7]_PORT_A_address">GE1_q_a[7]_PORT_A_address</A>, GE1_q_a[7]_clock_0, , , );
<P><A NAME="GE1_q_a[7]_PORT_A_write_enable">GE1_q_a[7]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[7]_PORT_A_write_enable_reg">GE1_q_a[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[7]_PORT_A_write_enable">GE1_q_a[7]_PORT_A_write_enable</A>, GE1_q_a[7]_clock_0, , , );
<P><A NAME="GE1_q_a[7]_PORT_A_read_enable">GE1_q_a[7]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[7]_PORT_A_read_enable_reg">GE1_q_a[7]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[7]_PORT_A_read_enable">GE1_q_a[7]_PORT_A_read_enable</A>, GE1_q_a[7]_clock_0, , , );
<P><A NAME="GE1_q_a[7]_clock_0">GE1_q_a[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[7]_PORT_A_data_out">GE1_q_a[7]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[7]_PORT_A_data_in_reg">GE1_q_a[7]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[7]_PORT_A_address_reg">GE1_q_a[7]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[7]_PORT_A_write_enable_reg">GE1_q_a[7]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[7]_PORT_A_read_enable_reg">GE1_q_a[7]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[7]_clock_0">GE1_q_a[7]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[7]_PORT_A_data_out_reg">GE1_q_a[7]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[7]_PORT_A_data_out">GE1_q_a[7]_PORT_A_data_out</A>, GE1_q_a[7]_clock_0, , , );
<P><A NAME="GE1_q_a[7]">GE1_q_a[7]</A> = <A HREF="#GE1_q_a[7]_PORT_A_data_out_reg">GE1_q_a[7]_PORT_A_data_out_reg</A>[0];


<P> --MB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB2_q_b[7]_PORT_A_data_in">MB2_q_b[7]_PORT_A_data_in</A> = <A HREF="#CB1_wdata[7]">CB1_wdata[7]</A>;
<P><A NAME="MB2_q_b[7]_PORT_A_data_in_reg">MB2_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB2_q_b[7]_PORT_A_data_in">MB2_q_b[7]_PORT_A_data_in</A>, MB2_q_b[7]_clock_0, , , );
<P><A NAME="MB2_q_b[7]_PORT_A_address">MB2_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A>, <A HREF="#NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A>, <A HREF="#NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A>, <A HREF="#NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A>, <A HREF="#NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A>, <A HREF="#NB4_counter_reg_bit[5]">NB4_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[7]_PORT_A_address_reg">MB2_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB2_q_b[7]_PORT_A_address">MB2_q_b[7]_PORT_A_address</A>, MB2_q_b[7]_clock_0, , , );
<P><A NAME="MB2_q_b[7]_PORT_B_address">MB2_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A>, <A HREF="#NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A>, <A HREF="#NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A>, <A HREF="#NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A>, <A HREF="#NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A>, <A HREF="#NB3_counter_reg_bit[5]">NB3_counter_reg_bit[5]</A>);
<P><A NAME="MB2_q_b[7]_PORT_B_address_reg">MB2_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB2_q_b[7]_PORT_B_address">MB2_q_b[7]_PORT_B_address</A>, MB2_q_b[7]_clock_1, , , MB2_q_b[7]_clock_enable_1);
<P><A NAME="MB2_q_b[7]_PORT_A_write_enable">MB2_q_b[7]_PORT_A_write_enable</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[7]_PORT_A_write_enable_reg">MB2_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[7]_PORT_A_write_enable">MB2_q_b[7]_PORT_A_write_enable</A>, MB2_q_b[7]_clock_0, , , );
<P><A NAME="MB2_q_b[7]_PORT_B_read_enable">MB2_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB2_q_b[7]_PORT_B_read_enable_reg">MB2_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB2_q_b[7]_PORT_B_read_enable">MB2_q_b[7]_PORT_B_read_enable</A>, MB2_q_b[7]_clock_1, , , MB2_q_b[7]_clock_enable_1);
<P><A NAME="MB2_q_b[7]_clock_0">MB2_q_b[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[7]_clock_1">MB2_q_b[7]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB2_q_b[7]_clock_enable_0">MB2_q_b[7]_clock_enable_0</A> = <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>;
<P><A NAME="MB2_q_b[7]_clock_enable_1">MB2_q_b[7]_clock_enable_1</A> = <A HREF="#V1L72">V1L72</A>;
<P><A NAME="MB2_q_b[7]_PORT_B_data_out">MB2_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB2_q_b[7]_PORT_A_data_in_reg">MB2_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#MB2_q_b[7]_PORT_A_address_reg">MB2_q_b[7]_PORT_A_address_reg</A>, <A HREF="#MB2_q_b[7]_PORT_B_address_reg">MB2_q_b[7]_PORT_B_address_reg</A>, <A HREF="#MB2_q_b[7]_PORT_A_write_enable_reg">MB2_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB2_q_b[7]_PORT_B_read_enable_reg">MB2_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB2_q_b[7]_clock_0">MB2_q_b[7]_clock_0</A>, <A HREF="#MB2_q_b[7]_clock_1">MB2_q_b[7]_clock_1</A>, <A HREF="#MB2_q_b[7]_clock_enable_0">MB2_q_b[7]_clock_enable_0</A>, <A HREF="#MB2_q_b[7]_clock_enable_1">MB2_q_b[7]_clock_enable_1</A>, , , , );
<P><A NAME="MB2_q_b[7]">MB2_q_b[7]</A> = <A HREF="#MB2_q_b[7]_PORT_B_data_out">MB2_q_b[7]_PORT_B_data_out</A>[0];


<P> --GE1_q_a[8] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[8]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[8]_PORT_A_data_in">GE1_q_a[8]_PORT_A_data_in</A> = <A HREF="#T1_write_data[8]">T1_write_data[8]</A>;
<P><A NAME="GE1_q_a[8]_PORT_A_data_in_reg">GE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[8]_PORT_A_data_in">GE1_q_a[8]_PORT_A_data_in</A>, GE1_q_a[8]_clock_0, , , );
<P><A NAME="GE1_q_a[8]_PORT_A_address">GE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[8]_PORT_A_address_reg">GE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[8]_PORT_A_address">GE1_q_a[8]_PORT_A_address</A>, GE1_q_a[8]_clock_0, , , );
<P><A NAME="GE1_q_a[8]_PORT_A_write_enable">GE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[8]_PORT_A_write_enable_reg">GE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[8]_PORT_A_write_enable">GE1_q_a[8]_PORT_A_write_enable</A>, GE1_q_a[8]_clock_0, , , );
<P><A NAME="GE1_q_a[8]_PORT_A_read_enable">GE1_q_a[8]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[8]_PORT_A_read_enable_reg">GE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[8]_PORT_A_read_enable">GE1_q_a[8]_PORT_A_read_enable</A>, GE1_q_a[8]_clock_0, , , );
<P><A NAME="GE1_q_a[8]_clock_0">GE1_q_a[8]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[8]_PORT_A_data_out">GE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[8]_PORT_A_data_in_reg">GE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[8]_PORT_A_address_reg">GE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[8]_PORT_A_write_enable_reg">GE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[8]_PORT_A_read_enable_reg">GE1_q_a[8]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[8]_clock_0">GE1_q_a[8]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[8]_PORT_A_data_out_reg">GE1_q_a[8]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[8]_PORT_A_data_out">GE1_q_a[8]_PORT_A_data_out</A>, GE1_q_a[8]_clock_0, , , );
<P><A NAME="GE1_q_a[8]">GE1_q_a[8]</A> = <A HREF="#GE1_q_a[8]_PORT_A_data_out_reg">GE1_q_a[8]_PORT_A_data_out_reg</A>[0];


<P> --DE1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[4]_PORT_A_data_in">DE1_q_a[4]_PORT_A_data_in</A> = <A HREF="#SD1L132">SD1L132</A>;
<P><A NAME="DE1_q_a[4]_PORT_A_data_in_reg">DE1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[4]_PORT_A_data_in">DE1_q_a[4]_PORT_A_data_in</A>, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
<P><A NAME="DE1_q_a[4]_PORT_A_address">DE1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[4]_PORT_A_address_reg">DE1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[4]_PORT_A_address">DE1_q_a[4]_PORT_A_address</A>, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
<P><A NAME="DE1_q_a[4]_PORT_A_write_enable">DE1_q_a[4]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[4]_PORT_A_write_enable_reg">DE1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[4]_PORT_A_write_enable">DE1_q_a[4]_PORT_A_write_enable</A>, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
<P><A NAME="DE1_q_a[4]_PORT_A_read_enable">DE1_q_a[4]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[4]_PORT_A_read_enable_reg">DE1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[4]_PORT_A_read_enable">DE1_q_a[4]_PORT_A_read_enable</A>, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
<P><A NAME="DE1_q_a[4]_PORT_A_byte_mask">DE1_q_a[4]_PORT_A_byte_mask</A> = <A HREF="#SD1L123">SD1L123</A>;
<P><A NAME="DE1_q_a[4]_PORT_A_byte_mask_reg">DE1_q_a[4]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[4]_PORT_A_byte_mask">DE1_q_a[4]_PORT_A_byte_mask</A>, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
<P><A NAME="DE1_q_a[4]_clock_0">DE1_q_a[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[4]_clock_enable_0">DE1_q_a[4]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[4]_PORT_A_data_out">DE1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[4]_PORT_A_data_in_reg">DE1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[4]_PORT_A_address_reg">DE1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[4]_PORT_A_write_enable_reg">DE1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[4]_PORT_A_read_enable_reg">DE1_q_a[4]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[4]_PORT_A_byte_mask_reg">DE1_q_a[4]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[4]_clock_0">DE1_q_a[4]_clock_0</A>, , <A HREF="#DE1_q_a[4]_clock_enable_0">DE1_q_a[4]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[4]">DE1_q_a[4]</A> = <A HREF="#DE1_q_a[4]_PORT_A_data_out">DE1_q_a[4]_PORT_A_data_out</A>[0];


<P> --V1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
<P><A NAME="V1L2_adder_eqn">V1L2_adder_eqn</A> = ( !<A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#V1L19">V1L19</A> );
<P><A NAME="V1L2">V1L2</A> = SUM(<A HREF="#V1L2_adder_eqn">V1L2_adder_eqn</A>);

<P> --V1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
<P><A NAME="V1L3_adder_eqn">V1L3_adder_eqn</A> = ( !<A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#V1L19">V1L19</A> );
<P><A NAME="V1L3">V1L3</A> = CARRY(<A HREF="#V1L3_adder_eqn">V1L3_adder_eqn</A>);


<P> --V1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
<P><A NAME="V1L6_adder_eqn">V1L6_adder_eqn</A> = ( !<A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#V1L3">V1L3</A> );
<P><A NAME="V1L6">V1L6</A> = SUM(<A HREF="#V1L6_adder_eqn">V1L6_adder_eqn</A>);

<P> --V1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
<P><A NAME="V1L7_adder_eqn">V1L7_adder_eqn</A> = ( !<A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#V1L3">V1L3</A> );
<P><A NAME="V1L7">V1L7</A> = CARRY(<A HREF="#V1L7_adder_eqn">V1L7_adder_eqn</A>);


<P> --V1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
<P><A NAME="V1L10_adder_eqn">V1L10_adder_eqn</A> = ( !<A HREF="#LB2_b_full">LB2_b_full</A> ) + ( VCC ) + ( <A HREF="#V1L7">V1L7</A> );
<P><A NAME="V1L10">V1L10</A> = SUM(<A HREF="#V1L10_adder_eqn">V1L10_adder_eqn</A>);

<P> --V1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
<P><A NAME="V1L11_adder_eqn">V1L11_adder_eqn</A> = ( !<A HREF="#LB2_b_full">LB2_b_full</A> ) + ( VCC ) + ( <A HREF="#V1L7">V1L7</A> );
<P><A NAME="V1L11">V1L11</A> = CARRY(<A HREF="#V1L11_adder_eqn">V1L11_adder_eqn</A>);


<P> --V1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
<P><A NAME="V1L14_adder_eqn">V1L14_adder_eqn</A> = ( VCC ) + ( GND ) + ( <A HREF="#V1L11">V1L11</A> );
<P><A NAME="V1L14">V1L14</A> = SUM(<A HREF="#V1L14_adder_eqn">V1L14_adder_eqn</A>);


<P> --V1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
<P><A NAME="V1L18_adder_eqn">V1L18_adder_eqn</A> = ( !<A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#V1L27">V1L27</A> );
<P><A NAME="V1L18">V1L18</A> = SUM(<A HREF="#V1L18_adder_eqn">V1L18_adder_eqn</A>);

<P> --V1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
<P><A NAME="V1L19_adder_eqn">V1L19_adder_eqn</A> = ( !<A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#V1L27">V1L27</A> );
<P><A NAME="V1L19">V1L19</A> = CARRY(<A HREF="#V1L19_adder_eqn">V1L19_adder_eqn</A>);


<P> --V1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
<P><A NAME="V1L22_adder_eqn">V1L22_adder_eqn</A> = ( !<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> ) + ( !<A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="V1L22">V1L22</A> = SUM(<A HREF="#V1L22_adder_eqn">V1L22_adder_eqn</A>);

<P> --V1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
<P><A NAME="V1L23_adder_eqn">V1L23_adder_eqn</A> = ( !<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> ) + ( !<A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="V1L23">V1L23</A> = CARRY(<A HREF="#V1L23_adder_eqn">V1L23_adder_eqn</A>);


<P> --V1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
<P><A NAME="V1L26_adder_eqn">V1L26_adder_eqn</A> = ( !<A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#V1L23">V1L23</A> );
<P><A NAME="V1L26">V1L26</A> = SUM(<A HREF="#V1L26_adder_eqn">V1L26_adder_eqn</A>);

<P> --V1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
<P><A NAME="V1L27_adder_eqn">V1L27_adder_eqn</A> = ( !<A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#V1L23">V1L23</A> );
<P><A NAME="V1L27">V1L27</A> = CARRY(<A HREF="#V1L27_adder_eqn">V1L27_adder_eqn</A>);


<P> --VD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
<P> --register power-up is low

<P><A NAME="VD1_sr[21]">VD1_sr[21]</A> = DFFEAS(<A HREF="#VD1L66">VD1L66</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --VD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
<P> --register power-up is low

<P><A NAME="VD1_sr[20]">VD1_sr[20]</A> = DFFEAS(<A HREF="#VD1L67">VD1L67</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --DE1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[2]_PORT_A_data_in">DE1_q_a[2]_PORT_A_data_in</A> = <A HREF="#SD1L130">SD1L130</A>;
<P><A NAME="DE1_q_a[2]_PORT_A_data_in_reg">DE1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[2]_PORT_A_data_in">DE1_q_a[2]_PORT_A_data_in</A>, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
<P><A NAME="DE1_q_a[2]_PORT_A_address">DE1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[2]_PORT_A_address_reg">DE1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[2]_PORT_A_address">DE1_q_a[2]_PORT_A_address</A>, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
<P><A NAME="DE1_q_a[2]_PORT_A_write_enable">DE1_q_a[2]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[2]_PORT_A_write_enable_reg">DE1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[2]_PORT_A_write_enable">DE1_q_a[2]_PORT_A_write_enable</A>, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
<P><A NAME="DE1_q_a[2]_PORT_A_read_enable">DE1_q_a[2]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[2]_PORT_A_read_enable_reg">DE1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[2]_PORT_A_read_enable">DE1_q_a[2]_PORT_A_read_enable</A>, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
<P><A NAME="DE1_q_a[2]_PORT_A_byte_mask">DE1_q_a[2]_PORT_A_byte_mask</A> = <A HREF="#SD1L123">SD1L123</A>;
<P><A NAME="DE1_q_a[2]_PORT_A_byte_mask_reg">DE1_q_a[2]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[2]_PORT_A_byte_mask">DE1_q_a[2]_PORT_A_byte_mask</A>, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
<P><A NAME="DE1_q_a[2]_clock_0">DE1_q_a[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[2]_clock_enable_0">DE1_q_a[2]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[2]_PORT_A_data_out">DE1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[2]_PORT_A_data_in_reg">DE1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[2]_PORT_A_address_reg">DE1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[2]_PORT_A_write_enable_reg">DE1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[2]_PORT_A_read_enable_reg">DE1_q_a[2]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[2]_PORT_A_byte_mask_reg">DE1_q_a[2]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[2]_clock_0">DE1_q_a[2]_clock_0</A>, , <A HREF="#DE1_q_a[2]_clock_enable_0">DE1_q_a[2]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[2]">DE1_q_a[2]</A> = <A HREF="#DE1_q_a[2]_PORT_A_data_out">DE1_q_a[2]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[3]_PORT_A_data_in">DE1_q_a[3]_PORT_A_data_in</A> = <A HREF="#SD1L131">SD1L131</A>;
<P><A NAME="DE1_q_a[3]_PORT_A_data_in_reg">DE1_q_a[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[3]_PORT_A_data_in">DE1_q_a[3]_PORT_A_data_in</A>, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
<P><A NAME="DE1_q_a[3]_PORT_A_address">DE1_q_a[3]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[3]_PORT_A_address_reg">DE1_q_a[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[3]_PORT_A_address">DE1_q_a[3]_PORT_A_address</A>, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
<P><A NAME="DE1_q_a[3]_PORT_A_write_enable">DE1_q_a[3]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[3]_PORT_A_write_enable_reg">DE1_q_a[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[3]_PORT_A_write_enable">DE1_q_a[3]_PORT_A_write_enable</A>, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
<P><A NAME="DE1_q_a[3]_PORT_A_read_enable">DE1_q_a[3]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[3]_PORT_A_read_enable_reg">DE1_q_a[3]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[3]_PORT_A_read_enable">DE1_q_a[3]_PORT_A_read_enable</A>, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
<P><A NAME="DE1_q_a[3]_PORT_A_byte_mask">DE1_q_a[3]_PORT_A_byte_mask</A> = <A HREF="#SD1L123">SD1L123</A>;
<P><A NAME="DE1_q_a[3]_PORT_A_byte_mask_reg">DE1_q_a[3]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[3]_PORT_A_byte_mask">DE1_q_a[3]_PORT_A_byte_mask</A>, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
<P><A NAME="DE1_q_a[3]_clock_0">DE1_q_a[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[3]_clock_enable_0">DE1_q_a[3]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[3]_PORT_A_data_out">DE1_q_a[3]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[3]_PORT_A_data_in_reg">DE1_q_a[3]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[3]_PORT_A_address_reg">DE1_q_a[3]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[3]_PORT_A_write_enable_reg">DE1_q_a[3]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[3]_PORT_A_read_enable_reg">DE1_q_a[3]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[3]_PORT_A_byte_mask_reg">DE1_q_a[3]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[3]_clock_0">DE1_q_a[3]_clock_0</A>, , <A HREF="#DE1_q_a[3]_clock_enable_0">DE1_q_a[3]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[3]">DE1_q_a[3]</A> = <A HREF="#DE1_q_a[3]_PORT_A_data_out">DE1_q_a[3]_PORT_A_data_out</A>[0];


<P> --GE1_q_a[9] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[9]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[9]_PORT_A_data_in">GE1_q_a[9]_PORT_A_data_in</A> = <A HREF="#T1_write_data[9]">T1_write_data[9]</A>;
<P><A NAME="GE1_q_a[9]_PORT_A_data_in_reg">GE1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[9]_PORT_A_data_in">GE1_q_a[9]_PORT_A_data_in</A>, GE1_q_a[9]_clock_0, , , );
<P><A NAME="GE1_q_a[9]_PORT_A_address">GE1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[9]_PORT_A_address_reg">GE1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[9]_PORT_A_address">GE1_q_a[9]_PORT_A_address</A>, GE1_q_a[9]_clock_0, , , );
<P><A NAME="GE1_q_a[9]_PORT_A_write_enable">GE1_q_a[9]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[9]_PORT_A_write_enable_reg">GE1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[9]_PORT_A_write_enable">GE1_q_a[9]_PORT_A_write_enable</A>, GE1_q_a[9]_clock_0, , , );
<P><A NAME="GE1_q_a[9]_PORT_A_read_enable">GE1_q_a[9]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[9]_PORT_A_read_enable_reg">GE1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[9]_PORT_A_read_enable">GE1_q_a[9]_PORT_A_read_enable</A>, GE1_q_a[9]_clock_0, , , );
<P><A NAME="GE1_q_a[9]_clock_0">GE1_q_a[9]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[9]_PORT_A_data_out">GE1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[9]_PORT_A_data_in_reg">GE1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[9]_PORT_A_address_reg">GE1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[9]_PORT_A_write_enable_reg">GE1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[9]_PORT_A_read_enable_reg">GE1_q_a[9]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[9]_clock_0">GE1_q_a[9]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[9]_PORT_A_data_out_reg">GE1_q_a[9]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[9]_PORT_A_data_out">GE1_q_a[9]_PORT_A_data_out</A>, GE1_q_a[9]_clock_0, , , );
<P><A NAME="GE1_q_a[9]">GE1_q_a[9]</A> = <A HREF="#GE1_q_a[9]_PORT_A_data_out_reg">GE1_q_a[9]_PORT_A_data_out_reg</A>[0];


<P> --UB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[17]">UB1_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#V1L34">V1L34</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --YC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte3_data[1]">YC1_av_ld_byte3_data[1]</A> = DFFEAS(<A HREF="#KC1L37">KC1L37</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#YC1L933">YC1L933</A>, <A HREF="#YC1L825">YC1L825</A>,  ,  , <A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>);


<P> --MB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB1_q_b[0]_PORT_A_data_in">MB1_q_b[0]_PORT_A_data_in</A> = <A HREF="#YC1_d_writedata[0]">YC1_d_writedata[0]</A>;
<P><A NAME="MB1_q_b[0]_PORT_A_data_in_reg">MB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB1_q_b[0]_PORT_A_data_in">MB1_q_b[0]_PORT_A_data_in</A>, MB1_q_b[0]_clock_0, , , );
<P><A NAME="MB1_q_b[0]_PORT_A_address">MB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A>, <A HREF="#NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A>, <A HREF="#NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A>, <A HREF="#NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A>, <A HREF="#NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A>, <A HREF="#NB2_counter_reg_bit[5]">NB2_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[0]_PORT_A_address_reg">MB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB1_q_b[0]_PORT_A_address">MB1_q_b[0]_PORT_A_address</A>, MB1_q_b[0]_clock_0, , , );
<P><A NAME="MB1_q_b[0]_PORT_B_address">MB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A>, <A HREF="#NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A>, <A HREF="#NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A>, <A HREF="#NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A>, <A HREF="#NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A>, <A HREF="#NB1_counter_reg_bit[5]">NB1_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[0]_PORT_B_address_reg">MB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB1_q_b[0]_PORT_B_address">MB1_q_b[0]_PORT_B_address</A>, MB1_q_b[0]_clock_1, , , MB1_q_b[0]_clock_enable_1);
<P><A NAME="MB1_q_b[0]_PORT_A_write_enable">MB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[0]_PORT_A_write_enable_reg">MB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[0]_PORT_A_write_enable">MB1_q_b[0]_PORT_A_write_enable</A>, MB1_q_b[0]_clock_0, , , );
<P><A NAME="MB1_q_b[0]_PORT_B_read_enable">MB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB1_q_b[0]_PORT_B_read_enable_reg">MB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[0]_PORT_B_read_enable">MB1_q_b[0]_PORT_B_read_enable</A>, MB1_q_b[0]_clock_1, , , MB1_q_b[0]_clock_enable_1);
<P><A NAME="MB1_q_b[0]_clock_0">MB1_q_b[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[0]_clock_1">MB1_q_b[0]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[0]_clock_enable_0">MB1_q_b[0]_clock_enable_0</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[0]_clock_enable_1">MB1_q_b[0]_clock_enable_1</A> = <A HREF="#V1L82">V1L82</A>;
<P><A NAME="MB1_q_b[0]_PORT_B_data_out">MB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB1_q_b[0]_PORT_A_data_in_reg">MB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#MB1_q_b[0]_PORT_A_address_reg">MB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#MB1_q_b[0]_PORT_B_address_reg">MB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#MB1_q_b[0]_PORT_A_write_enable_reg">MB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB1_q_b[0]_PORT_B_read_enable_reg">MB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB1_q_b[0]_clock_0">MB1_q_b[0]_clock_0</A>, <A HREF="#MB1_q_b[0]_clock_1">MB1_q_b[0]_clock_1</A>, <A HREF="#MB1_q_b[0]_clock_enable_0">MB1_q_b[0]_clock_enable_0</A>, <A HREF="#MB1_q_b[0]_clock_enable_1">MB1_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="MB1_q_b[0]">MB1_q_b[0]</A> = <A HREF="#MB1_q_b[0]_PORT_B_data_out">MB1_q_b[0]_PORT_B_data_out</A>[0];


<P> --CB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
<P> --register power-up is low

<P><A NAME="CB1_count[6]">CB1_count[6]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_count[5]">CB1_count[5]</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --VD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
<P> --register power-up is low

<P><A NAME="VD1_sr[25]">VD1_sr[25]</A> = DFFEAS(<A HREF="#VD1L68">VD1L68</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --VD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
<P> --register power-up is low

<P><A NAME="VD1_sr[5]">VD1_sr[5]</A> = DFFEAS(<A HREF="#VD1L69">VD1L69</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --HD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[3]">HD1_break_readreg[3]</A> = DFFEAS(<A HREF="#UD1_jdo[3]">UD1_jdo[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[3]">SD1_MonDReg[3]</A> = DFFEAS(<A HREF="#UD1_jdo[6]">UD1_jdo[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[3]">DE1_q_a[3]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --SD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
<P><A NAME="SD1L23_adder_eqn">SD1L23_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[5]">SD1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#SD1L12">SD1L12</A> );
<P><A NAME="SD1L23">SD1L23</A> = SUM(<A HREF="#SD1L23_adder_eqn">SD1L23_adder_eqn</A>);

<P> --SD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
<P><A NAME="SD1L24_adder_eqn">SD1L24_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[5]">SD1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#SD1L12">SD1L12</A> );
<P><A NAME="SD1L24">SD1L24</A> = CARRY(<A HREF="#SD1L24_adder_eqn">SD1L24_adder_eqn</A>);


<P> --SD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
<P><A NAME="SD1L27_adder_eqn">SD1L27_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[6]">SD1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#SD1L24">SD1L24</A> );
<P><A NAME="SD1L27">SD1L27</A> = SUM(<A HREF="#SD1L27_adder_eqn">SD1L27_adder_eqn</A>);

<P> --SD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
<P><A NAME="SD1L28_adder_eqn">SD1L28_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[6]">SD1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#SD1L24">SD1L24</A> );
<P><A NAME="SD1L28">SD1L28</A> = CARRY(<A HREF="#SD1L28_adder_eqn">SD1L28_adder_eqn</A>);


<P> --SD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
<P><A NAME="SD1L31_adder_eqn">SD1L31_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[7]">SD1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#SD1L28">SD1L28</A> );
<P><A NAME="SD1L31">SD1L31</A> = SUM(<A HREF="#SD1L31_adder_eqn">SD1L31_adder_eqn</A>);

<P> --SD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
<P><A NAME="SD1L32_adder_eqn">SD1L32_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[7]">SD1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#SD1L28">SD1L28</A> );
<P><A NAME="SD1L32">SD1L32</A> = CARRY(<A HREF="#SD1L32_adder_eqn">SD1L32_adder_eqn</A>);


<P> --SD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
<P><A NAME="SD1L35_adder_eqn">SD1L35_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[8]">SD1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#SD1L32">SD1L32</A> );
<P><A NAME="SD1L35">SD1L35</A> = SUM(<A HREF="#SD1L35_adder_eqn">SD1L35_adder_eqn</A>);

<P> --SD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
<P><A NAME="SD1L36_adder_eqn">SD1L36_adder_eqn</A> = ( <A HREF="#SD1_MonAReg[8]">SD1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#SD1L32">SD1L32</A> );
<P><A NAME="SD1L36">SD1L36</A> = CARRY(<A HREF="#SD1L36_adder_eqn">SD1L36_adder_eqn</A>);


<P> --VD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
<P> --register power-up is low

<P><A NAME="VD1_sr[26]">VD1_sr[26]</A> = DFFEAS(<A HREF="#VD1L70">VD1L70</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --VD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
<P> --register power-up is low

<P><A NAME="VD1_sr[28]">VD1_sr[28]</A> = DFFEAS(<A HREF="#VD1L71">VD1L71</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --VD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
<P> --register power-up is low

<P><A NAME="VD1_sr[27]">VD1_sr[27]</A> = DFFEAS(<A HREF="#VD1L72">VD1L72</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --T1_rw is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|rw
<P> --register power-up is low

<P><A NAME="T1_rw">T1_rw</A> = DFFEAS(<A HREF="#T1L71">T1L71</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , VCC,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --T1_write_data[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[0]
<P> --register power-up is low

<P><A NAME="T1_write_data[0]">T1_write_data[0]</A> = DFFEAS(<A HREF="#TB2_data_reg[0]">TB2_data_reg[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[0]">YC1_d_writedata[0]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --T1_byte_enable[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|byte_enable[1]
<P> --register power-up is low

<P><A NAME="T1_byte_enable[1]">T1_byte_enable[1]</A> = DFFEAS(<A HREF="#TB2L39">TB2L39</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --T1_address[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[1]
<P> --register power-up is low

<P><A NAME="T1_address[1]">T1_address[1]</A> = DFFEAS(<A HREF="#TB2L40">TB2L40</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --T1_address[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[2]
<P> --register power-up is low

<P><A NAME="T1_address[2]">T1_address[2]</A> = DFFEAS(<A HREF="#TB2L41">TB2L41</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --T1_address[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[3]
<P> --register power-up is low

<P><A NAME="T1_address[3]">T1_address[3]</A> = DFFEAS(<A HREF="#TB2L42">TB2L42</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --T1_address[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[4]
<P> --register power-up is low

<P><A NAME="T1_address[4]">T1_address[4]</A> = DFFEAS(<A HREF="#TB2L43">TB2L43</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --T1_address[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[5]
<P> --register power-up is low

<P><A NAME="T1_address[5]">T1_address[5]</A> = DFFEAS(<A HREF="#TB2L44">TB2L44</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --T1_address[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[6]
<P> --register power-up is low

<P><A NAME="T1_address[6]">T1_address[6]</A> = DFFEAS(<A HREF="#TB2L45">TB2L45</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --T1_address[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[7]
<P> --register power-up is low

<P><A NAME="T1_address[7]">T1_address[7]</A> = DFFEAS(<A HREF="#TB2L46">TB2L46</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --T1_address[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[8]
<P> --register power-up is low

<P><A NAME="T1_address[8]">T1_address[8]</A> = DFFEAS(<A HREF="#TB2L47">TB2L47</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --T1_address[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[9]
<P> --register power-up is low

<P><A NAME="T1_address[9]">T1_address[9]</A> = DFFEAS(<A HREF="#TB2L48">TB2L48</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --T1_address[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[10]
<P> --register power-up is low

<P><A NAME="T1_address[10]">T1_address[10]</A> = DFFEAS(<A HREF="#TB2L49">TB2L49</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  );


<P> --YC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
<P><A NAME="YC1L142_adder_eqn">YC1L142_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[30]">YC1_E_src2[30]</A>) ) + ( <A HREF="#YC1_E_src1[30]">YC1_E_src1[30]</A> ) + ( <A HREF="#YC1L147">YC1L147</A> );
<P><A NAME="YC1L142">YC1L142</A> = SUM(<A HREF="#YC1L142_adder_eqn">YC1L142_adder_eqn</A>);

<P> --YC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
<P><A NAME="YC1L143_adder_eqn">YC1L143_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[30]">YC1_E_src2[30]</A>) ) + ( <A HREF="#YC1_E_src1[30]">YC1_E_src1[30]</A> ) + ( <A HREF="#YC1L147">YC1L147</A> );
<P><A NAME="YC1L143">YC1L143</A> = CARRY(<A HREF="#YC1L143_adder_eqn">YC1L143_adder_eqn</A>);


<P> --YC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte3_data[2]">YC1_av_ld_byte3_data[2]</A> = DFFEAS(<A HREF="#KC1L39">KC1L39</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#YC1L933">YC1L933</A>, <A HREF="#YC1L825">YC1L825</A>,  ,  , <A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>);


<P> --YC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[26]">YC1_W_alu_result[26]</A> = DFFEAS(<A HREF="#YC1L337">YC1L337</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[25]">YC1_W_alu_result[25]</A> = DFFEAS(<A HREF="#YC1L336">YC1L336</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[24]">YC1_W_alu_result[24]</A> = DFFEAS(<A HREF="#YC1L335">YC1L335</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[23]">YC1_W_alu_result[23]</A> = DFFEAS(<A HREF="#YC1L334">YC1L334</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte3_data[7]">YC1_av_ld_byte3_data[7]</A> = DFFEAS(<A HREF="#KC1L40">KC1L40</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#YC1L933">YC1L933</A>, <A HREF="#YC1L825">YC1L825</A>,  ,  , <A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>);


<P> --YC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[31]">YC1_W_alu_result[31]</A> = DFFEAS(<A HREF="#YC1L342">YC1L342</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte3_data[6]">YC1_av_ld_byte3_data[6]</A> = DFFEAS(<A HREF="#KC1L42">KC1L42</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#YC1L933">YC1L933</A>, <A HREF="#YC1L825">YC1L825</A>,  ,  , <A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>);


<P> --YC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[30]">YC1_W_alu_result[30]</A> = DFFEAS(<A HREF="#YC1L341">YC1L341</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte3_data[5]">YC1_av_ld_byte3_data[5]</A> = DFFEAS(<A HREF="#KC1L44">KC1L44</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#YC1L933">YC1L933</A>, <A HREF="#YC1L825">YC1L825</A>,  ,  , <A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>);


<P> --YC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[29]">YC1_W_alu_result[29]</A> = DFFEAS(<A HREF="#YC1L340">YC1L340</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte3_data[4]">YC1_av_ld_byte3_data[4]</A> = DFFEAS(<A HREF="#KC1L45">KC1L45</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#YC1L933">YC1L933</A>, <A HREF="#YC1L825">YC1L825</A>,  ,  , <A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>);


<P> --YC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[28]">YC1_W_alu_result[28]</A> = DFFEAS(<A HREF="#YC1L339">YC1L339</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[20]">YC1_W_alu_result[20]</A> = DFFEAS(<A HREF="#YC1L331">YC1L331</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[19]">YC1_W_alu_result[19]</A> = DFFEAS(<A HREF="#YC1L330">YC1L330</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[18]">YC1_W_alu_result[18]</A> = DFFEAS(<A HREF="#YC1L329">YC1L329</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[17]">YC1_W_alu_result[17]</A> = DFFEAS(<A HREF="#YC1L328">YC1L328</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte3_data[3]">YC1_av_ld_byte3_data[3]</A> = DFFEAS(<A HREF="#KC1L46">KC1L46</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#YC1L933">YC1L933</A>, <A HREF="#YC1L825">YC1L825</A>,  ,  , <A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>);


<P> --YC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[27]">YC1_W_alu_result[27]</A> = DFFEAS(<A HREF="#YC1L338">YC1L338</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[22]">YC1_W_alu_result[22]</A> = DFFEAS(<A HREF="#YC1L333">YC1L333</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
<P> --register power-up is low

<P><A NAME="YC1_W_alu_result[21]">YC1_W_alu_result[21]</A> = DFFEAS(<A HREF="#YC1L332">YC1L332</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YC1L343">YC1L343</A>,  );


<P> --YC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[30]">YC1_E_shift_rot_result[30]</A> = DFFEAS(<A HREF="#YC1L462">YC1L462</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[30]">YC1_E_src1[30]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --DE1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[22]_PORT_A_data_in">DE1_q_a[22]_PORT_A_data_in</A> = <A HREF="#SD1L150">SD1L150</A>;
<P><A NAME="DE1_q_a[22]_PORT_A_data_in_reg">DE1_q_a[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[22]_PORT_A_data_in">DE1_q_a[22]_PORT_A_data_in</A>, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
<P><A NAME="DE1_q_a[22]_PORT_A_address">DE1_q_a[22]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[22]_PORT_A_address_reg">DE1_q_a[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[22]_PORT_A_address">DE1_q_a[22]_PORT_A_address</A>, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
<P><A NAME="DE1_q_a[22]_PORT_A_write_enable">DE1_q_a[22]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[22]_PORT_A_write_enable_reg">DE1_q_a[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[22]_PORT_A_write_enable">DE1_q_a[22]_PORT_A_write_enable</A>, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
<P><A NAME="DE1_q_a[22]_PORT_A_read_enable">DE1_q_a[22]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[22]_PORT_A_read_enable_reg">DE1_q_a[22]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[22]_PORT_A_read_enable">DE1_q_a[22]_PORT_A_read_enable</A>, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
<P><A NAME="DE1_q_a[22]_PORT_A_byte_mask">DE1_q_a[22]_PORT_A_byte_mask</A> = <A HREF="#SD1L125">SD1L125</A>;
<P><A NAME="DE1_q_a[22]_PORT_A_byte_mask_reg">DE1_q_a[22]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[22]_PORT_A_byte_mask">DE1_q_a[22]_PORT_A_byte_mask</A>, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
<P><A NAME="DE1_q_a[22]_clock_0">DE1_q_a[22]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[22]_clock_enable_0">DE1_q_a[22]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[22]_PORT_A_data_out">DE1_q_a[22]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[22]_PORT_A_data_in_reg">DE1_q_a[22]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[22]_PORT_A_address_reg">DE1_q_a[22]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[22]_PORT_A_write_enable_reg">DE1_q_a[22]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[22]_PORT_A_read_enable_reg">DE1_q_a[22]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[22]_PORT_A_byte_mask_reg">DE1_q_a[22]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[22]_clock_0">DE1_q_a[22]_clock_0</A>, , <A HREF="#DE1_q_a[22]_clock_enable_0">DE1_q_a[22]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[22]">DE1_q_a[22]</A> = <A HREF="#DE1_q_a[22]_PORT_A_data_out">DE1_q_a[22]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[23]_PORT_A_data_in">DE1_q_a[23]_PORT_A_data_in</A> = <A HREF="#SD1L151">SD1L151</A>;
<P><A NAME="DE1_q_a[23]_PORT_A_data_in_reg">DE1_q_a[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[23]_PORT_A_data_in">DE1_q_a[23]_PORT_A_data_in</A>, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
<P><A NAME="DE1_q_a[23]_PORT_A_address">DE1_q_a[23]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[23]_PORT_A_address_reg">DE1_q_a[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[23]_PORT_A_address">DE1_q_a[23]_PORT_A_address</A>, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
<P><A NAME="DE1_q_a[23]_PORT_A_write_enable">DE1_q_a[23]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[23]_PORT_A_write_enable_reg">DE1_q_a[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[23]_PORT_A_write_enable">DE1_q_a[23]_PORT_A_write_enable</A>, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
<P><A NAME="DE1_q_a[23]_PORT_A_read_enable">DE1_q_a[23]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[23]_PORT_A_read_enable_reg">DE1_q_a[23]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[23]_PORT_A_read_enable">DE1_q_a[23]_PORT_A_read_enable</A>, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
<P><A NAME="DE1_q_a[23]_PORT_A_byte_mask">DE1_q_a[23]_PORT_A_byte_mask</A> = <A HREF="#SD1L125">SD1L125</A>;
<P><A NAME="DE1_q_a[23]_PORT_A_byte_mask_reg">DE1_q_a[23]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[23]_PORT_A_byte_mask">DE1_q_a[23]_PORT_A_byte_mask</A>, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
<P><A NAME="DE1_q_a[23]_clock_0">DE1_q_a[23]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[23]_clock_enable_0">DE1_q_a[23]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[23]_PORT_A_data_out">DE1_q_a[23]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[23]_PORT_A_data_in_reg">DE1_q_a[23]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[23]_PORT_A_address_reg">DE1_q_a[23]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[23]_PORT_A_write_enable_reg">DE1_q_a[23]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[23]_PORT_A_read_enable_reg">DE1_q_a[23]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[23]_PORT_A_byte_mask_reg">DE1_q_a[23]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[23]_clock_0">DE1_q_a[23]_clock_0</A>, , <A HREF="#DE1_q_a[23]_clock_enable_0">DE1_q_a[23]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[23]">DE1_q_a[23]</A> = <A HREF="#DE1_q_a[23]_PORT_A_data_out">DE1_q_a[23]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[24]_PORT_A_data_in">DE1_q_a[24]_PORT_A_data_in</A> = <A HREF="#SD1L152">SD1L152</A>;
<P><A NAME="DE1_q_a[24]_PORT_A_data_in_reg">DE1_q_a[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[24]_PORT_A_data_in">DE1_q_a[24]_PORT_A_data_in</A>, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
<P><A NAME="DE1_q_a[24]_PORT_A_address">DE1_q_a[24]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[24]_PORT_A_address_reg">DE1_q_a[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[24]_PORT_A_address">DE1_q_a[24]_PORT_A_address</A>, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
<P><A NAME="DE1_q_a[24]_PORT_A_write_enable">DE1_q_a[24]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[24]_PORT_A_write_enable_reg">DE1_q_a[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[24]_PORT_A_write_enable">DE1_q_a[24]_PORT_A_write_enable</A>, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
<P><A NAME="DE1_q_a[24]_PORT_A_read_enable">DE1_q_a[24]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[24]_PORT_A_read_enable_reg">DE1_q_a[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[24]_PORT_A_read_enable">DE1_q_a[24]_PORT_A_read_enable</A>, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
<P><A NAME="DE1_q_a[24]_PORT_A_byte_mask">DE1_q_a[24]_PORT_A_byte_mask</A> = <A HREF="#SD1L126">SD1L126</A>;
<P><A NAME="DE1_q_a[24]_PORT_A_byte_mask_reg">DE1_q_a[24]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[24]_PORT_A_byte_mask">DE1_q_a[24]_PORT_A_byte_mask</A>, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
<P><A NAME="DE1_q_a[24]_clock_0">DE1_q_a[24]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[24]_clock_enable_0">DE1_q_a[24]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[24]_PORT_A_data_out">DE1_q_a[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[24]_PORT_A_data_in_reg">DE1_q_a[24]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[24]_PORT_A_address_reg">DE1_q_a[24]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[24]_PORT_A_write_enable_reg">DE1_q_a[24]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[24]_PORT_A_read_enable_reg">DE1_q_a[24]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[24]_PORT_A_byte_mask_reg">DE1_q_a[24]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[24]_clock_0">DE1_q_a[24]_clock_0</A>, , <A HREF="#DE1_q_a[24]_clock_enable_0">DE1_q_a[24]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[24]">DE1_q_a[24]</A> = <A HREF="#DE1_q_a[24]_PORT_A_data_out">DE1_q_a[24]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[25]_PORT_A_data_in">DE1_q_a[25]_PORT_A_data_in</A> = <A HREF="#SD1L153">SD1L153</A>;
<P><A NAME="DE1_q_a[25]_PORT_A_data_in_reg">DE1_q_a[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[25]_PORT_A_data_in">DE1_q_a[25]_PORT_A_data_in</A>, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
<P><A NAME="DE1_q_a[25]_PORT_A_address">DE1_q_a[25]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[25]_PORT_A_address_reg">DE1_q_a[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[25]_PORT_A_address">DE1_q_a[25]_PORT_A_address</A>, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
<P><A NAME="DE1_q_a[25]_PORT_A_write_enable">DE1_q_a[25]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[25]_PORT_A_write_enable_reg">DE1_q_a[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[25]_PORT_A_write_enable">DE1_q_a[25]_PORT_A_write_enable</A>, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
<P><A NAME="DE1_q_a[25]_PORT_A_read_enable">DE1_q_a[25]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[25]_PORT_A_read_enable_reg">DE1_q_a[25]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[25]_PORT_A_read_enable">DE1_q_a[25]_PORT_A_read_enable</A>, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
<P><A NAME="DE1_q_a[25]_PORT_A_byte_mask">DE1_q_a[25]_PORT_A_byte_mask</A> = <A HREF="#SD1L126">SD1L126</A>;
<P><A NAME="DE1_q_a[25]_PORT_A_byte_mask_reg">DE1_q_a[25]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[25]_PORT_A_byte_mask">DE1_q_a[25]_PORT_A_byte_mask</A>, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
<P><A NAME="DE1_q_a[25]_clock_0">DE1_q_a[25]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[25]_clock_enable_0">DE1_q_a[25]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[25]_PORT_A_data_out">DE1_q_a[25]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[25]_PORT_A_data_in_reg">DE1_q_a[25]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[25]_PORT_A_address_reg">DE1_q_a[25]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[25]_PORT_A_write_enable_reg">DE1_q_a[25]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[25]_PORT_A_read_enable_reg">DE1_q_a[25]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[25]_PORT_A_byte_mask_reg">DE1_q_a[25]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[25]_clock_0">DE1_q_a[25]_clock_0</A>, , <A HREF="#DE1_q_a[25]_clock_enable_0">DE1_q_a[25]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[25]">DE1_q_a[25]</A> = <A HREF="#DE1_q_a[25]_PORT_A_data_out">DE1_q_a[25]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[26]_PORT_A_data_in">DE1_q_a[26]_PORT_A_data_in</A> = <A HREF="#SD1L154">SD1L154</A>;
<P><A NAME="DE1_q_a[26]_PORT_A_data_in_reg">DE1_q_a[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[26]_PORT_A_data_in">DE1_q_a[26]_PORT_A_data_in</A>, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
<P><A NAME="DE1_q_a[26]_PORT_A_address">DE1_q_a[26]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[26]_PORT_A_address_reg">DE1_q_a[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[26]_PORT_A_address">DE1_q_a[26]_PORT_A_address</A>, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
<P><A NAME="DE1_q_a[26]_PORT_A_write_enable">DE1_q_a[26]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[26]_PORT_A_write_enable_reg">DE1_q_a[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[26]_PORT_A_write_enable">DE1_q_a[26]_PORT_A_write_enable</A>, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
<P><A NAME="DE1_q_a[26]_PORT_A_read_enable">DE1_q_a[26]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[26]_PORT_A_read_enable_reg">DE1_q_a[26]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[26]_PORT_A_read_enable">DE1_q_a[26]_PORT_A_read_enable</A>, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
<P><A NAME="DE1_q_a[26]_PORT_A_byte_mask">DE1_q_a[26]_PORT_A_byte_mask</A> = <A HREF="#SD1L126">SD1L126</A>;
<P><A NAME="DE1_q_a[26]_PORT_A_byte_mask_reg">DE1_q_a[26]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[26]_PORT_A_byte_mask">DE1_q_a[26]_PORT_A_byte_mask</A>, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
<P><A NAME="DE1_q_a[26]_clock_0">DE1_q_a[26]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[26]_clock_enable_0">DE1_q_a[26]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[26]_PORT_A_data_out">DE1_q_a[26]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[26]_PORT_A_data_in_reg">DE1_q_a[26]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[26]_PORT_A_address_reg">DE1_q_a[26]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[26]_PORT_A_write_enable_reg">DE1_q_a[26]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[26]_PORT_A_read_enable_reg">DE1_q_a[26]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[26]_PORT_A_byte_mask_reg">DE1_q_a[26]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[26]_clock_0">DE1_q_a[26]_clock_0</A>, , <A HREF="#DE1_q_a[26]_clock_enable_0">DE1_q_a[26]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[26]">DE1_q_a[26]</A> = <A HREF="#DE1_q_a[26]_PORT_A_data_out">DE1_q_a[26]_PORT_A_data_out</A>[0];


<P> --VD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
<P> --register power-up is low

<P><A NAME="VD1_sr[18]">VD1_sr[18]</A> = DFFEAS(<A HREF="#VD1L73">VD1L73</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --HD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[16]">HD1_break_readreg[16]</A> = DFFEAS(<A HREF="#UD1_jdo[16]">UD1_jdo[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[16]">SD1_MonDReg[16]</A> = DFFEAS(<A HREF="#UD1_jdo[19]">UD1_jdo[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[16]">DE1_q_a[16]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --DE1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[11]_PORT_A_data_in">DE1_q_a[11]_PORT_A_data_in</A> = <A HREF="#SD1L139">SD1L139</A>;
<P><A NAME="DE1_q_a[11]_PORT_A_data_in_reg">DE1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[11]_PORT_A_data_in">DE1_q_a[11]_PORT_A_data_in</A>, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
<P><A NAME="DE1_q_a[11]_PORT_A_address">DE1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[11]_PORT_A_address_reg">DE1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[11]_PORT_A_address">DE1_q_a[11]_PORT_A_address</A>, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
<P><A NAME="DE1_q_a[11]_PORT_A_write_enable">DE1_q_a[11]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[11]_PORT_A_write_enable_reg">DE1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[11]_PORT_A_write_enable">DE1_q_a[11]_PORT_A_write_enable</A>, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
<P><A NAME="DE1_q_a[11]_PORT_A_read_enable">DE1_q_a[11]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[11]_PORT_A_read_enable_reg">DE1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[11]_PORT_A_read_enable">DE1_q_a[11]_PORT_A_read_enable</A>, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
<P><A NAME="DE1_q_a[11]_PORT_A_byte_mask">DE1_q_a[11]_PORT_A_byte_mask</A> = <A HREF="#SD1L124">SD1L124</A>;
<P><A NAME="DE1_q_a[11]_PORT_A_byte_mask_reg">DE1_q_a[11]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[11]_PORT_A_byte_mask">DE1_q_a[11]_PORT_A_byte_mask</A>, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
<P><A NAME="DE1_q_a[11]_clock_0">DE1_q_a[11]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[11]_clock_enable_0">DE1_q_a[11]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[11]_PORT_A_data_out">DE1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[11]_PORT_A_data_in_reg">DE1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[11]_PORT_A_address_reg">DE1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[11]_PORT_A_write_enable_reg">DE1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[11]_PORT_A_read_enable_reg">DE1_q_a[11]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[11]_PORT_A_byte_mask_reg">DE1_q_a[11]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[11]_clock_0">DE1_q_a[11]_clock_0</A>, , <A HREF="#DE1_q_a[11]_clock_enable_0">DE1_q_a[11]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[11]">DE1_q_a[11]</A> = <A HREF="#DE1_q_a[11]_PORT_A_data_out">DE1_q_a[11]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[12]_PORT_A_data_in">DE1_q_a[12]_PORT_A_data_in</A> = <A HREF="#SD1L140">SD1L140</A>;
<P><A NAME="DE1_q_a[12]_PORT_A_data_in_reg">DE1_q_a[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[12]_PORT_A_data_in">DE1_q_a[12]_PORT_A_data_in</A>, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
<P><A NAME="DE1_q_a[12]_PORT_A_address">DE1_q_a[12]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[12]_PORT_A_address_reg">DE1_q_a[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[12]_PORT_A_address">DE1_q_a[12]_PORT_A_address</A>, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
<P><A NAME="DE1_q_a[12]_PORT_A_write_enable">DE1_q_a[12]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[12]_PORT_A_write_enable_reg">DE1_q_a[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[12]_PORT_A_write_enable">DE1_q_a[12]_PORT_A_write_enable</A>, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
<P><A NAME="DE1_q_a[12]_PORT_A_read_enable">DE1_q_a[12]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[12]_PORT_A_read_enable_reg">DE1_q_a[12]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[12]_PORT_A_read_enable">DE1_q_a[12]_PORT_A_read_enable</A>, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
<P><A NAME="DE1_q_a[12]_PORT_A_byte_mask">DE1_q_a[12]_PORT_A_byte_mask</A> = <A HREF="#SD1L124">SD1L124</A>;
<P><A NAME="DE1_q_a[12]_PORT_A_byte_mask_reg">DE1_q_a[12]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[12]_PORT_A_byte_mask">DE1_q_a[12]_PORT_A_byte_mask</A>, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
<P><A NAME="DE1_q_a[12]_clock_0">DE1_q_a[12]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[12]_clock_enable_0">DE1_q_a[12]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[12]_PORT_A_data_out">DE1_q_a[12]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[12]_PORT_A_data_in_reg">DE1_q_a[12]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[12]_PORT_A_address_reg">DE1_q_a[12]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[12]_PORT_A_write_enable_reg">DE1_q_a[12]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[12]_PORT_A_read_enable_reg">DE1_q_a[12]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[12]_PORT_A_byte_mask_reg">DE1_q_a[12]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[12]_clock_0">DE1_q_a[12]_clock_0</A>, , <A HREF="#DE1_q_a[12]_clock_enable_0">DE1_q_a[12]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[12]">DE1_q_a[12]</A> = <A HREF="#DE1_q_a[12]_PORT_A_data_out">DE1_q_a[12]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[13]_PORT_A_data_in">DE1_q_a[13]_PORT_A_data_in</A> = <A HREF="#SD1L141">SD1L141</A>;
<P><A NAME="DE1_q_a[13]_PORT_A_data_in_reg">DE1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[13]_PORT_A_data_in">DE1_q_a[13]_PORT_A_data_in</A>, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
<P><A NAME="DE1_q_a[13]_PORT_A_address">DE1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[13]_PORT_A_address_reg">DE1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[13]_PORT_A_address">DE1_q_a[13]_PORT_A_address</A>, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
<P><A NAME="DE1_q_a[13]_PORT_A_write_enable">DE1_q_a[13]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[13]_PORT_A_write_enable_reg">DE1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[13]_PORT_A_write_enable">DE1_q_a[13]_PORT_A_write_enable</A>, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
<P><A NAME="DE1_q_a[13]_PORT_A_read_enable">DE1_q_a[13]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[13]_PORT_A_read_enable_reg">DE1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[13]_PORT_A_read_enable">DE1_q_a[13]_PORT_A_read_enable</A>, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
<P><A NAME="DE1_q_a[13]_PORT_A_byte_mask">DE1_q_a[13]_PORT_A_byte_mask</A> = <A HREF="#SD1L124">SD1L124</A>;
<P><A NAME="DE1_q_a[13]_PORT_A_byte_mask_reg">DE1_q_a[13]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[13]_PORT_A_byte_mask">DE1_q_a[13]_PORT_A_byte_mask</A>, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
<P><A NAME="DE1_q_a[13]_clock_0">DE1_q_a[13]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[13]_clock_enable_0">DE1_q_a[13]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[13]_PORT_A_data_out">DE1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[13]_PORT_A_data_in_reg">DE1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[13]_PORT_A_address_reg">DE1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[13]_PORT_A_write_enable_reg">DE1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[13]_PORT_A_read_enable_reg">DE1_q_a[13]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[13]_PORT_A_byte_mask_reg">DE1_q_a[13]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[13]_clock_0">DE1_q_a[13]_clock_0</A>, , <A HREF="#DE1_q_a[13]_clock_enable_0">DE1_q_a[13]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[13]">DE1_q_a[13]</A> = <A HREF="#DE1_q_a[13]_PORT_A_data_out">DE1_q_a[13]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[14]_PORT_A_data_in">DE1_q_a[14]_PORT_A_data_in</A> = <A HREF="#SD1L142">SD1L142</A>;
<P><A NAME="DE1_q_a[14]_PORT_A_data_in_reg">DE1_q_a[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[14]_PORT_A_data_in">DE1_q_a[14]_PORT_A_data_in</A>, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
<P><A NAME="DE1_q_a[14]_PORT_A_address">DE1_q_a[14]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[14]_PORT_A_address_reg">DE1_q_a[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[14]_PORT_A_address">DE1_q_a[14]_PORT_A_address</A>, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
<P><A NAME="DE1_q_a[14]_PORT_A_write_enable">DE1_q_a[14]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[14]_PORT_A_write_enable_reg">DE1_q_a[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[14]_PORT_A_write_enable">DE1_q_a[14]_PORT_A_write_enable</A>, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
<P><A NAME="DE1_q_a[14]_PORT_A_read_enable">DE1_q_a[14]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[14]_PORT_A_read_enable_reg">DE1_q_a[14]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[14]_PORT_A_read_enable">DE1_q_a[14]_PORT_A_read_enable</A>, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
<P><A NAME="DE1_q_a[14]_PORT_A_byte_mask">DE1_q_a[14]_PORT_A_byte_mask</A> = <A HREF="#SD1L124">SD1L124</A>;
<P><A NAME="DE1_q_a[14]_PORT_A_byte_mask_reg">DE1_q_a[14]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[14]_PORT_A_byte_mask">DE1_q_a[14]_PORT_A_byte_mask</A>, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
<P><A NAME="DE1_q_a[14]_clock_0">DE1_q_a[14]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[14]_clock_enable_0">DE1_q_a[14]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[14]_PORT_A_data_out">DE1_q_a[14]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[14]_PORT_A_data_in_reg">DE1_q_a[14]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[14]_PORT_A_address_reg">DE1_q_a[14]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[14]_PORT_A_write_enable_reg">DE1_q_a[14]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[14]_PORT_A_read_enable_reg">DE1_q_a[14]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[14]_PORT_A_byte_mask_reg">DE1_q_a[14]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[14]_clock_0">DE1_q_a[14]_clock_0</A>, , <A HREF="#DE1_q_a[14]_clock_enable_0">DE1_q_a[14]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[14]">DE1_q_a[14]</A> = <A HREF="#DE1_q_a[14]_PORT_A_data_out">DE1_q_a[14]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[15]_PORT_A_data_in">DE1_q_a[15]_PORT_A_data_in</A> = <A HREF="#SD1L143">SD1L143</A>;
<P><A NAME="DE1_q_a[15]_PORT_A_data_in_reg">DE1_q_a[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[15]_PORT_A_data_in">DE1_q_a[15]_PORT_A_data_in</A>, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
<P><A NAME="DE1_q_a[15]_PORT_A_address">DE1_q_a[15]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[15]_PORT_A_address_reg">DE1_q_a[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[15]_PORT_A_address">DE1_q_a[15]_PORT_A_address</A>, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
<P><A NAME="DE1_q_a[15]_PORT_A_write_enable">DE1_q_a[15]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[15]_PORT_A_write_enable_reg">DE1_q_a[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[15]_PORT_A_write_enable">DE1_q_a[15]_PORT_A_write_enable</A>, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
<P><A NAME="DE1_q_a[15]_PORT_A_read_enable">DE1_q_a[15]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[15]_PORT_A_read_enable_reg">DE1_q_a[15]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[15]_PORT_A_read_enable">DE1_q_a[15]_PORT_A_read_enable</A>, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
<P><A NAME="DE1_q_a[15]_PORT_A_byte_mask">DE1_q_a[15]_PORT_A_byte_mask</A> = <A HREF="#SD1L124">SD1L124</A>;
<P><A NAME="DE1_q_a[15]_PORT_A_byte_mask_reg">DE1_q_a[15]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[15]_PORT_A_byte_mask">DE1_q_a[15]_PORT_A_byte_mask</A>, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
<P><A NAME="DE1_q_a[15]_clock_0">DE1_q_a[15]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[15]_clock_enable_0">DE1_q_a[15]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[15]_PORT_A_data_out">DE1_q_a[15]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[15]_PORT_A_data_in_reg">DE1_q_a[15]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[15]_PORT_A_address_reg">DE1_q_a[15]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[15]_PORT_A_write_enable_reg">DE1_q_a[15]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[15]_PORT_A_read_enable_reg">DE1_q_a[15]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[15]_PORT_A_byte_mask_reg">DE1_q_a[15]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[15]_clock_0">DE1_q_a[15]_clock_0</A>, , <A HREF="#DE1_q_a[15]_clock_enable_0">DE1_q_a[15]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[15]">DE1_q_a[15]</A> = <A HREF="#DE1_q_a[15]_PORT_A_data_out">DE1_q_a[15]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[16]_PORT_A_data_in">DE1_q_a[16]_PORT_A_data_in</A> = <A HREF="#SD1L144">SD1L144</A>;
<P><A NAME="DE1_q_a[16]_PORT_A_data_in_reg">DE1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[16]_PORT_A_data_in">DE1_q_a[16]_PORT_A_data_in</A>, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
<P><A NAME="DE1_q_a[16]_PORT_A_address">DE1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[16]_PORT_A_address_reg">DE1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[16]_PORT_A_address">DE1_q_a[16]_PORT_A_address</A>, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
<P><A NAME="DE1_q_a[16]_PORT_A_write_enable">DE1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[16]_PORT_A_write_enable_reg">DE1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[16]_PORT_A_write_enable">DE1_q_a[16]_PORT_A_write_enable</A>, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
<P><A NAME="DE1_q_a[16]_PORT_A_read_enable">DE1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[16]_PORT_A_read_enable_reg">DE1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[16]_PORT_A_read_enable">DE1_q_a[16]_PORT_A_read_enable</A>, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
<P><A NAME="DE1_q_a[16]_PORT_A_byte_mask">DE1_q_a[16]_PORT_A_byte_mask</A> = <A HREF="#SD1L125">SD1L125</A>;
<P><A NAME="DE1_q_a[16]_PORT_A_byte_mask_reg">DE1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[16]_PORT_A_byte_mask">DE1_q_a[16]_PORT_A_byte_mask</A>, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
<P><A NAME="DE1_q_a[16]_clock_0">DE1_q_a[16]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[16]_clock_enable_0">DE1_q_a[16]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[16]_PORT_A_data_out">DE1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[16]_PORT_A_data_in_reg">DE1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[16]_PORT_A_address_reg">DE1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[16]_PORT_A_write_enable_reg">DE1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[16]_PORT_A_read_enable_reg">DE1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[16]_PORT_A_byte_mask_reg">DE1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[16]_clock_0">DE1_q_a[16]_clock_0</A>, , <A HREF="#DE1_q_a[16]_clock_enable_0">DE1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[16]">DE1_q_a[16]</A> = <A HREF="#DE1_q_a[16]_PORT_A_data_out">DE1_q_a[16]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[5]_PORT_A_data_in">DE1_q_a[5]_PORT_A_data_in</A> = <A HREF="#SD1L133">SD1L133</A>;
<P><A NAME="DE1_q_a[5]_PORT_A_data_in_reg">DE1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[5]_PORT_A_data_in">DE1_q_a[5]_PORT_A_data_in</A>, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
<P><A NAME="DE1_q_a[5]_PORT_A_address">DE1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[5]_PORT_A_address_reg">DE1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[5]_PORT_A_address">DE1_q_a[5]_PORT_A_address</A>, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
<P><A NAME="DE1_q_a[5]_PORT_A_write_enable">DE1_q_a[5]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[5]_PORT_A_write_enable_reg">DE1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[5]_PORT_A_write_enable">DE1_q_a[5]_PORT_A_write_enable</A>, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
<P><A NAME="DE1_q_a[5]_PORT_A_read_enable">DE1_q_a[5]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[5]_PORT_A_read_enable_reg">DE1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[5]_PORT_A_read_enable">DE1_q_a[5]_PORT_A_read_enable</A>, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
<P><A NAME="DE1_q_a[5]_PORT_A_byte_mask">DE1_q_a[5]_PORT_A_byte_mask</A> = <A HREF="#SD1L123">SD1L123</A>;
<P><A NAME="DE1_q_a[5]_PORT_A_byte_mask_reg">DE1_q_a[5]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[5]_PORT_A_byte_mask">DE1_q_a[5]_PORT_A_byte_mask</A>, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
<P><A NAME="DE1_q_a[5]_clock_0">DE1_q_a[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[5]_clock_enable_0">DE1_q_a[5]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[5]_PORT_A_data_out">DE1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[5]_PORT_A_data_in_reg">DE1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[5]_PORT_A_address_reg">DE1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[5]_PORT_A_write_enable_reg">DE1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[5]_PORT_A_read_enable_reg">DE1_q_a[5]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[5]_PORT_A_byte_mask_reg">DE1_q_a[5]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[5]_clock_0">DE1_q_a[5]_clock_0</A>, , <A HREF="#DE1_q_a[5]_clock_enable_0">DE1_q_a[5]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[5]">DE1_q_a[5]</A> = <A HREF="#DE1_q_a[5]_PORT_A_data_out">DE1_q_a[5]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[8]_PORT_A_data_in">DE1_q_a[8]_PORT_A_data_in</A> = <A HREF="#SD1L136">SD1L136</A>;
<P><A NAME="DE1_q_a[8]_PORT_A_data_in_reg">DE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[8]_PORT_A_data_in">DE1_q_a[8]_PORT_A_data_in</A>, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
<P><A NAME="DE1_q_a[8]_PORT_A_address">DE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[8]_PORT_A_address_reg">DE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[8]_PORT_A_address">DE1_q_a[8]_PORT_A_address</A>, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
<P><A NAME="DE1_q_a[8]_PORT_A_write_enable">DE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[8]_PORT_A_write_enable_reg">DE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[8]_PORT_A_write_enable">DE1_q_a[8]_PORT_A_write_enable</A>, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
<P><A NAME="DE1_q_a[8]_PORT_A_read_enable">DE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[8]_PORT_A_read_enable_reg">DE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[8]_PORT_A_read_enable">DE1_q_a[8]_PORT_A_read_enable</A>, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
<P><A NAME="DE1_q_a[8]_PORT_A_byte_mask">DE1_q_a[8]_PORT_A_byte_mask</A> = <A HREF="#SD1L124">SD1L124</A>;
<P><A NAME="DE1_q_a[8]_PORT_A_byte_mask_reg">DE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[8]_PORT_A_byte_mask">DE1_q_a[8]_PORT_A_byte_mask</A>, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
<P><A NAME="DE1_q_a[8]_clock_0">DE1_q_a[8]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[8]_clock_enable_0">DE1_q_a[8]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[8]_PORT_A_data_out">DE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[8]_PORT_A_data_in_reg">DE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[8]_PORT_A_address_reg">DE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[8]_PORT_A_write_enable_reg">DE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[8]_PORT_A_read_enable_reg">DE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[8]_PORT_A_byte_mask_reg">DE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[8]_clock_0">DE1_q_a[8]_clock_0</A>, , <A HREF="#DE1_q_a[8]_clock_enable_0">DE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[8]">DE1_q_a[8]</A> = <A HREF="#DE1_q_a[8]_PORT_A_data_out">DE1_q_a[8]_PORT_A_data_out</A>[0];


<P> --BD1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
<P> --register power-up is low

<P><A NAME="BD1_readdata[27]">BD1_readdata[27]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[27]">DE1_q_a[27]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
<P> --register power-up is low

<P><A NAME="BD1_readdata[28]">BD1_readdata[28]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[28]">DE1_q_a[28]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
<P> --register power-up is low

<P><A NAME="BD1_readdata[29]">BD1_readdata[29]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[29]">DE1_q_a[29]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
<P> --register power-up is low

<P><A NAME="BD1_readdata[30]">BD1_readdata[30]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[30]">DE1_q_a[30]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --BD1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
<P> --register power-up is low

<P><A NAME="BD1_readdata[31]">BD1_readdata[31]</A> = DFFEAS(<A HREF="#GD1L9">GD1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#DE1_q_a[31]">DE1_q_a[31]</A>,  ,  , !<A HREF="#BD1_address[8]">BD1_address[8]</A>);


<P> --DE1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[10]_PORT_A_data_in">DE1_q_a[10]_PORT_A_data_in</A> = <A HREF="#SD1L138">SD1L138</A>;
<P><A NAME="DE1_q_a[10]_PORT_A_data_in_reg">DE1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[10]_PORT_A_data_in">DE1_q_a[10]_PORT_A_data_in</A>, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
<P><A NAME="DE1_q_a[10]_PORT_A_address">DE1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[10]_PORT_A_address_reg">DE1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[10]_PORT_A_address">DE1_q_a[10]_PORT_A_address</A>, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
<P><A NAME="DE1_q_a[10]_PORT_A_write_enable">DE1_q_a[10]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[10]_PORT_A_write_enable_reg">DE1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[10]_PORT_A_write_enable">DE1_q_a[10]_PORT_A_write_enable</A>, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
<P><A NAME="DE1_q_a[10]_PORT_A_read_enable">DE1_q_a[10]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[10]_PORT_A_read_enable_reg">DE1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[10]_PORT_A_read_enable">DE1_q_a[10]_PORT_A_read_enable</A>, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
<P><A NAME="DE1_q_a[10]_PORT_A_byte_mask">DE1_q_a[10]_PORT_A_byte_mask</A> = <A HREF="#SD1L124">SD1L124</A>;
<P><A NAME="DE1_q_a[10]_PORT_A_byte_mask_reg">DE1_q_a[10]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[10]_PORT_A_byte_mask">DE1_q_a[10]_PORT_A_byte_mask</A>, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
<P><A NAME="DE1_q_a[10]_clock_0">DE1_q_a[10]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[10]_clock_enable_0">DE1_q_a[10]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[10]_PORT_A_data_out">DE1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[10]_PORT_A_data_in_reg">DE1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[10]_PORT_A_address_reg">DE1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[10]_PORT_A_write_enable_reg">DE1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[10]_PORT_A_read_enable_reg">DE1_q_a[10]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[10]_PORT_A_byte_mask_reg">DE1_q_a[10]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[10]_clock_0">DE1_q_a[10]_clock_0</A>, , <A HREF="#DE1_q_a[10]_clock_enable_0">DE1_q_a[10]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[10]">DE1_q_a[10]</A> = <A HREF="#DE1_q_a[10]_PORT_A_data_out">DE1_q_a[10]_PORT_A_data_out</A>[0];


<P> --GE1_q_a[10] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[10]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[10]_PORT_A_data_in">GE1_q_a[10]_PORT_A_data_in</A> = <A HREF="#T1_write_data[10]">T1_write_data[10]</A>;
<P><A NAME="GE1_q_a[10]_PORT_A_data_in_reg">GE1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[10]_PORT_A_data_in">GE1_q_a[10]_PORT_A_data_in</A>, GE1_q_a[10]_clock_0, , , );
<P><A NAME="GE1_q_a[10]_PORT_A_address">GE1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[10]_PORT_A_address_reg">GE1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[10]_PORT_A_address">GE1_q_a[10]_PORT_A_address</A>, GE1_q_a[10]_clock_0, , , );
<P><A NAME="GE1_q_a[10]_PORT_A_write_enable">GE1_q_a[10]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[10]_PORT_A_write_enable_reg">GE1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[10]_PORT_A_write_enable">GE1_q_a[10]_PORT_A_write_enable</A>, GE1_q_a[10]_clock_0, , , );
<P><A NAME="GE1_q_a[10]_PORT_A_read_enable">GE1_q_a[10]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[10]_PORT_A_read_enable_reg">GE1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[10]_PORT_A_read_enable">GE1_q_a[10]_PORT_A_read_enable</A>, GE1_q_a[10]_clock_0, , , );
<P><A NAME="GE1_q_a[10]_clock_0">GE1_q_a[10]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[10]_PORT_A_data_out">GE1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[10]_PORT_A_data_in_reg">GE1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[10]_PORT_A_address_reg">GE1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[10]_PORT_A_write_enable_reg">GE1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[10]_PORT_A_read_enable_reg">GE1_q_a[10]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[10]_clock_0">GE1_q_a[10]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[10]_PORT_A_data_out_reg">GE1_q_a[10]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[10]_PORT_A_data_out">GE1_q_a[10]_PORT_A_data_out</A>, GE1_q_a[10]_clock_0, , , );
<P><A NAME="GE1_q_a[10]">GE1_q_a[10]</A> = <A HREF="#GE1_q_a[10]_PORT_A_data_out_reg">GE1_q_a[10]_PORT_A_data_out_reg</A>[0];


<P> --UB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[18]">UB1_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#V1L38">V1L38</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --GE1_q_a[12] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[12]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[12]_PORT_A_data_in">GE1_q_a[12]_PORT_A_data_in</A> = <A HREF="#T1_write_data[12]">T1_write_data[12]</A>;
<P><A NAME="GE1_q_a[12]_PORT_A_data_in_reg">GE1_q_a[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[12]_PORT_A_data_in">GE1_q_a[12]_PORT_A_data_in</A>, GE1_q_a[12]_clock_0, , , );
<P><A NAME="GE1_q_a[12]_PORT_A_address">GE1_q_a[12]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[12]_PORT_A_address_reg">GE1_q_a[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[12]_PORT_A_address">GE1_q_a[12]_PORT_A_address</A>, GE1_q_a[12]_clock_0, , , );
<P><A NAME="GE1_q_a[12]_PORT_A_write_enable">GE1_q_a[12]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[12]_PORT_A_write_enable_reg">GE1_q_a[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[12]_PORT_A_write_enable">GE1_q_a[12]_PORT_A_write_enable</A>, GE1_q_a[12]_clock_0, , , );
<P><A NAME="GE1_q_a[12]_PORT_A_read_enable">GE1_q_a[12]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[12]_PORT_A_read_enable_reg">GE1_q_a[12]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[12]_PORT_A_read_enable">GE1_q_a[12]_PORT_A_read_enable</A>, GE1_q_a[12]_clock_0, , , );
<P><A NAME="GE1_q_a[12]_clock_0">GE1_q_a[12]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[12]_PORT_A_data_out">GE1_q_a[12]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[12]_PORT_A_data_in_reg">GE1_q_a[12]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[12]_PORT_A_address_reg">GE1_q_a[12]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[12]_PORT_A_write_enable_reg">GE1_q_a[12]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[12]_PORT_A_read_enable_reg">GE1_q_a[12]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[12]_clock_0">GE1_q_a[12]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[12]_PORT_A_data_out_reg">GE1_q_a[12]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[12]_PORT_A_data_out">GE1_q_a[12]_PORT_A_data_out</A>, GE1_q_a[12]_clock_0, , , );
<P><A NAME="GE1_q_a[12]">GE1_q_a[12]</A> = <A HREF="#GE1_q_a[12]_PORT_A_data_out_reg">GE1_q_a[12]_PORT_A_data_out_reg</A>[0];


<P> --UB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[20]">UB1_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#V1L42">V1L42</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --DE1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[18]_PORT_A_data_in">DE1_q_a[18]_PORT_A_data_in</A> = <A HREF="#SD1L146">SD1L146</A>;
<P><A NAME="DE1_q_a[18]_PORT_A_data_in_reg">DE1_q_a[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[18]_PORT_A_data_in">DE1_q_a[18]_PORT_A_data_in</A>, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
<P><A NAME="DE1_q_a[18]_PORT_A_address">DE1_q_a[18]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[18]_PORT_A_address_reg">DE1_q_a[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[18]_PORT_A_address">DE1_q_a[18]_PORT_A_address</A>, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
<P><A NAME="DE1_q_a[18]_PORT_A_write_enable">DE1_q_a[18]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[18]_PORT_A_write_enable_reg">DE1_q_a[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[18]_PORT_A_write_enable">DE1_q_a[18]_PORT_A_write_enable</A>, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
<P><A NAME="DE1_q_a[18]_PORT_A_read_enable">DE1_q_a[18]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[18]_PORT_A_read_enable_reg">DE1_q_a[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[18]_PORT_A_read_enable">DE1_q_a[18]_PORT_A_read_enable</A>, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
<P><A NAME="DE1_q_a[18]_PORT_A_byte_mask">DE1_q_a[18]_PORT_A_byte_mask</A> = <A HREF="#SD1L125">SD1L125</A>;
<P><A NAME="DE1_q_a[18]_PORT_A_byte_mask_reg">DE1_q_a[18]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[18]_PORT_A_byte_mask">DE1_q_a[18]_PORT_A_byte_mask</A>, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
<P><A NAME="DE1_q_a[18]_clock_0">DE1_q_a[18]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[18]_clock_enable_0">DE1_q_a[18]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[18]_PORT_A_data_out">DE1_q_a[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[18]_PORT_A_data_in_reg">DE1_q_a[18]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[18]_PORT_A_address_reg">DE1_q_a[18]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[18]_PORT_A_write_enable_reg">DE1_q_a[18]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[18]_PORT_A_read_enable_reg">DE1_q_a[18]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[18]_PORT_A_byte_mask_reg">DE1_q_a[18]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[18]_clock_0">DE1_q_a[18]_clock_0</A>, , <A HREF="#DE1_q_a[18]_clock_enable_0">DE1_q_a[18]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[18]">DE1_q_a[18]</A> = <A HREF="#DE1_q_a[18]_PORT_A_data_out">DE1_q_a[18]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[9]_PORT_A_data_in">DE1_q_a[9]_PORT_A_data_in</A> = <A HREF="#SD1L137">SD1L137</A>;
<P><A NAME="DE1_q_a[9]_PORT_A_data_in_reg">DE1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[9]_PORT_A_data_in">DE1_q_a[9]_PORT_A_data_in</A>, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
<P><A NAME="DE1_q_a[9]_PORT_A_address">DE1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[9]_PORT_A_address_reg">DE1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[9]_PORT_A_address">DE1_q_a[9]_PORT_A_address</A>, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
<P><A NAME="DE1_q_a[9]_PORT_A_write_enable">DE1_q_a[9]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[9]_PORT_A_write_enable_reg">DE1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[9]_PORT_A_write_enable">DE1_q_a[9]_PORT_A_write_enable</A>, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
<P><A NAME="DE1_q_a[9]_PORT_A_read_enable">DE1_q_a[9]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[9]_PORT_A_read_enable_reg">DE1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[9]_PORT_A_read_enable">DE1_q_a[9]_PORT_A_read_enable</A>, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
<P><A NAME="DE1_q_a[9]_PORT_A_byte_mask">DE1_q_a[9]_PORT_A_byte_mask</A> = <A HREF="#SD1L124">SD1L124</A>;
<P><A NAME="DE1_q_a[9]_PORT_A_byte_mask_reg">DE1_q_a[9]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[9]_PORT_A_byte_mask">DE1_q_a[9]_PORT_A_byte_mask</A>, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
<P><A NAME="DE1_q_a[9]_clock_0">DE1_q_a[9]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[9]_clock_enable_0">DE1_q_a[9]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[9]_PORT_A_data_out">DE1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[9]_PORT_A_data_in_reg">DE1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[9]_PORT_A_address_reg">DE1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[9]_PORT_A_write_enable_reg">DE1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[9]_PORT_A_read_enable_reg">DE1_q_a[9]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[9]_PORT_A_byte_mask_reg">DE1_q_a[9]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[9]_clock_0">DE1_q_a[9]_clock_0</A>, , <A HREF="#DE1_q_a[9]_clock_enable_0">DE1_q_a[9]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[9]">DE1_q_a[9]</A> = <A HREF="#DE1_q_a[9]_PORT_A_data_out">DE1_q_a[9]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[17]_PORT_A_data_in">DE1_q_a[17]_PORT_A_data_in</A> = <A HREF="#SD1L145">SD1L145</A>;
<P><A NAME="DE1_q_a[17]_PORT_A_data_in_reg">DE1_q_a[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[17]_PORT_A_data_in">DE1_q_a[17]_PORT_A_data_in</A>, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
<P><A NAME="DE1_q_a[17]_PORT_A_address">DE1_q_a[17]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[17]_PORT_A_address_reg">DE1_q_a[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[17]_PORT_A_address">DE1_q_a[17]_PORT_A_address</A>, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
<P><A NAME="DE1_q_a[17]_PORT_A_write_enable">DE1_q_a[17]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[17]_PORT_A_write_enable_reg">DE1_q_a[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[17]_PORT_A_write_enable">DE1_q_a[17]_PORT_A_write_enable</A>, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
<P><A NAME="DE1_q_a[17]_PORT_A_read_enable">DE1_q_a[17]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[17]_PORT_A_read_enable_reg">DE1_q_a[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[17]_PORT_A_read_enable">DE1_q_a[17]_PORT_A_read_enable</A>, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
<P><A NAME="DE1_q_a[17]_PORT_A_byte_mask">DE1_q_a[17]_PORT_A_byte_mask</A> = <A HREF="#SD1L125">SD1L125</A>;
<P><A NAME="DE1_q_a[17]_PORT_A_byte_mask_reg">DE1_q_a[17]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[17]_PORT_A_byte_mask">DE1_q_a[17]_PORT_A_byte_mask</A>, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
<P><A NAME="DE1_q_a[17]_clock_0">DE1_q_a[17]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[17]_clock_enable_0">DE1_q_a[17]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[17]_PORT_A_data_out">DE1_q_a[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[17]_PORT_A_data_in_reg">DE1_q_a[17]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[17]_PORT_A_address_reg">DE1_q_a[17]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[17]_PORT_A_write_enable_reg">DE1_q_a[17]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[17]_PORT_A_read_enable_reg">DE1_q_a[17]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[17]_PORT_A_byte_mask_reg">DE1_q_a[17]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[17]_clock_0">DE1_q_a[17]_clock_0</A>, , <A HREF="#DE1_q_a[17]_clock_enable_0">DE1_q_a[17]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[17]">DE1_q_a[17]</A> = <A HREF="#DE1_q_a[17]_PORT_A_data_out">DE1_q_a[17]_PORT_A_data_out</A>[0];


<P> --GE1_q_a[11] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[11]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[11]_PORT_A_data_in">GE1_q_a[11]_PORT_A_data_in</A> = <A HREF="#T1_write_data[11]">T1_write_data[11]</A>;
<P><A NAME="GE1_q_a[11]_PORT_A_data_in_reg">GE1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[11]_PORT_A_data_in">GE1_q_a[11]_PORT_A_data_in</A>, GE1_q_a[11]_clock_0, , , );
<P><A NAME="GE1_q_a[11]_PORT_A_address">GE1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[11]_PORT_A_address_reg">GE1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[11]_PORT_A_address">GE1_q_a[11]_PORT_A_address</A>, GE1_q_a[11]_clock_0, , , );
<P><A NAME="GE1_q_a[11]_PORT_A_write_enable">GE1_q_a[11]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[11]_PORT_A_write_enable_reg">GE1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[11]_PORT_A_write_enable">GE1_q_a[11]_PORT_A_write_enable</A>, GE1_q_a[11]_clock_0, , , );
<P><A NAME="GE1_q_a[11]_PORT_A_read_enable">GE1_q_a[11]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[11]_PORT_A_read_enable_reg">GE1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[11]_PORT_A_read_enable">GE1_q_a[11]_PORT_A_read_enable</A>, GE1_q_a[11]_clock_0, , , );
<P><A NAME="GE1_q_a[11]_clock_0">GE1_q_a[11]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[11]_PORT_A_data_out">GE1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[11]_PORT_A_data_in_reg">GE1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[11]_PORT_A_address_reg">GE1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[11]_PORT_A_write_enable_reg">GE1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[11]_PORT_A_read_enable_reg">GE1_q_a[11]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[11]_clock_0">GE1_q_a[11]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[11]_PORT_A_data_out_reg">GE1_q_a[11]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[11]_PORT_A_data_out">GE1_q_a[11]_PORT_A_data_out</A>, GE1_q_a[11]_clock_0, , , );
<P><A NAME="GE1_q_a[11]">GE1_q_a[11]</A> = <A HREF="#GE1_q_a[11]_PORT_A_data_out_reg">GE1_q_a[11]_PORT_A_data_out_reg</A>[0];


<P> --UB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[19]">UB1_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#V1L46">V1L46</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --GE1_q_a[13] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[13]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[13]_PORT_A_data_in">GE1_q_a[13]_PORT_A_data_in</A> = <A HREF="#T1_write_data[13]">T1_write_data[13]</A>;
<P><A NAME="GE1_q_a[13]_PORT_A_data_in_reg">GE1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[13]_PORT_A_data_in">GE1_q_a[13]_PORT_A_data_in</A>, GE1_q_a[13]_clock_0, , , );
<P><A NAME="GE1_q_a[13]_PORT_A_address">GE1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[13]_PORT_A_address_reg">GE1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[13]_PORT_A_address">GE1_q_a[13]_PORT_A_address</A>, GE1_q_a[13]_clock_0, , , );
<P><A NAME="GE1_q_a[13]_PORT_A_write_enable">GE1_q_a[13]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[13]_PORT_A_write_enable_reg">GE1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[13]_PORT_A_write_enable">GE1_q_a[13]_PORT_A_write_enable</A>, GE1_q_a[13]_clock_0, , , );
<P><A NAME="GE1_q_a[13]_PORT_A_read_enable">GE1_q_a[13]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[13]_PORT_A_read_enable_reg">GE1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[13]_PORT_A_read_enable">GE1_q_a[13]_PORT_A_read_enable</A>, GE1_q_a[13]_clock_0, , , );
<P><A NAME="GE1_q_a[13]_clock_0">GE1_q_a[13]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[13]_PORT_A_data_out">GE1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[13]_PORT_A_data_in_reg">GE1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[13]_PORT_A_address_reg">GE1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[13]_PORT_A_write_enable_reg">GE1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[13]_PORT_A_read_enable_reg">GE1_q_a[13]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[13]_clock_0">GE1_q_a[13]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[13]_PORT_A_data_out_reg">GE1_q_a[13]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[13]_PORT_A_data_out">GE1_q_a[13]_PORT_A_data_out</A>, GE1_q_a[13]_clock_0, , , );
<P><A NAME="GE1_q_a[13]">GE1_q_a[13]</A> = <A HREF="#GE1_q_a[13]_PORT_A_data_out_reg">GE1_q_a[13]_PORT_A_data_out_reg</A>[0];


<P> --UB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[21]">UB1_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#V1L50">V1L50</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --DE1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[19]_PORT_A_data_in">DE1_q_a[19]_PORT_A_data_in</A> = <A HREF="#SD1L147">SD1L147</A>;
<P><A NAME="DE1_q_a[19]_PORT_A_data_in_reg">DE1_q_a[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[19]_PORT_A_data_in">DE1_q_a[19]_PORT_A_data_in</A>, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
<P><A NAME="DE1_q_a[19]_PORT_A_address">DE1_q_a[19]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[19]_PORT_A_address_reg">DE1_q_a[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[19]_PORT_A_address">DE1_q_a[19]_PORT_A_address</A>, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
<P><A NAME="DE1_q_a[19]_PORT_A_write_enable">DE1_q_a[19]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[19]_PORT_A_write_enable_reg">DE1_q_a[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[19]_PORT_A_write_enable">DE1_q_a[19]_PORT_A_write_enable</A>, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
<P><A NAME="DE1_q_a[19]_PORT_A_read_enable">DE1_q_a[19]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[19]_PORT_A_read_enable_reg">DE1_q_a[19]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[19]_PORT_A_read_enable">DE1_q_a[19]_PORT_A_read_enable</A>, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
<P><A NAME="DE1_q_a[19]_PORT_A_byte_mask">DE1_q_a[19]_PORT_A_byte_mask</A> = <A HREF="#SD1L125">SD1L125</A>;
<P><A NAME="DE1_q_a[19]_PORT_A_byte_mask_reg">DE1_q_a[19]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[19]_PORT_A_byte_mask">DE1_q_a[19]_PORT_A_byte_mask</A>, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
<P><A NAME="DE1_q_a[19]_clock_0">DE1_q_a[19]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[19]_clock_enable_0">DE1_q_a[19]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[19]_PORT_A_data_out">DE1_q_a[19]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[19]_PORT_A_data_in_reg">DE1_q_a[19]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[19]_PORT_A_address_reg">DE1_q_a[19]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[19]_PORT_A_write_enable_reg">DE1_q_a[19]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[19]_PORT_A_read_enable_reg">DE1_q_a[19]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[19]_PORT_A_byte_mask_reg">DE1_q_a[19]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[19]_clock_0">DE1_q_a[19]_clock_0</A>, , <A HREF="#DE1_q_a[19]_clock_enable_0">DE1_q_a[19]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[19]">DE1_q_a[19]</A> = <A HREF="#DE1_q_a[19]_PORT_A_data_out">DE1_q_a[19]_PORT_A_data_out</A>[0];


<P> --GE1_q_a[14] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[14]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[14]_PORT_A_data_in">GE1_q_a[14]_PORT_A_data_in</A> = <A HREF="#T1_write_data[14]">T1_write_data[14]</A>;
<P><A NAME="GE1_q_a[14]_PORT_A_data_in_reg">GE1_q_a[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[14]_PORT_A_data_in">GE1_q_a[14]_PORT_A_data_in</A>, GE1_q_a[14]_clock_0, , , );
<P><A NAME="GE1_q_a[14]_PORT_A_address">GE1_q_a[14]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[14]_PORT_A_address_reg">GE1_q_a[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[14]_PORT_A_address">GE1_q_a[14]_PORT_A_address</A>, GE1_q_a[14]_clock_0, , , );
<P><A NAME="GE1_q_a[14]_PORT_A_write_enable">GE1_q_a[14]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[14]_PORT_A_write_enable_reg">GE1_q_a[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[14]_PORT_A_write_enable">GE1_q_a[14]_PORT_A_write_enable</A>, GE1_q_a[14]_clock_0, , , );
<P><A NAME="GE1_q_a[14]_PORT_A_read_enable">GE1_q_a[14]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[14]_PORT_A_read_enable_reg">GE1_q_a[14]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[14]_PORT_A_read_enable">GE1_q_a[14]_PORT_A_read_enable</A>, GE1_q_a[14]_clock_0, , , );
<P><A NAME="GE1_q_a[14]_clock_0">GE1_q_a[14]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[14]_PORT_A_data_out">GE1_q_a[14]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[14]_PORT_A_data_in_reg">GE1_q_a[14]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[14]_PORT_A_address_reg">GE1_q_a[14]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[14]_PORT_A_write_enable_reg">GE1_q_a[14]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[14]_PORT_A_read_enable_reg">GE1_q_a[14]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[14]_clock_0">GE1_q_a[14]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[14]_PORT_A_data_out_reg">GE1_q_a[14]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[14]_PORT_A_data_out">GE1_q_a[14]_PORT_A_data_out</A>, GE1_q_a[14]_clock_0, , , );
<P><A NAME="GE1_q_a[14]">GE1_q_a[14]</A> = <A HREF="#GE1_q_a[14]_PORT_A_data_out_reg">GE1_q_a[14]_PORT_A_data_out_reg</A>[0];


<P> --UB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[22]">UB1_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#V1L54">V1L54</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#LB2_b_full">LB2_b_full</A>,  ,  , <A HREF="#V1_read_0">V1_read_0</A>);


<P> --DE1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[20]_PORT_A_data_in">DE1_q_a[20]_PORT_A_data_in</A> = <A HREF="#SD1L148">SD1L148</A>;
<P><A NAME="DE1_q_a[20]_PORT_A_data_in_reg">DE1_q_a[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[20]_PORT_A_data_in">DE1_q_a[20]_PORT_A_data_in</A>, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
<P><A NAME="DE1_q_a[20]_PORT_A_address">DE1_q_a[20]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[20]_PORT_A_address_reg">DE1_q_a[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[20]_PORT_A_address">DE1_q_a[20]_PORT_A_address</A>, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
<P><A NAME="DE1_q_a[20]_PORT_A_write_enable">DE1_q_a[20]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[20]_PORT_A_write_enable_reg">DE1_q_a[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[20]_PORT_A_write_enable">DE1_q_a[20]_PORT_A_write_enable</A>, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
<P><A NAME="DE1_q_a[20]_PORT_A_read_enable">DE1_q_a[20]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[20]_PORT_A_read_enable_reg">DE1_q_a[20]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[20]_PORT_A_read_enable">DE1_q_a[20]_PORT_A_read_enable</A>, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
<P><A NAME="DE1_q_a[20]_PORT_A_byte_mask">DE1_q_a[20]_PORT_A_byte_mask</A> = <A HREF="#SD1L125">SD1L125</A>;
<P><A NAME="DE1_q_a[20]_PORT_A_byte_mask_reg">DE1_q_a[20]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[20]_PORT_A_byte_mask">DE1_q_a[20]_PORT_A_byte_mask</A>, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
<P><A NAME="DE1_q_a[20]_clock_0">DE1_q_a[20]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[20]_clock_enable_0">DE1_q_a[20]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[20]_PORT_A_data_out">DE1_q_a[20]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[20]_PORT_A_data_in_reg">DE1_q_a[20]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[20]_PORT_A_address_reg">DE1_q_a[20]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[20]_PORT_A_write_enable_reg">DE1_q_a[20]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[20]_PORT_A_read_enable_reg">DE1_q_a[20]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[20]_PORT_A_byte_mask_reg">DE1_q_a[20]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[20]_clock_0">DE1_q_a[20]_clock_0</A>, , <A HREF="#DE1_q_a[20]_clock_enable_0">DE1_q_a[20]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[20]">DE1_q_a[20]</A> = <A HREF="#DE1_q_a[20]_PORT_A_data_out">DE1_q_a[20]_PORT_A_data_out</A>[0];


<P> --GE1_q_a[15] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[15]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 1
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="GE1_q_a[15]_PORT_A_data_in">GE1_q_a[15]_PORT_A_data_in</A> = <A HREF="#T1_write_data[15]">T1_write_data[15]</A>;
<P><A NAME="GE1_q_a[15]_PORT_A_data_in_reg">GE1_q_a[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#GE1_q_a[15]_PORT_A_data_in">GE1_q_a[15]_PORT_A_data_in</A>, GE1_q_a[15]_clock_0, , , );
<P><A NAME="GE1_q_a[15]_PORT_A_address">GE1_q_a[15]_PORT_A_address</A> = BUS(<A HREF="#T1_byte_enable[1]">T1_byte_enable[1]</A>, <A HREF="#T1_address[1]">T1_address[1]</A>, <A HREF="#T1_address[2]">T1_address[2]</A>, <A HREF="#T1_address[3]">T1_address[3]</A>, <A HREF="#T1_address[4]">T1_address[4]</A>, <A HREF="#T1_address[5]">T1_address[5]</A>, <A HREF="#T1_address[6]">T1_address[6]</A>, <A HREF="#T1_address[7]">T1_address[7]</A>, <A HREF="#T1_address[8]">T1_address[8]</A>, <A HREF="#T1_address[9]">T1_address[9]</A>, <A HREF="#T1_address[10]">T1_address[10]</A>);
<P><A NAME="GE1_q_a[15]_PORT_A_address_reg">GE1_q_a[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#GE1_q_a[15]_PORT_A_address">GE1_q_a[15]_PORT_A_address</A>, GE1_q_a[15]_clock_0, , , );
<P><A NAME="GE1_q_a[15]_PORT_A_write_enable">GE1_q_a[15]_PORT_A_write_enable</A> = <A HREF="#D1_ram_wren">D1_ram_wren</A>;
<P><A NAME="GE1_q_a[15]_PORT_A_write_enable_reg">GE1_q_a[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[15]_PORT_A_write_enable">GE1_q_a[15]_PORT_A_write_enable</A>, GE1_q_a[15]_clock_0, , , );
<P><A NAME="GE1_q_a[15]_PORT_A_read_enable">GE1_q_a[15]_PORT_A_read_enable</A> = VCC;
<P><A NAME="GE1_q_a[15]_PORT_A_read_enable_reg">GE1_q_a[15]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#GE1_q_a[15]_PORT_A_read_enable">GE1_q_a[15]_PORT_A_read_enable</A>, GE1_q_a[15]_clock_0, , , );
<P><A NAME="GE1_q_a[15]_clock_0">GE1_q_a[15]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="GE1_q_a[15]_PORT_A_data_out">GE1_q_a[15]_PORT_A_data_out</A> = MEMORY(<A HREF="#GE1_q_a[15]_PORT_A_data_in_reg">GE1_q_a[15]_PORT_A_data_in_reg</A>, , <A HREF="#GE1_q_a[15]_PORT_A_address_reg">GE1_q_a[15]_PORT_A_address_reg</A>, , <A HREF="#GE1_q_a[15]_PORT_A_write_enable_reg">GE1_q_a[15]_PORT_A_write_enable_reg</A>, <A HREF="#GE1_q_a[15]_PORT_A_read_enable_reg">GE1_q_a[15]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#GE1_q_a[15]_clock_0">GE1_q_a[15]_clock_0</A>, , , , , , , );
<P><A NAME="GE1_q_a[15]_PORT_A_data_out_reg">GE1_q_a[15]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#GE1_q_a[15]_PORT_A_data_out">GE1_q_a[15]_PORT_A_data_out</A>, GE1_q_a[15]_clock_0, , , );
<P><A NAME="GE1_q_a[15]">GE1_q_a[15]</A> = <A HREF="#GE1_q_a[15]_PORT_A_data_out_reg">GE1_q_a[15]_PORT_A_data_out_reg</A>[0];


<P> --DE1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[21]_PORT_A_data_in">DE1_q_a[21]_PORT_A_data_in</A> = <A HREF="#SD1L149">SD1L149</A>;
<P><A NAME="DE1_q_a[21]_PORT_A_data_in_reg">DE1_q_a[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[21]_PORT_A_data_in">DE1_q_a[21]_PORT_A_data_in</A>, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
<P><A NAME="DE1_q_a[21]_PORT_A_address">DE1_q_a[21]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[21]_PORT_A_address_reg">DE1_q_a[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[21]_PORT_A_address">DE1_q_a[21]_PORT_A_address</A>, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
<P><A NAME="DE1_q_a[21]_PORT_A_write_enable">DE1_q_a[21]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[21]_PORT_A_write_enable_reg">DE1_q_a[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[21]_PORT_A_write_enable">DE1_q_a[21]_PORT_A_write_enable</A>, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
<P><A NAME="DE1_q_a[21]_PORT_A_read_enable">DE1_q_a[21]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[21]_PORT_A_read_enable_reg">DE1_q_a[21]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[21]_PORT_A_read_enable">DE1_q_a[21]_PORT_A_read_enable</A>, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
<P><A NAME="DE1_q_a[21]_PORT_A_byte_mask">DE1_q_a[21]_PORT_A_byte_mask</A> = <A HREF="#SD1L125">SD1L125</A>;
<P><A NAME="DE1_q_a[21]_PORT_A_byte_mask_reg">DE1_q_a[21]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[21]_PORT_A_byte_mask">DE1_q_a[21]_PORT_A_byte_mask</A>, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
<P><A NAME="DE1_q_a[21]_clock_0">DE1_q_a[21]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[21]_clock_enable_0">DE1_q_a[21]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[21]_PORT_A_data_out">DE1_q_a[21]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[21]_PORT_A_data_in_reg">DE1_q_a[21]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[21]_PORT_A_address_reg">DE1_q_a[21]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[21]_PORT_A_write_enable_reg">DE1_q_a[21]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[21]_PORT_A_read_enable_reg">DE1_q_a[21]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[21]_PORT_A_byte_mask_reg">DE1_q_a[21]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[21]_clock_0">DE1_q_a[21]_clock_0</A>, , <A HREF="#DE1_q_a[21]_clock_enable_0">DE1_q_a[21]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[21]">DE1_q_a[21]</A> = <A HREF="#DE1_q_a[21]_PORT_A_data_out">DE1_q_a[21]_PORT_A_data_out</A>[0];


<P> --YC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[20]">YC1_E_shift_rot_result[20]</A> = DFFEAS(<A HREF="#YC1L452">YC1L452</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[20]">YC1_E_src1[20]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --V1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
<P><A NAME="V1L30_adder_eqn">V1L30_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="V1L30">V1L30</A> = SUM(<A HREF="#V1L30_adder_eqn">V1L30_adder_eqn</A>);

<P> --V1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
<P><A NAME="V1L31_adder_eqn">V1L31_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="V1L31">V1L31</A> = CARRY(<A HREF="#V1L31_adder_eqn">V1L31_adder_eqn</A>);


<P> --DE1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[6]_PORT_A_data_in">DE1_q_a[6]_PORT_A_data_in</A> = <A HREF="#SD1L134">SD1L134</A>;
<P><A NAME="DE1_q_a[6]_PORT_A_data_in_reg">DE1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[6]_PORT_A_data_in">DE1_q_a[6]_PORT_A_data_in</A>, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
<P><A NAME="DE1_q_a[6]_PORT_A_address">DE1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[6]_PORT_A_address_reg">DE1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[6]_PORT_A_address">DE1_q_a[6]_PORT_A_address</A>, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
<P><A NAME="DE1_q_a[6]_PORT_A_write_enable">DE1_q_a[6]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[6]_PORT_A_write_enable_reg">DE1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[6]_PORT_A_write_enable">DE1_q_a[6]_PORT_A_write_enable</A>, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
<P><A NAME="DE1_q_a[6]_PORT_A_read_enable">DE1_q_a[6]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[6]_PORT_A_read_enable_reg">DE1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[6]_PORT_A_read_enable">DE1_q_a[6]_PORT_A_read_enable</A>, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
<P><A NAME="DE1_q_a[6]_PORT_A_byte_mask">DE1_q_a[6]_PORT_A_byte_mask</A> = <A HREF="#SD1L123">SD1L123</A>;
<P><A NAME="DE1_q_a[6]_PORT_A_byte_mask_reg">DE1_q_a[6]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[6]_PORT_A_byte_mask">DE1_q_a[6]_PORT_A_byte_mask</A>, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
<P><A NAME="DE1_q_a[6]_clock_0">DE1_q_a[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[6]_clock_enable_0">DE1_q_a[6]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[6]_PORT_A_data_out">DE1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[6]_PORT_A_data_in_reg">DE1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[6]_PORT_A_address_reg">DE1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[6]_PORT_A_write_enable_reg">DE1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[6]_PORT_A_read_enable_reg">DE1_q_a[6]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[6]_PORT_A_byte_mask_reg">DE1_q_a[6]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[6]_clock_0">DE1_q_a[6]_clock_0</A>, , <A HREF="#DE1_q_a[6]_clock_enable_0">DE1_q_a[6]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[6]">DE1_q_a[6]</A> = <A HREF="#DE1_q_a[6]_PORT_A_data_out">DE1_q_a[6]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[7]_PORT_A_data_in">DE1_q_a[7]_PORT_A_data_in</A> = <A HREF="#SD1L135">SD1L135</A>;
<P><A NAME="DE1_q_a[7]_PORT_A_data_in_reg">DE1_q_a[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[7]_PORT_A_data_in">DE1_q_a[7]_PORT_A_data_in</A>, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
<P><A NAME="DE1_q_a[7]_PORT_A_address">DE1_q_a[7]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[7]_PORT_A_address_reg">DE1_q_a[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[7]_PORT_A_address">DE1_q_a[7]_PORT_A_address</A>, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
<P><A NAME="DE1_q_a[7]_PORT_A_write_enable">DE1_q_a[7]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[7]_PORT_A_write_enable_reg">DE1_q_a[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[7]_PORT_A_write_enable">DE1_q_a[7]_PORT_A_write_enable</A>, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
<P><A NAME="DE1_q_a[7]_PORT_A_read_enable">DE1_q_a[7]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[7]_PORT_A_read_enable_reg">DE1_q_a[7]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[7]_PORT_A_read_enable">DE1_q_a[7]_PORT_A_read_enable</A>, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
<P><A NAME="DE1_q_a[7]_PORT_A_byte_mask">DE1_q_a[7]_PORT_A_byte_mask</A> = <A HREF="#SD1L123">SD1L123</A>;
<P><A NAME="DE1_q_a[7]_PORT_A_byte_mask_reg">DE1_q_a[7]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[7]_PORT_A_byte_mask">DE1_q_a[7]_PORT_A_byte_mask</A>, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
<P><A NAME="DE1_q_a[7]_clock_0">DE1_q_a[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[7]_clock_enable_0">DE1_q_a[7]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[7]_PORT_A_data_out">DE1_q_a[7]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[7]_PORT_A_data_in_reg">DE1_q_a[7]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[7]_PORT_A_address_reg">DE1_q_a[7]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[7]_PORT_A_write_enable_reg">DE1_q_a[7]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[7]_PORT_A_read_enable_reg">DE1_q_a[7]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[7]_PORT_A_byte_mask_reg">DE1_q_a[7]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[7]_clock_0">DE1_q_a[7]_clock_0</A>, , <A HREF="#DE1_q_a[7]_clock_enable_0">DE1_q_a[7]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[7]">DE1_q_a[7]</A> = <A HREF="#DE1_q_a[7]_PORT_A_data_out">DE1_q_a[7]_PORT_A_data_out</A>[0];


<P> --T1_write_data[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[1]
<P> --register power-up is low

<P><A NAME="T1_write_data[1]">T1_write_data[1]</A> = DFFEAS(<A HREF="#TB2_data_reg[1]">TB2_data_reg[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[1]">YC1_d_writedata[1]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --T1_write_data[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[2]
<P> --register power-up is low

<P><A NAME="T1_write_data[2]">T1_write_data[2]</A> = DFFEAS(<A HREF="#TB2_data_reg[2]">TB2_data_reg[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[2]">YC1_d_writedata[2]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --T1_write_data[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[3]
<P> --register power-up is low

<P><A NAME="T1_write_data[3]">T1_write_data[3]</A> = DFFEAS(<A HREF="#TB2_data_reg[3]">TB2_data_reg[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[3]">YC1_d_writedata[3]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --T1_write_data[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[4]
<P> --register power-up is low

<P><A NAME="T1_write_data[4]">T1_write_data[4]</A> = DFFEAS(<A HREF="#TB2_data_reg[4]">TB2_data_reg[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[4]">YC1_d_writedata[4]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --T1_write_data[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[5]
<P> --register power-up is low

<P><A NAME="T1_write_data[5]">T1_write_data[5]</A> = DFFEAS(<A HREF="#TB2_data_reg[5]">TB2_data_reg[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[5]">YC1_d_writedata[5]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --T1_write_data[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[6]
<P> --register power-up is low

<P><A NAME="T1_write_data[6]">T1_write_data[6]</A> = DFFEAS(<A HREF="#TB2_data_reg[6]">TB2_data_reg[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[6]">YC1_d_writedata[6]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --T1_write_data[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[7]
<P> --register power-up is low

<P><A NAME="T1_write_data[7]">T1_write_data[7]</A> = DFFEAS(<A HREF="#TB2_data_reg[7]">TB2_data_reg[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[7]">YC1_d_writedata[7]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --T1_write_data[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[8]
<P> --register power-up is low

<P><A NAME="T1_write_data[8]">T1_write_data[8]</A> = DFFEAS(<A HREF="#TB2_data_reg[8]">TB2_data_reg[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[8]">YC1_d_writedata[8]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
<P><A NAME="PB1_counter_comb_bita3_adder_eqn">PB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#PB1L11">PB1L11</A> );
<P><A NAME="PB1_counter_comb_bita3">PB1_counter_comb_bita3</A> = SUM(<A HREF="#PB1_counter_comb_bita3_adder_eqn">PB1_counter_comb_bita3_adder_eqn</A>);

<P> --PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
<P><A NAME="PB1L15_adder_eqn">PB1L15_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#PB1L11">PB1L11</A> );
<P><A NAME="PB1L15">PB1L15</A> = CARRY(<A HREF="#PB1L15_adder_eqn">PB1L15_adder_eqn</A>);


<P> --PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
<P><A NAME="PB1_counter_comb_bita0_adder_eqn">PB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB1_counter_comb_bita0">PB1_counter_comb_bita0</A> = SUM(<A HREF="#PB1_counter_comb_bita0_adder_eqn">PB1_counter_comb_bita0_adder_eqn</A>);

<P> --PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
<P><A NAME="PB1L3_adder_eqn">PB1L3_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB1L3">PB1L3</A> = CARRY(<A HREF="#PB1L3_adder_eqn">PB1L3_adder_eqn</A>);


<P> --PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
<P><A NAME="PB1_counter_comb_bita2_adder_eqn">PB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#PB1L7">PB1L7</A> );
<P><A NAME="PB1_counter_comb_bita2">PB1_counter_comb_bita2</A> = SUM(<A HREF="#PB1_counter_comb_bita2_adder_eqn">PB1_counter_comb_bita2_adder_eqn</A>);

<P> --PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
<P><A NAME="PB1L11_adder_eqn">PB1L11_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#PB1L7">PB1L7</A> );
<P><A NAME="PB1L11">PB1L11</A> = CARRY(<A HREF="#PB1L11_adder_eqn">PB1L11_adder_eqn</A>);


<P> --PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
<P><A NAME="PB1_counter_comb_bita1_adder_eqn">PB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#PB1L3">PB1L3</A> );
<P><A NAME="PB1_counter_comb_bita1">PB1_counter_comb_bita1</A> = SUM(<A HREF="#PB1_counter_comb_bita1_adder_eqn">PB1_counter_comb_bita1_adder_eqn</A>);

<P> --PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
<P><A NAME="PB1L7_adder_eqn">PB1L7_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#PB1L3">PB1L3</A> );
<P><A NAME="PB1L7">PB1L7</A> = CARRY(<A HREF="#PB1L7_adder_eqn">PB1L7_adder_eqn</A>);


<P> --PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
<P><A NAME="PB1_counter_comb_bita5_adder_eqn">PB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#PB1L19">PB1L19</A> );
<P><A NAME="PB1_counter_comb_bita5">PB1_counter_comb_bita5</A> = SUM(<A HREF="#PB1_counter_comb_bita5_adder_eqn">PB1_counter_comb_bita5_adder_eqn</A>);


<P> --PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
<P><A NAME="PB1_counter_comb_bita4_adder_eqn">PB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#PB1L15">PB1L15</A> );
<P><A NAME="PB1_counter_comb_bita4">PB1_counter_comb_bita4</A> = SUM(<A HREF="#PB1_counter_comb_bita4_adder_eqn">PB1_counter_comb_bita4_adder_eqn</A>);

<P> --PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
<P><A NAME="PB1L19_adder_eqn">PB1L19_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) + ( <A HREF="#PB1L15">PB1L15</A> );
<P><A NAME="PB1L19">PB1L19</A> = CARRY(<A HREF="#PB1L19_adder_eqn">PB1L19_adder_eqn</A>);


<P> --PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
<P><A NAME="PB2_counter_comb_bita0_adder_eqn">PB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB2_counter_comb_bita0">PB2_counter_comb_bita0</A> = SUM(<A HREF="#PB2_counter_comb_bita0_adder_eqn">PB2_counter_comb_bita0_adder_eqn</A>);

<P> --PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
<P><A NAME="PB2L3_adder_eqn">PB2L3_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB2L3">PB2L3</A> = CARRY(<A HREF="#PB2L3_adder_eqn">PB2L3_adder_eqn</A>);


<P> --VD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
<P> --register power-up is low

<P><A NAME="VD1_sr[22]">VD1_sr[22]</A> = DFFEAS(<A HREF="#VD1L74">VD1L74</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --HD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[20]">HD1_break_readreg[20]</A> = DFFEAS(<A HREF="#UD1_jdo[20]">UD1_jdo[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[20]">SD1_MonDReg[20]</A> = DFFEAS(<A HREF="#UD1_jdo[23]">UD1_jdo[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[20]">DE1_q_a[20]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --HD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[19]">HD1_break_readreg[19]</A> = DFFEAS(<A HREF="#UD1_jdo[19]">UD1_jdo[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[19]">SD1_MonDReg[19]</A> = DFFEAS(<A HREF="#UD1_jdo[22]">UD1_jdo[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[19]">DE1_q_a[19]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --VD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
<P> --register power-up is low

<P><A NAME="VD1_sr[19]">VD1_sr[19]</A> = DFFEAS(<A HREF="#VD1L75">VD1L75</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --T1_write_data[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[9]
<P> --register power-up is low

<P><A NAME="T1_write_data[9]">T1_write_data[9]</A> = DFFEAS(<A HREF="#TB2_data_reg[9]">TB2_data_reg[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[9]">YC1_d_writedata[9]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --V1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
<P><A NAME="V1L34_adder_eqn">V1L34_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#V1L31">V1L31</A> );
<P><A NAME="V1L34">V1L34</A> = SUM(<A HREF="#V1L34_adder_eqn">V1L34_adder_eqn</A>);

<P> --V1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
<P><A NAME="V1L35_adder_eqn">V1L35_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#V1L31">V1L31</A> );
<P><A NAME="V1L35">V1L35</A> = CARRY(<A HREF="#V1L35_adder_eqn">V1L35_adder_eqn</A>);


<P> --NB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
<P><A NAME="NB2_counter_comb_bita0_adder_eqn">NB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="NB2_counter_comb_bita0">NB2_counter_comb_bita0</A> = SUM(<A HREF="#NB2_counter_comb_bita0_adder_eqn">NB2_counter_comb_bita0_adder_eqn</A>);

<P> --NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
<P><A NAME="NB2L3_adder_eqn">NB2L3_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="NB2L3">NB2L3</A> = CARRY(<A HREF="#NB2L3_adder_eqn">NB2L3_adder_eqn</A>);


<P> --NB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
<P><A NAME="NB2_counter_comb_bita1_adder_eqn">NB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#NB2L3">NB2L3</A> );
<P><A NAME="NB2_counter_comb_bita1">NB2_counter_comb_bita1</A> = SUM(<A HREF="#NB2_counter_comb_bita1_adder_eqn">NB2_counter_comb_bita1_adder_eqn</A>);

<P> --NB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
<P><A NAME="NB2L7_adder_eqn">NB2L7_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#NB2L3">NB2L3</A> );
<P><A NAME="NB2L7">NB2L7</A> = CARRY(<A HREF="#NB2L7_adder_eqn">NB2L7_adder_eqn</A>);


<P> --NB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
<P><A NAME="NB2_counter_comb_bita2_adder_eqn">NB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#NB2L7">NB2L7</A> );
<P><A NAME="NB2_counter_comb_bita2">NB2_counter_comb_bita2</A> = SUM(<A HREF="#NB2_counter_comb_bita2_adder_eqn">NB2_counter_comb_bita2_adder_eqn</A>);

<P> --NB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
<P><A NAME="NB2L11_adder_eqn">NB2L11_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#NB2L7">NB2L7</A> );
<P><A NAME="NB2L11">NB2L11</A> = CARRY(<A HREF="#NB2L11_adder_eqn">NB2L11_adder_eqn</A>);


<P> --NB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
<P><A NAME="NB2_counter_comb_bita3_adder_eqn">NB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#NB2L11">NB2L11</A> );
<P><A NAME="NB2_counter_comb_bita3">NB2_counter_comb_bita3</A> = SUM(<A HREF="#NB2_counter_comb_bita3_adder_eqn">NB2_counter_comb_bita3_adder_eqn</A>);

<P> --NB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
<P><A NAME="NB2L15_adder_eqn">NB2L15_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#NB2L11">NB2L11</A> );
<P><A NAME="NB2L15">NB2L15</A> = CARRY(<A HREF="#NB2L15_adder_eqn">NB2L15_adder_eqn</A>);


<P> --NB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
<P><A NAME="NB2_counter_comb_bita4_adder_eqn">NB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#NB2L15">NB2L15</A> );
<P><A NAME="NB2_counter_comb_bita4">NB2_counter_comb_bita4</A> = SUM(<A HREF="#NB2_counter_comb_bita4_adder_eqn">NB2_counter_comb_bita4_adder_eqn</A>);

<P> --NB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
<P><A NAME="NB2L19_adder_eqn">NB2L19_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#NB2L15">NB2L15</A> );
<P><A NAME="NB2L19">NB2L19</A> = CARRY(<A HREF="#NB2L19_adder_eqn">NB2L19_adder_eqn</A>);


<P> --NB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
<P><A NAME="NB2_counter_comb_bita5_adder_eqn">NB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#NB2_counter_reg_bit[5]">NB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#NB2L19">NB2L19</A> );
<P><A NAME="NB2_counter_comb_bita5">NB2_counter_comb_bita5</A> = SUM(<A HREF="#NB2_counter_comb_bita5_adder_eqn">NB2_counter_comb_bita5_adder_eqn</A>);


<P> --NB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
<P><A NAME="NB1_counter_comb_bita0_adder_eqn">NB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="NB1_counter_comb_bita0">NB1_counter_comb_bita0</A> = SUM(<A HREF="#NB1_counter_comb_bita0_adder_eqn">NB1_counter_comb_bita0_adder_eqn</A>);

<P> --NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
<P><A NAME="NB1L3_adder_eqn">NB1L3_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="NB1L3">NB1L3</A> = CARRY(<A HREF="#NB1L3_adder_eqn">NB1L3_adder_eqn</A>);


<P> --NB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
<P><A NAME="NB1_counter_comb_bita1_adder_eqn">NB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#NB1L3">NB1L3</A> );
<P><A NAME="NB1_counter_comb_bita1">NB1_counter_comb_bita1</A> = SUM(<A HREF="#NB1_counter_comb_bita1_adder_eqn">NB1_counter_comb_bita1_adder_eqn</A>);

<P> --NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
<P><A NAME="NB1L7_adder_eqn">NB1L7_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#NB1L3">NB1L3</A> );
<P><A NAME="NB1L7">NB1L7</A> = CARRY(<A HREF="#NB1L7_adder_eqn">NB1L7_adder_eqn</A>);


<P> --NB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
<P><A NAME="NB1_counter_comb_bita2_adder_eqn">NB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#NB1L7">NB1L7</A> );
<P><A NAME="NB1_counter_comb_bita2">NB1_counter_comb_bita2</A> = SUM(<A HREF="#NB1_counter_comb_bita2_adder_eqn">NB1_counter_comb_bita2_adder_eqn</A>);

<P> --NB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
<P><A NAME="NB1L11_adder_eqn">NB1L11_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#NB1L7">NB1L7</A> );
<P><A NAME="NB1L11">NB1L11</A> = CARRY(<A HREF="#NB1L11_adder_eqn">NB1L11_adder_eqn</A>);


<P> --NB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
<P><A NAME="NB1_counter_comb_bita3_adder_eqn">NB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#NB1L11">NB1L11</A> );
<P><A NAME="NB1_counter_comb_bita3">NB1_counter_comb_bita3</A> = SUM(<A HREF="#NB1_counter_comb_bita3_adder_eqn">NB1_counter_comb_bita3_adder_eqn</A>);

<P> --NB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
<P><A NAME="NB1L15_adder_eqn">NB1L15_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#NB1L11">NB1L11</A> );
<P><A NAME="NB1L15">NB1L15</A> = CARRY(<A HREF="#NB1L15_adder_eqn">NB1L15_adder_eqn</A>);


<P> --NB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
<P><A NAME="NB1_counter_comb_bita4_adder_eqn">NB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#NB1L15">NB1L15</A> );
<P><A NAME="NB1_counter_comb_bita4">NB1_counter_comb_bita4</A> = SUM(<A HREF="#NB1_counter_comb_bita4_adder_eqn">NB1_counter_comb_bita4_adder_eqn</A>);

<P> --NB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
<P><A NAME="NB1L19_adder_eqn">NB1L19_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#NB1L15">NB1L15</A> );
<P><A NAME="NB1L19">NB1L19</A> = CARRY(<A HREF="#NB1L19_adder_eqn">NB1L19_adder_eqn</A>);


<P> --NB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
<P><A NAME="NB1_counter_comb_bita5_adder_eqn">NB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#NB1_counter_reg_bit[5]">NB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#NB1L19">NB1L19</A> );
<P><A NAME="NB1_counter_comb_bita5">NB1_counter_comb_bita5</A> = SUM(<A HREF="#NB1_counter_comb_bita5_adder_eqn">NB1_counter_comb_bita5_adder_eqn</A>);


<P> --PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
<P><A NAME="PB2_counter_comb_bita1_adder_eqn">PB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#PB2L3">PB2L3</A> );
<P><A NAME="PB2_counter_comb_bita1">PB2_counter_comb_bita1</A> = SUM(<A HREF="#PB2_counter_comb_bita1_adder_eqn">PB2_counter_comb_bita1_adder_eqn</A>);

<P> --PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
<P><A NAME="PB2L7_adder_eqn">PB2L7_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#PB2L3">PB2L3</A> );
<P><A NAME="PB2L7">PB2L7</A> = CARRY(<A HREF="#PB2L7_adder_eqn">PB2L7_adder_eqn</A>);


<P> --PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
<P><A NAME="PB2_counter_comb_bita4_adder_eqn">PB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#PB2L15">PB2L15</A> );
<P><A NAME="PB2_counter_comb_bita4">PB2_counter_comb_bita4</A> = SUM(<A HREF="#PB2_counter_comb_bita4_adder_eqn">PB2_counter_comb_bita4_adder_eqn</A>);

<P> --PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
<P><A NAME="PB2L19_adder_eqn">PB2L19_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#PB2L15">PB2L15</A> );
<P><A NAME="PB2L19">PB2L19</A> = CARRY(<A HREF="#PB2L19_adder_eqn">PB2L19_adder_eqn</A>);


<P> --PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
<P><A NAME="PB2_counter_comb_bita3_adder_eqn">PB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#PB2L11">PB2L11</A> );
<P><A NAME="PB2_counter_comb_bita3">PB2_counter_comb_bita3</A> = SUM(<A HREF="#PB2_counter_comb_bita3_adder_eqn">PB2_counter_comb_bita3_adder_eqn</A>);

<P> --PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
<P><A NAME="PB2L15_adder_eqn">PB2L15_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#PB2L11">PB2L11</A> );
<P><A NAME="PB2L15">PB2L15</A> = CARRY(<A HREF="#PB2L15_adder_eqn">PB2L15_adder_eqn</A>);


<P> --PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
<P><A NAME="PB2_counter_comb_bita2_adder_eqn">PB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#PB2L7">PB2L7</A> );
<P><A NAME="PB2_counter_comb_bita2">PB2_counter_comb_bita2</A> = SUM(<A HREF="#PB2_counter_comb_bita2_adder_eqn">PB2_counter_comb_bita2_adder_eqn</A>);

<P> --PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
<P><A NAME="PB2L11_adder_eqn">PB2L11_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#PB2L7">PB2L7</A> );
<P><A NAME="PB2L11">PB2L11</A> = CARRY(<A HREF="#PB2L11_adder_eqn">PB2L11_adder_eqn</A>);


<P> --PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
<P><A NAME="PB2_counter_comb_bita5_adder_eqn">PB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> ) + ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) + ( <A HREF="#PB2L19">PB2L19</A> );
<P><A NAME="PB2_counter_comb_bita5">PB2_counter_comb_bita5</A> = SUM(<A HREF="#PB2_counter_comb_bita5_adder_eqn">PB2_counter_comb_bita5_adder_eqn</A>);


<P> --MB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB1_q_b[1]_PORT_A_data_in">MB1_q_b[1]_PORT_A_data_in</A> = <A HREF="#YC1_d_writedata[1]">YC1_d_writedata[1]</A>;
<P><A NAME="MB1_q_b[1]_PORT_A_data_in_reg">MB1_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB1_q_b[1]_PORT_A_data_in">MB1_q_b[1]_PORT_A_data_in</A>, MB1_q_b[1]_clock_0, , , );
<P><A NAME="MB1_q_b[1]_PORT_A_address">MB1_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A>, <A HREF="#NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A>, <A HREF="#NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A>, <A HREF="#NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A>, <A HREF="#NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A>, <A HREF="#NB2_counter_reg_bit[5]">NB2_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[1]_PORT_A_address_reg">MB1_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB1_q_b[1]_PORT_A_address">MB1_q_b[1]_PORT_A_address</A>, MB1_q_b[1]_clock_0, , , );
<P><A NAME="MB1_q_b[1]_PORT_B_address">MB1_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A>, <A HREF="#NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A>, <A HREF="#NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A>, <A HREF="#NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A>, <A HREF="#NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A>, <A HREF="#NB1_counter_reg_bit[5]">NB1_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[1]_PORT_B_address_reg">MB1_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB1_q_b[1]_PORT_B_address">MB1_q_b[1]_PORT_B_address</A>, MB1_q_b[1]_clock_1, , , MB1_q_b[1]_clock_enable_1);
<P><A NAME="MB1_q_b[1]_PORT_A_write_enable">MB1_q_b[1]_PORT_A_write_enable</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[1]_PORT_A_write_enable_reg">MB1_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[1]_PORT_A_write_enable">MB1_q_b[1]_PORT_A_write_enable</A>, MB1_q_b[1]_clock_0, , , );
<P><A NAME="MB1_q_b[1]_PORT_B_read_enable">MB1_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB1_q_b[1]_PORT_B_read_enable_reg">MB1_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[1]_PORT_B_read_enable">MB1_q_b[1]_PORT_B_read_enable</A>, MB1_q_b[1]_clock_1, , , MB1_q_b[1]_clock_enable_1);
<P><A NAME="MB1_q_b[1]_clock_0">MB1_q_b[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[1]_clock_1">MB1_q_b[1]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[1]_clock_enable_0">MB1_q_b[1]_clock_enable_0</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[1]_clock_enable_1">MB1_q_b[1]_clock_enable_1</A> = <A HREF="#V1L82">V1L82</A>;
<P><A NAME="MB1_q_b[1]_PORT_B_data_out">MB1_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB1_q_b[1]_PORT_A_data_in_reg">MB1_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#MB1_q_b[1]_PORT_A_address_reg">MB1_q_b[1]_PORT_A_address_reg</A>, <A HREF="#MB1_q_b[1]_PORT_B_address_reg">MB1_q_b[1]_PORT_B_address_reg</A>, <A HREF="#MB1_q_b[1]_PORT_A_write_enable_reg">MB1_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB1_q_b[1]_PORT_B_read_enable_reg">MB1_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB1_q_b[1]_clock_0">MB1_q_b[1]_clock_0</A>, <A HREF="#MB1_q_b[1]_clock_1">MB1_q_b[1]_clock_1</A>, <A HREF="#MB1_q_b[1]_clock_enable_0">MB1_q_b[1]_clock_enable_0</A>, <A HREF="#MB1_q_b[1]_clock_enable_1">MB1_q_b[1]_clock_enable_1</A>, , , , );
<P><A NAME="MB1_q_b[1]">MB1_q_b[1]</A> = <A HREF="#MB1_q_b[1]_PORT_B_data_out">MB1_q_b[1]_PORT_B_data_out</A>[0];


<P> --CB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
<P> --register power-up is low

<P><A NAME="CB1_count[5]">CB1_count[5]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_count[4]">CB1_count[4]</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --HD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[24]">HD1_break_readreg[24]</A> = DFFEAS(<A HREF="#UD1_jdo[24]">UD1_jdo[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[24]">SD1_MonDReg[24]</A> = DFFEAS(<A HREF="#UD1_jdo[27]">UD1_jdo[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[24]">DE1_q_a[24]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --VD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
<P> --register power-up is low

<P><A NAME="VD1_sr[6]">VD1_sr[6]</A> = DFFEAS(<A HREF="#VD1L76">VD1L76</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --HD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[4]">HD1_break_readreg[4]</A> = DFFEAS(<A HREF="#UD1_jdo[4]">UD1_jdo[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --VD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
<P> --register power-up is low

<P><A NAME="VD1_sr[29]">VD1_sr[29]</A> = DFFEAS(<A HREF="#VD1L77">VD1L77</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --VD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
<P> --register power-up is low

<P><A NAME="VD1_sr[30]">VD1_sr[30]</A> = DFFEAS(<A HREF="#VD1L78">VD1L78</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --VD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
<P> --register power-up is low

<P><A NAME="VD1_sr[32]">VD1_sr[32]</A> = DFFEAS(<A HREF="#VD1L82">VD1L82</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --HD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[25]">HD1_break_readreg[25]</A> = DFFEAS(<A HREF="#UD1_jdo[25]">UD1_jdo[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[25]">SD1_MonDReg[25]</A> = DFFEAS(<A HREF="#UD1_jdo[28]">UD1_jdo[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[25]">DE1_q_a[25]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --HD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[27]">HD1_break_readreg[27]</A> = DFFEAS(<A HREF="#UD1_jdo[27]">UD1_jdo[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[27]">SD1_MonDReg[27]</A> = DFFEAS(<A HREF="#UD1_jdo[30]">UD1_jdo[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[27]">DE1_q_a[27]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --HD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[26]">HD1_break_readreg[26]</A> = DFFEAS(<A HREF="#UD1_jdo[26]">UD1_jdo[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[26]">SD1_MonDReg[26]</A> = DFFEAS(<A HREF="#UD1_jdo[29]">UD1_jdo[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[26]">DE1_q_a[26]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --TB2_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[0]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[0]">TB2_data_reg[0]</A> = DFFEAS(<A HREF="#YC1_d_writedata[16]">YC1_d_writedata[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --NB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
<P><A NAME="NB4_counter_comb_bita0_adder_eqn">NB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="NB4_counter_comb_bita0">NB4_counter_comb_bita0</A> = SUM(<A HREF="#NB4_counter_comb_bita0_adder_eqn">NB4_counter_comb_bita0_adder_eqn</A>);

<P> --NB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
<P><A NAME="NB4L3_adder_eqn">NB4L3_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="NB4L3">NB4L3</A> = CARRY(<A HREF="#NB4L3_adder_eqn">NB4L3_adder_eqn</A>);


<P> --NB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
<P><A NAME="NB4_counter_comb_bita1_adder_eqn">NB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#NB4L3">NB4L3</A> );
<P><A NAME="NB4_counter_comb_bita1">NB4_counter_comb_bita1</A> = SUM(<A HREF="#NB4_counter_comb_bita1_adder_eqn">NB4_counter_comb_bita1_adder_eqn</A>);

<P> --NB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
<P><A NAME="NB4L7_adder_eqn">NB4L7_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#NB4L3">NB4L3</A> );
<P><A NAME="NB4L7">NB4L7</A> = CARRY(<A HREF="#NB4L7_adder_eqn">NB4L7_adder_eqn</A>);


<P> --NB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
<P><A NAME="NB4_counter_comb_bita2_adder_eqn">NB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#NB4L7">NB4L7</A> );
<P><A NAME="NB4_counter_comb_bita2">NB4_counter_comb_bita2</A> = SUM(<A HREF="#NB4_counter_comb_bita2_adder_eqn">NB4_counter_comb_bita2_adder_eqn</A>);

<P> --NB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
<P><A NAME="NB4L11_adder_eqn">NB4L11_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#NB4L7">NB4L7</A> );
<P><A NAME="NB4L11">NB4L11</A> = CARRY(<A HREF="#NB4L11_adder_eqn">NB4L11_adder_eqn</A>);


<P> --NB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
<P><A NAME="NB4_counter_comb_bita3_adder_eqn">NB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#NB4L11">NB4L11</A> );
<P><A NAME="NB4_counter_comb_bita3">NB4_counter_comb_bita3</A> = SUM(<A HREF="#NB4_counter_comb_bita3_adder_eqn">NB4_counter_comb_bita3_adder_eqn</A>);

<P> --NB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
<P><A NAME="NB4L15_adder_eqn">NB4L15_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#NB4L11">NB4L11</A> );
<P><A NAME="NB4L15">NB4L15</A> = CARRY(<A HREF="#NB4L15_adder_eqn">NB4L15_adder_eqn</A>);


<P> --NB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
<P><A NAME="NB4_counter_comb_bita4_adder_eqn">NB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#NB4L15">NB4L15</A> );
<P><A NAME="NB4_counter_comb_bita4">NB4_counter_comb_bita4</A> = SUM(<A HREF="#NB4_counter_comb_bita4_adder_eqn">NB4_counter_comb_bita4_adder_eqn</A>);

<P> --NB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
<P><A NAME="NB4L19_adder_eqn">NB4L19_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#NB4L15">NB4L15</A> );
<P><A NAME="NB4L19">NB4L19</A> = CARRY(<A HREF="#NB4L19_adder_eqn">NB4L19_adder_eqn</A>);


<P> --NB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
<P><A NAME="NB4_counter_comb_bita5_adder_eqn">NB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#NB4_counter_reg_bit[5]">NB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#NB4L19">NB4L19</A> );
<P><A NAME="NB4_counter_comb_bita5">NB4_counter_comb_bita5</A> = SUM(<A HREF="#NB4_counter_comb_bita5_adder_eqn">NB4_counter_comb_bita5_adder_eqn</A>);


<P> --NB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
<P><A NAME="NB3_counter_comb_bita0_adder_eqn">NB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="NB3_counter_comb_bita0">NB3_counter_comb_bita0</A> = SUM(<A HREF="#NB3_counter_comb_bita0_adder_eqn">NB3_counter_comb_bita0_adder_eqn</A>);

<P> --NB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
<P><A NAME="NB3L3_adder_eqn">NB3L3_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="NB3L3">NB3L3</A> = CARRY(<A HREF="#NB3L3_adder_eqn">NB3L3_adder_eqn</A>);


<P> --NB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
<P><A NAME="NB3_counter_comb_bita1_adder_eqn">NB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#NB3L3">NB3L3</A> );
<P><A NAME="NB3_counter_comb_bita1">NB3_counter_comb_bita1</A> = SUM(<A HREF="#NB3_counter_comb_bita1_adder_eqn">NB3_counter_comb_bita1_adder_eqn</A>);

<P> --NB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
<P><A NAME="NB3L7_adder_eqn">NB3L7_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#NB3L3">NB3L3</A> );
<P><A NAME="NB3L7">NB3L7</A> = CARRY(<A HREF="#NB3L7_adder_eqn">NB3L7_adder_eqn</A>);


<P> --NB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
<P><A NAME="NB3_counter_comb_bita2_adder_eqn">NB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#NB3L7">NB3L7</A> );
<P><A NAME="NB3_counter_comb_bita2">NB3_counter_comb_bita2</A> = SUM(<A HREF="#NB3_counter_comb_bita2_adder_eqn">NB3_counter_comb_bita2_adder_eqn</A>);

<P> --NB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
<P><A NAME="NB3L11_adder_eqn">NB3L11_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#NB3L7">NB3L7</A> );
<P><A NAME="NB3L11">NB3L11</A> = CARRY(<A HREF="#NB3L11_adder_eqn">NB3L11_adder_eqn</A>);


<P> --NB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
<P><A NAME="NB3_counter_comb_bita3_adder_eqn">NB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#NB3L11">NB3L11</A> );
<P><A NAME="NB3_counter_comb_bita3">NB3_counter_comb_bita3</A> = SUM(<A HREF="#NB3_counter_comb_bita3_adder_eqn">NB3_counter_comb_bita3_adder_eqn</A>);

<P> --NB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
<P><A NAME="NB3L15_adder_eqn">NB3L15_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#NB3L11">NB3L11</A> );
<P><A NAME="NB3L15">NB3L15</A> = CARRY(<A HREF="#NB3L15_adder_eqn">NB3L15_adder_eqn</A>);


<P> --NB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
<P><A NAME="NB3_counter_comb_bita4_adder_eqn">NB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#NB3L15">NB3L15</A> );
<P><A NAME="NB3_counter_comb_bita4">NB3_counter_comb_bita4</A> = SUM(<A HREF="#NB3_counter_comb_bita4_adder_eqn">NB3_counter_comb_bita4_adder_eqn</A>);

<P> --NB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
<P><A NAME="NB3L19_adder_eqn">NB3L19_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#NB3L15">NB3L15</A> );
<P><A NAME="NB3L19">NB3L19</A> = CARRY(<A HREF="#NB3L19_adder_eqn">NB3L19_adder_eqn</A>);


<P> --NB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
<P><A NAME="NB3_counter_comb_bita5_adder_eqn">NB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#NB3_counter_reg_bit[5]">NB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#NB3L19">NB3L19</A> );
<P><A NAME="NB3_counter_comb_bita5">NB3_counter_comb_bita5</A> = SUM(<A HREF="#NB3_counter_comb_bita5_adder_eqn">NB3_counter_comb_bita5_adder_eqn</A>);


<P> --YC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
<P><A NAME="YC1L146_adder_eqn">YC1L146_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[29]">YC1_E_src2[29]</A>) ) + ( <A HREF="#YC1_E_src1[29]">YC1_E_src1[29]</A> ) + ( <A HREF="#YC1L167">YC1L167</A> );
<P><A NAME="YC1L146">YC1L146</A> = SUM(<A HREF="#YC1L146_adder_eqn">YC1L146_adder_eqn</A>);

<P> --YC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
<P><A NAME="YC1L147_adder_eqn">YC1L147_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[29]">YC1_E_src2[29]</A>) ) + ( <A HREF="#YC1_E_src1[29]">YC1_E_src1[29]</A> ) + ( <A HREF="#YC1L167">YC1L167</A> );
<P><A NAME="YC1L147">YC1L147</A> = CARRY(<A HREF="#YC1L147_adder_eqn">YC1L147_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[26]">YC1_E_shift_rot_result[26]</A> = DFFEAS(<A HREF="#YC1L458">YC1L458</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[26]">YC1_E_src1[26]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
<P><A NAME="YC1L150_adder_eqn">YC1L150_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[26]">YC1_E_src2[26]</A>) ) + ( <A HREF="#YC1_E_src1[26]">YC1_E_src1[26]</A> ) + ( <A HREF="#YC1L155">YC1L155</A> );
<P><A NAME="YC1L150">YC1L150</A> = SUM(<A HREF="#YC1L150_adder_eqn">YC1L150_adder_eqn</A>);

<P> --YC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
<P><A NAME="YC1L151_adder_eqn">YC1L151_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[26]">YC1_E_src2[26]</A>) ) + ( <A HREF="#YC1_E_src1[26]">YC1_E_src1[26]</A> ) + ( <A HREF="#YC1L155">YC1L155</A> );
<P><A NAME="YC1L151">YC1L151</A> = CARRY(<A HREF="#YC1L151_adder_eqn">YC1L151_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[25]">YC1_E_shift_rot_result[25]</A> = DFFEAS(<A HREF="#YC1L457">YC1L457</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[25]">YC1_E_src1[25]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
<P><A NAME="YC1L154_adder_eqn">YC1L154_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[25]">YC1_E_src2[25]</A>) ) + ( <A HREF="#YC1_E_src1[25]">YC1_E_src1[25]</A> ) + ( <A HREF="#YC1L159">YC1L159</A> );
<P><A NAME="YC1L154">YC1L154</A> = SUM(<A HREF="#YC1L154_adder_eqn">YC1L154_adder_eqn</A>);

<P> --YC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
<P><A NAME="YC1L155_adder_eqn">YC1L155_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[25]">YC1_E_src2[25]</A>) ) + ( <A HREF="#YC1_E_src1[25]">YC1_E_src1[25]</A> ) + ( <A HREF="#YC1L159">YC1L159</A> );
<P><A NAME="YC1L155">YC1L155</A> = CARRY(<A HREF="#YC1L155_adder_eqn">YC1L155_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[24]">YC1_E_shift_rot_result[24]</A> = DFFEAS(<A HREF="#YC1L456">YC1L456</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[24]">YC1_E_src1[24]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
<P><A NAME="YC1L158_adder_eqn">YC1L158_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[24]">YC1_E_src2[24]</A>) ) + ( <A HREF="#YC1_E_src1[24]">YC1_E_src1[24]</A> ) + ( <A HREF="#YC1L163">YC1L163</A> );
<P><A NAME="YC1L158">YC1L158</A> = SUM(<A HREF="#YC1L158_adder_eqn">YC1L158_adder_eqn</A>);

<P> --YC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
<P><A NAME="YC1L159_adder_eqn">YC1L159_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[24]">YC1_E_src2[24]</A>) ) + ( <A HREF="#YC1_E_src1[24]">YC1_E_src1[24]</A> ) + ( <A HREF="#YC1L163">YC1L163</A> );
<P><A NAME="YC1L159">YC1L159</A> = CARRY(<A HREF="#YC1L159_adder_eqn">YC1L159_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[23]">YC1_E_shift_rot_result[23]</A> = DFFEAS(<A HREF="#YC1L455">YC1L455</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[23]">YC1_E_src1[23]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
<P><A NAME="YC1L162_adder_eqn">YC1L162_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[23]">YC1_E_src2[23]</A>) ) + ( <A HREF="#YC1_E_src1[23]">YC1_E_src1[23]</A> ) + ( <A HREF="#YC1L191">YC1L191</A> );
<P><A NAME="YC1L162">YC1L162</A> = SUM(<A HREF="#YC1L162_adder_eqn">YC1L162_adder_eqn</A>);

<P> --YC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
<P><A NAME="YC1L163_adder_eqn">YC1L163_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[23]">YC1_E_src2[23]</A>) ) + ( <A HREF="#YC1_E_src1[23]">YC1_E_src1[23]</A> ) + ( <A HREF="#YC1L191">YC1L191</A> );
<P><A NAME="YC1L163">YC1L163</A> = CARRY(<A HREF="#YC1L163_adder_eqn">YC1L163_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[29]">YC1_E_shift_rot_result[29]</A> = DFFEAS(<A HREF="#YC1L461">YC1L461</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[29]">YC1_E_src1[29]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[28]">YC1_E_shift_rot_result[28]</A> = DFFEAS(<A HREF="#YC1L460">YC1L460</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[28]">YC1_E_src1[28]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
<P><A NAME="YC1L166_adder_eqn">YC1L166_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[28]">YC1_E_src2[28]</A>) ) + ( <A HREF="#YC1_E_src1[28]">YC1_E_src1[28]</A> ) + ( <A HREF="#YC1L187">YC1L187</A> );
<P><A NAME="YC1L166">YC1L166</A> = SUM(<A HREF="#YC1L166_adder_eqn">YC1L166_adder_eqn</A>);

<P> --YC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
<P><A NAME="YC1L167_adder_eqn">YC1L167_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[28]">YC1_E_src2[28]</A>) ) + ( <A HREF="#YC1_E_src1[28]">YC1_E_src1[28]</A> ) + ( <A HREF="#YC1L187">YC1L187</A> );
<P><A NAME="YC1L167">YC1L167</A> = CARRY(<A HREF="#YC1L167_adder_eqn">YC1L167_adder_eqn</A>);


<P> --YC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
<P><A NAME="YC1L170_adder_eqn">YC1L170_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[20]">YC1_E_src2[20]</A>) ) + ( <A HREF="#YC1_E_src1[20]">YC1_E_src1[20]</A> ) + ( <A HREF="#YC1L175">YC1L175</A> );
<P><A NAME="YC1L170">YC1L170</A> = SUM(<A HREF="#YC1L170_adder_eqn">YC1L170_adder_eqn</A>);

<P> --YC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
<P><A NAME="YC1L171_adder_eqn">YC1L171_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[20]">YC1_E_src2[20]</A>) ) + ( <A HREF="#YC1_E_src1[20]">YC1_E_src1[20]</A> ) + ( <A HREF="#YC1L175">YC1L175</A> );
<P><A NAME="YC1L171">YC1L171</A> = CARRY(<A HREF="#YC1L171_adder_eqn">YC1L171_adder_eqn</A>);


<P> --YC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
<P><A NAME="YC1L174_adder_eqn">YC1L174_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[19]">YC1_E_src2[19]</A>) ) + ( <A HREF="#YC1_E_src1[19]">YC1_E_src1[19]</A> ) + ( <A HREF="#YC1L179">YC1L179</A> );
<P><A NAME="YC1L174">YC1L174</A> = SUM(<A HREF="#YC1L174_adder_eqn">YC1L174_adder_eqn</A>);

<P> --YC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
<P><A NAME="YC1L175_adder_eqn">YC1L175_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[19]">YC1_E_src2[19]</A>) ) + ( <A HREF="#YC1_E_src1[19]">YC1_E_src1[19]</A> ) + ( <A HREF="#YC1L179">YC1L179</A> );
<P><A NAME="YC1L175">YC1L175</A> = CARRY(<A HREF="#YC1L175_adder_eqn">YC1L175_adder_eqn</A>);


<P> --YC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
<P><A NAME="YC1L178_adder_eqn">YC1L178_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[18]">YC1_E_src2[18]</A>) ) + ( <A HREF="#YC1_E_src1[18]">YC1_E_src1[18]</A> ) + ( <A HREF="#YC1L183">YC1L183</A> );
<P><A NAME="YC1L178">YC1L178</A> = SUM(<A HREF="#YC1L178_adder_eqn">YC1L178_adder_eqn</A>);

<P> --YC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
<P><A NAME="YC1L179_adder_eqn">YC1L179_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[18]">YC1_E_src2[18]</A>) ) + ( <A HREF="#YC1_E_src1[18]">YC1_E_src1[18]</A> ) + ( <A HREF="#YC1L183">YC1L183</A> );
<P><A NAME="YC1L179">YC1L179</A> = CARRY(<A HREF="#YC1L179_adder_eqn">YC1L179_adder_eqn</A>);


<P> --YC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
<P><A NAME="YC1L182_adder_eqn">YC1L182_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[17]">YC1_E_src2[17]</A>) ) + ( <A HREF="#YC1_E_src1[17]">YC1_E_src1[17]</A> ) + ( <A HREF="#YC1L111">YC1L111</A> );
<P><A NAME="YC1L182">YC1L182</A> = SUM(<A HREF="#YC1L182_adder_eqn">YC1L182_adder_eqn</A>);

<P> --YC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
<P><A NAME="YC1L183_adder_eqn">YC1L183_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[17]">YC1_E_src2[17]</A>) ) + ( <A HREF="#YC1_E_src1[17]">YC1_E_src1[17]</A> ) + ( <A HREF="#YC1L111">YC1L111</A> );
<P><A NAME="YC1L183">YC1L183</A> = CARRY(<A HREF="#YC1L183_adder_eqn">YC1L183_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[27]">YC1_E_shift_rot_result[27]</A> = DFFEAS(<A HREF="#YC1L459">YC1L459</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[27]">YC1_E_src1[27]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
<P><A NAME="YC1L186_adder_eqn">YC1L186_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[27]">YC1_E_src2[27]</A>) ) + ( <A HREF="#YC1_E_src1[27]">YC1_E_src1[27]</A> ) + ( <A HREF="#YC1L151">YC1L151</A> );
<P><A NAME="YC1L186">YC1L186</A> = SUM(<A HREF="#YC1L186_adder_eqn">YC1L186_adder_eqn</A>);

<P> --YC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
<P><A NAME="YC1L187_adder_eqn">YC1L187_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[27]">YC1_E_src2[27]</A>) ) + ( <A HREF="#YC1_E_src1[27]">YC1_E_src1[27]</A> ) + ( <A HREF="#YC1L151">YC1L151</A> );
<P><A NAME="YC1L187">YC1L187</A> = CARRY(<A HREF="#YC1L187_adder_eqn">YC1L187_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[22]">YC1_E_shift_rot_result[22]</A> = DFFEAS(<A HREF="#YC1L454">YC1L454</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[22]">YC1_E_src1[22]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
<P><A NAME="YC1L190_adder_eqn">YC1L190_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[22]">YC1_E_src2[22]</A>) ) + ( <A HREF="#YC1_E_src1[22]">YC1_E_src1[22]</A> ) + ( <A HREF="#YC1L195">YC1L195</A> );
<P><A NAME="YC1L190">YC1L190</A> = SUM(<A HREF="#YC1L190_adder_eqn">YC1L190_adder_eqn</A>);

<P> --YC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
<P><A NAME="YC1L191_adder_eqn">YC1L191_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[22]">YC1_E_src2[22]</A>) ) + ( <A HREF="#YC1_E_src1[22]">YC1_E_src1[22]</A> ) + ( <A HREF="#YC1L195">YC1L195</A> );
<P><A NAME="YC1L191">YC1L191</A> = CARRY(<A HREF="#YC1L191_adder_eqn">YC1L191_adder_eqn</A>);


<P> --YC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
<P> --register power-up is low

<P><A NAME="YC1_E_shift_rot_result[21]">YC1_E_shift_rot_result[21]</A> = DFFEAS(<A HREF="#YC1L453">YC1L453</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_E_src1[21]">YC1_E_src1[21]</A>,  ,  , <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>);


<P> --YC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
<P><A NAME="YC1L194_adder_eqn">YC1L194_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[21]">YC1_E_src2[21]</A>) ) + ( <A HREF="#YC1_E_src1[21]">YC1_E_src1[21]</A> ) + ( <A HREF="#YC1L171">YC1L171</A> );
<P><A NAME="YC1L194">YC1L194</A> = SUM(<A HREF="#YC1L194_adder_eqn">YC1L194_adder_eqn</A>);

<P> --YC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
<P><A NAME="YC1L195_adder_eqn">YC1L195_adder_eqn</A> = ( !<A HREF="#YC1_E_alu_sub">YC1_E_alu_sub</A> $ (!<A HREF="#YC1_E_src2[21]">YC1_E_src2[21]</A>) ) + ( <A HREF="#YC1_E_src1[21]">YC1_E_src1[21]</A> ) + ( <A HREF="#YC1L171">YC1L171</A> );
<P><A NAME="YC1L195">YC1L195</A> = CARRY(<A HREF="#YC1L195_adder_eqn">YC1L195_adder_eqn</A>);


<P> --SD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[22]">SD1_MonDReg[22]</A> = DFFEAS(<A HREF="#UD1_jdo[25]">UD1_jdo[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[22]">DE1_q_a[22]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --SD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[23]">SD1_MonDReg[23]</A> = DFFEAS(<A HREF="#UD1_jdo[26]">UD1_jdo[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[23]">DE1_q_a[23]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --HD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[17]">HD1_break_readreg[17]</A> = DFFEAS(<A HREF="#UD1_jdo[17]">UD1_jdo[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[17]">SD1_MonDReg[17]</A> = DFFEAS(<A HREF="#UD1_jdo[20]">UD1_jdo[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[17]">DE1_q_a[17]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --SD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[11]">SD1_MonDReg[11]</A> = DFFEAS(<A HREF="#UD1_jdo[14]">UD1_jdo[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[11]">DE1_q_a[11]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --SD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[13]">SD1_MonDReg[13]</A> = DFFEAS(<A HREF="#UD1_jdo[16]">UD1_jdo[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[13]">DE1_q_a[13]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --SD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[14]">SD1_MonDReg[14]</A> = DFFEAS(<A HREF="#UD1_jdo[17]">UD1_jdo[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[14]">DE1_q_a[14]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --SD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[15]">SD1_MonDReg[15]</A> = DFFEAS(<A HREF="#UD1_jdo[18]">UD1_jdo[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[15]">DE1_q_a[15]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --DE1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[27]_PORT_A_data_in">DE1_q_a[27]_PORT_A_data_in</A> = <A HREF="#SD1L155">SD1L155</A>;
<P><A NAME="DE1_q_a[27]_PORT_A_data_in_reg">DE1_q_a[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[27]_PORT_A_data_in">DE1_q_a[27]_PORT_A_data_in</A>, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
<P><A NAME="DE1_q_a[27]_PORT_A_address">DE1_q_a[27]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[27]_PORT_A_address_reg">DE1_q_a[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[27]_PORT_A_address">DE1_q_a[27]_PORT_A_address</A>, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
<P><A NAME="DE1_q_a[27]_PORT_A_write_enable">DE1_q_a[27]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[27]_PORT_A_write_enable_reg">DE1_q_a[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[27]_PORT_A_write_enable">DE1_q_a[27]_PORT_A_write_enable</A>, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
<P><A NAME="DE1_q_a[27]_PORT_A_read_enable">DE1_q_a[27]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[27]_PORT_A_read_enable_reg">DE1_q_a[27]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[27]_PORT_A_read_enable">DE1_q_a[27]_PORT_A_read_enable</A>, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
<P><A NAME="DE1_q_a[27]_PORT_A_byte_mask">DE1_q_a[27]_PORT_A_byte_mask</A> = <A HREF="#SD1L126">SD1L126</A>;
<P><A NAME="DE1_q_a[27]_PORT_A_byte_mask_reg">DE1_q_a[27]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[27]_PORT_A_byte_mask">DE1_q_a[27]_PORT_A_byte_mask</A>, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
<P><A NAME="DE1_q_a[27]_clock_0">DE1_q_a[27]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[27]_clock_enable_0">DE1_q_a[27]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[27]_PORT_A_data_out">DE1_q_a[27]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[27]_PORT_A_data_in_reg">DE1_q_a[27]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[27]_PORT_A_address_reg">DE1_q_a[27]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[27]_PORT_A_write_enable_reg">DE1_q_a[27]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[27]_PORT_A_read_enable_reg">DE1_q_a[27]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[27]_PORT_A_byte_mask_reg">DE1_q_a[27]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[27]_clock_0">DE1_q_a[27]_clock_0</A>, , <A HREF="#DE1_q_a[27]_clock_enable_0">DE1_q_a[27]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[27]">DE1_q_a[27]</A> = <A HREF="#DE1_q_a[27]_PORT_A_data_out">DE1_q_a[27]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[28]_PORT_A_data_in">DE1_q_a[28]_PORT_A_data_in</A> = <A HREF="#SD1L156">SD1L156</A>;
<P><A NAME="DE1_q_a[28]_PORT_A_data_in_reg">DE1_q_a[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[28]_PORT_A_data_in">DE1_q_a[28]_PORT_A_data_in</A>, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
<P><A NAME="DE1_q_a[28]_PORT_A_address">DE1_q_a[28]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[28]_PORT_A_address_reg">DE1_q_a[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[28]_PORT_A_address">DE1_q_a[28]_PORT_A_address</A>, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
<P><A NAME="DE1_q_a[28]_PORT_A_write_enable">DE1_q_a[28]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[28]_PORT_A_write_enable_reg">DE1_q_a[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[28]_PORT_A_write_enable">DE1_q_a[28]_PORT_A_write_enable</A>, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
<P><A NAME="DE1_q_a[28]_PORT_A_read_enable">DE1_q_a[28]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[28]_PORT_A_read_enable_reg">DE1_q_a[28]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[28]_PORT_A_read_enable">DE1_q_a[28]_PORT_A_read_enable</A>, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
<P><A NAME="DE1_q_a[28]_PORT_A_byte_mask">DE1_q_a[28]_PORT_A_byte_mask</A> = <A HREF="#SD1L126">SD1L126</A>;
<P><A NAME="DE1_q_a[28]_PORT_A_byte_mask_reg">DE1_q_a[28]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[28]_PORT_A_byte_mask">DE1_q_a[28]_PORT_A_byte_mask</A>, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
<P><A NAME="DE1_q_a[28]_clock_0">DE1_q_a[28]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[28]_clock_enable_0">DE1_q_a[28]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[28]_PORT_A_data_out">DE1_q_a[28]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[28]_PORT_A_data_in_reg">DE1_q_a[28]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[28]_PORT_A_address_reg">DE1_q_a[28]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[28]_PORT_A_write_enable_reg">DE1_q_a[28]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[28]_PORT_A_read_enable_reg">DE1_q_a[28]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[28]_PORT_A_byte_mask_reg">DE1_q_a[28]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[28]_clock_0">DE1_q_a[28]_clock_0</A>, , <A HREF="#DE1_q_a[28]_clock_enable_0">DE1_q_a[28]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[28]">DE1_q_a[28]</A> = <A HREF="#DE1_q_a[28]_PORT_A_data_out">DE1_q_a[28]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[29]_PORT_A_data_in">DE1_q_a[29]_PORT_A_data_in</A> = <A HREF="#SD1L157">SD1L157</A>;
<P><A NAME="DE1_q_a[29]_PORT_A_data_in_reg">DE1_q_a[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[29]_PORT_A_data_in">DE1_q_a[29]_PORT_A_data_in</A>, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
<P><A NAME="DE1_q_a[29]_PORT_A_address">DE1_q_a[29]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[29]_PORT_A_address_reg">DE1_q_a[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[29]_PORT_A_address">DE1_q_a[29]_PORT_A_address</A>, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
<P><A NAME="DE1_q_a[29]_PORT_A_write_enable">DE1_q_a[29]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[29]_PORT_A_write_enable_reg">DE1_q_a[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[29]_PORT_A_write_enable">DE1_q_a[29]_PORT_A_write_enable</A>, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
<P><A NAME="DE1_q_a[29]_PORT_A_read_enable">DE1_q_a[29]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[29]_PORT_A_read_enable_reg">DE1_q_a[29]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[29]_PORT_A_read_enable">DE1_q_a[29]_PORT_A_read_enable</A>, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
<P><A NAME="DE1_q_a[29]_PORT_A_byte_mask">DE1_q_a[29]_PORT_A_byte_mask</A> = <A HREF="#SD1L126">SD1L126</A>;
<P><A NAME="DE1_q_a[29]_PORT_A_byte_mask_reg">DE1_q_a[29]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[29]_PORT_A_byte_mask">DE1_q_a[29]_PORT_A_byte_mask</A>, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
<P><A NAME="DE1_q_a[29]_clock_0">DE1_q_a[29]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[29]_clock_enable_0">DE1_q_a[29]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[29]_PORT_A_data_out">DE1_q_a[29]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[29]_PORT_A_data_in_reg">DE1_q_a[29]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[29]_PORT_A_address_reg">DE1_q_a[29]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[29]_PORT_A_write_enable_reg">DE1_q_a[29]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[29]_PORT_A_read_enable_reg">DE1_q_a[29]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[29]_PORT_A_byte_mask_reg">DE1_q_a[29]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[29]_clock_0">DE1_q_a[29]_clock_0</A>, , <A HREF="#DE1_q_a[29]_clock_enable_0">DE1_q_a[29]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[29]">DE1_q_a[29]</A> = <A HREF="#DE1_q_a[29]_PORT_A_data_out">DE1_q_a[29]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[30]_PORT_A_data_in">DE1_q_a[30]_PORT_A_data_in</A> = <A HREF="#SD1L158">SD1L158</A>;
<P><A NAME="DE1_q_a[30]_PORT_A_data_in_reg">DE1_q_a[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[30]_PORT_A_data_in">DE1_q_a[30]_PORT_A_data_in</A>, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
<P><A NAME="DE1_q_a[30]_PORT_A_address">DE1_q_a[30]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[30]_PORT_A_address_reg">DE1_q_a[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[30]_PORT_A_address">DE1_q_a[30]_PORT_A_address</A>, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
<P><A NAME="DE1_q_a[30]_PORT_A_write_enable">DE1_q_a[30]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[30]_PORT_A_write_enable_reg">DE1_q_a[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[30]_PORT_A_write_enable">DE1_q_a[30]_PORT_A_write_enable</A>, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
<P><A NAME="DE1_q_a[30]_PORT_A_read_enable">DE1_q_a[30]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[30]_PORT_A_read_enable_reg">DE1_q_a[30]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[30]_PORT_A_read_enable">DE1_q_a[30]_PORT_A_read_enable</A>, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
<P><A NAME="DE1_q_a[30]_PORT_A_byte_mask">DE1_q_a[30]_PORT_A_byte_mask</A> = <A HREF="#SD1L126">SD1L126</A>;
<P><A NAME="DE1_q_a[30]_PORT_A_byte_mask_reg">DE1_q_a[30]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[30]_PORT_A_byte_mask">DE1_q_a[30]_PORT_A_byte_mask</A>, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
<P><A NAME="DE1_q_a[30]_clock_0">DE1_q_a[30]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[30]_clock_enable_0">DE1_q_a[30]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[30]_PORT_A_data_out">DE1_q_a[30]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[30]_PORT_A_data_in_reg">DE1_q_a[30]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[30]_PORT_A_address_reg">DE1_q_a[30]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[30]_PORT_A_write_enable_reg">DE1_q_a[30]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[30]_PORT_A_read_enable_reg">DE1_q_a[30]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[30]_PORT_A_byte_mask_reg">DE1_q_a[30]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[30]_clock_0">DE1_q_a[30]_clock_0</A>, , <A HREF="#DE1_q_a[30]_clock_enable_0">DE1_q_a[30]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[30]">DE1_q_a[30]</A> = <A HREF="#DE1_q_a[30]_PORT_A_data_out">DE1_q_a[30]_PORT_A_data_out</A>[0];


<P> --DE1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DE1_q_a[31]_PORT_A_data_in">DE1_q_a[31]_PORT_A_data_in</A> = <A HREF="#SD1L159">SD1L159</A>;
<P><A NAME="DE1_q_a[31]_PORT_A_data_in_reg">DE1_q_a[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_a[31]_PORT_A_data_in">DE1_q_a[31]_PORT_A_data_in</A>, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
<P><A NAME="DE1_q_a[31]_PORT_A_address">DE1_q_a[31]_PORT_A_address</A> = BUS(<A HREF="#SD1L115">SD1L115</A>, <A HREF="#SD1L116">SD1L116</A>, <A HREF="#SD1L117">SD1L117</A>, <A HREF="#SD1L118">SD1L118</A>, <A HREF="#SD1L119">SD1L119</A>, <A HREF="#SD1L120">SD1L120</A>, <A HREF="#SD1L121">SD1L121</A>, <A HREF="#SD1L122">SD1L122</A>);
<P><A NAME="DE1_q_a[31]_PORT_A_address_reg">DE1_q_a[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_a[31]_PORT_A_address">DE1_q_a[31]_PORT_A_address</A>, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
<P><A NAME="DE1_q_a[31]_PORT_A_write_enable">DE1_q_a[31]_PORT_A_write_enable</A> = <A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[31]_PORT_A_write_enable_reg">DE1_q_a[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[31]_PORT_A_write_enable">DE1_q_a[31]_PORT_A_write_enable</A>, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
<P><A NAME="DE1_q_a[31]_PORT_A_read_enable">DE1_q_a[31]_PORT_A_read_enable</A> = !<A HREF="#SD1L161">SD1L161</A>;
<P><A NAME="DE1_q_a[31]_PORT_A_read_enable_reg">DE1_q_a[31]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_a[31]_PORT_A_read_enable">DE1_q_a[31]_PORT_A_read_enable</A>, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
<P><A NAME="DE1_q_a[31]_PORT_A_byte_mask">DE1_q_a[31]_PORT_A_byte_mask</A> = <A HREF="#SD1L126">SD1L126</A>;
<P><A NAME="DE1_q_a[31]_PORT_A_byte_mask_reg">DE1_q_a[31]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DE1_q_a[31]_PORT_A_byte_mask">DE1_q_a[31]_PORT_A_byte_mask</A>, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
<P><A NAME="DE1_q_a[31]_clock_0">DE1_q_a[31]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="DE1_q_a[31]_clock_enable_0">DE1_q_a[31]_clock_enable_0</A> = <A HREF="#SD1_ociram_reset_req">SD1_ociram_reset_req</A>;
<P><A NAME="DE1_q_a[31]_PORT_A_data_out">DE1_q_a[31]_PORT_A_data_out</A> = MEMORY(<A HREF="#DE1_q_a[31]_PORT_A_data_in_reg">DE1_q_a[31]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_a[31]_PORT_A_address_reg">DE1_q_a[31]_PORT_A_address_reg</A>, , <A HREF="#DE1_q_a[31]_PORT_A_write_enable_reg">DE1_q_a[31]_PORT_A_write_enable_reg</A>, <A HREF="#DE1_q_a[31]_PORT_A_read_enable_reg">DE1_q_a[31]_PORT_A_read_enable_reg</A>, , , <A HREF="#DE1_q_a[31]_PORT_A_byte_mask_reg">DE1_q_a[31]_PORT_A_byte_mask_reg</A>, , <A HREF="#DE1_q_a[31]_clock_0">DE1_q_a[31]_clock_0</A>, , <A HREF="#DE1_q_a[31]_clock_enable_0">DE1_q_a[31]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_a[31]">DE1_q_a[31]</A> = <A HREF="#DE1_q_a[31]_PORT_A_data_out">DE1_q_a[31]_PORT_A_data_out</A>[0];


<P> --SD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[10]">SD1_MonDReg[10]</A> = DFFEAS(<A HREF="#UD1_jdo[13]">UD1_jdo[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[10]">DE1_q_a[10]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --T1_write_data[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[10]
<P> --register power-up is low

<P><A NAME="T1_write_data[10]">T1_write_data[10]</A> = DFFEAS(<A HREF="#TB2_data_reg[10]">TB2_data_reg[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[10]">YC1_d_writedata[10]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --V1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
<P><A NAME="V1L38_adder_eqn">V1L38_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#V1L35">V1L35</A> );
<P><A NAME="V1L38">V1L38</A> = SUM(<A HREF="#V1L38_adder_eqn">V1L38_adder_eqn</A>);

<P> --V1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
<P><A NAME="V1L39_adder_eqn">V1L39_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#V1L35">V1L35</A> );
<P><A NAME="V1L39">V1L39</A> = CARRY(<A HREF="#V1L39_adder_eqn">V1L39_adder_eqn</A>);


<P> --T1_write_data[12] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[12]
<P> --register power-up is low

<P><A NAME="T1_write_data[12]">T1_write_data[12]</A> = DFFEAS(<A HREF="#TB2_data_reg[12]">TB2_data_reg[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[12]">YC1_d_writedata[12]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --V1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
<P><A NAME="V1L42_adder_eqn">V1L42_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#V1L47">V1L47</A> );
<P><A NAME="V1L42">V1L42</A> = SUM(<A HREF="#V1L42_adder_eqn">V1L42_adder_eqn</A>);

<P> --V1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
<P><A NAME="V1L43_adder_eqn">V1L43_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#V1L47">V1L47</A> );
<P><A NAME="V1L43">V1L43</A> = CARRY(<A HREF="#V1L43_adder_eqn">V1L43_adder_eqn</A>);


<P> --SD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[9]">SD1_MonDReg[9]</A> = DFFEAS(<A HREF="#UD1_jdo[12]">UD1_jdo[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[9]">DE1_q_a[9]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --T1_write_data[11] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[11]
<P> --register power-up is low

<P><A NAME="T1_write_data[11]">T1_write_data[11]</A> = DFFEAS(<A HREF="#TB2_data_reg[11]">TB2_data_reg[11]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[11]">YC1_d_writedata[11]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --V1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
<P><A NAME="V1L46_adder_eqn">V1L46_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#V1L39">V1L39</A> );
<P><A NAME="V1L46">V1L46</A> = SUM(<A HREF="#V1L46_adder_eqn">V1L46_adder_eqn</A>);

<P> --V1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
<P><A NAME="V1L47_adder_eqn">V1L47_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#V1L39">V1L39</A> );
<P><A NAME="V1L47">V1L47</A> = CARRY(<A HREF="#V1L47_adder_eqn">V1L47_adder_eqn</A>);


<P> --T1_write_data[13] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[13]
<P> --register power-up is low

<P><A NAME="T1_write_data[13]">T1_write_data[13]</A> = DFFEAS(<A HREF="#TB2_data_reg[13]">TB2_data_reg[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[13]">YC1_d_writedata[13]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --V1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
<P><A NAME="V1L50_adder_eqn">V1L50_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#V1L43">V1L43</A> );
<P><A NAME="V1L50">V1L50</A> = SUM(<A HREF="#V1L50_adder_eqn">V1L50_adder_eqn</A>);

<P> --V1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
<P><A NAME="V1L51_adder_eqn">V1L51_adder_eqn</A> = ( !<A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#V1L43">V1L43</A> );
<P><A NAME="V1L51">V1L51</A> = CARRY(<A HREF="#V1L51_adder_eqn">V1L51_adder_eqn</A>);


<P> --T1_write_data[14] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[14]
<P> --register power-up is low

<P><A NAME="T1_write_data[14]">T1_write_data[14]</A> = DFFEAS(<A HREF="#TB2_data_reg[14]">TB2_data_reg[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[14]">YC1_d_writedata[14]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --V1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
<P><A NAME="V1L54_adder_eqn">V1L54_adder_eqn</A> = ( !<A HREF="#LB1_b_full">LB1_b_full</A> ) + ( VCC ) + ( <A HREF="#V1L51">V1L51</A> );
<P><A NAME="V1L54">V1L54</A> = SUM(<A HREF="#V1L54_adder_eqn">V1L54_adder_eqn</A>);


<P> --T1_write_data[15] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[15]
<P> --register power-up is low

<P><A NAME="T1_write_data[15]">T1_write_data[15]</A> = DFFEAS(<A HREF="#TB2_data_reg[15]">TB2_data_reg[15]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#YC1_d_writedata[15]">YC1_d_writedata[15]</A>,  , <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, !<A HREF="#TB2_use_reg">TB2_use_reg</A>);


<P> --SD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[21]">SD1_MonDReg[21]</A> = DFFEAS(<A HREF="#UD1_jdo[24]">UD1_jdo[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[21]">DE1_q_a[21]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --SD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[6]">SD1_MonDReg[6]</A> = DFFEAS(<A HREF="#UD1_jdo[9]">UD1_jdo[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[6]">DE1_q_a[6]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --SD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[7]">SD1_MonDReg[7]</A> = DFFEAS(<A HREF="#UD1_jdo[10]">UD1_jdo[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[7]">DE1_q_a[7]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --TB2_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[1]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[1]">TB2_data_reg[1]</A> = DFFEAS(<A HREF="#YC1_d_writedata[17]">YC1_d_writedata[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[2]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[2]">TB2_data_reg[2]</A> = DFFEAS(<A HREF="#YC1_d_writedata[18]">YC1_d_writedata[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[3]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[3]">TB2_data_reg[3]</A> = DFFEAS(<A HREF="#YC1_d_writedata[19]">YC1_d_writedata[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[4]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[4]">TB2_data_reg[4]</A> = DFFEAS(<A HREF="#YC1_d_writedata[20]">YC1_d_writedata[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --CB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[8]">CB1_td_shift[8]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L79">CB1L79</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --TB2_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[5]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[5]">TB2_data_reg[5]</A> = DFFEAS(<A HREF="#YC1_d_writedata[21]">YC1_d_writedata[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[6]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[6]">TB2_data_reg[6]</A> = DFFEAS(<A HREF="#YC1_d_writedata[22]">YC1_d_writedata[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[7]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[7]">TB2_data_reg[7]</A> = DFFEAS(<A HREF="#YC1_d_writedata[23]">YC1_d_writedata[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[8]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[8]">TB2_data_reg[8]</A> = DFFEAS(<A HREF="#YC1_d_writedata[24]">YC1_d_writedata[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --VD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
<P> --register power-up is low

<P><A NAME="VD1_sr[23]">VD1_sr[23]</A> = DFFEAS(<A HREF="#VD1L84">VD1L84</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --HD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[21]">HD1_break_readreg[21]</A> = DFFEAS(<A HREF="#UD1_jdo[21]">UD1_jdo[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[18]">HD1_break_readreg[18]</A> = DFFEAS(<A HREF="#UD1_jdo[18]">UD1_jdo[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --TB2_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[9]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[9]">TB2_data_reg[9]</A> = DFFEAS(<A HREF="#YC1_d_writedata[25]">YC1_d_writedata[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --MB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB1_q_b[2]_PORT_A_data_in">MB1_q_b[2]_PORT_A_data_in</A> = <A HREF="#YC1_d_writedata[2]">YC1_d_writedata[2]</A>;
<P><A NAME="MB1_q_b[2]_PORT_A_data_in_reg">MB1_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB1_q_b[2]_PORT_A_data_in">MB1_q_b[2]_PORT_A_data_in</A>, MB1_q_b[2]_clock_0, , , );
<P><A NAME="MB1_q_b[2]_PORT_A_address">MB1_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A>, <A HREF="#NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A>, <A HREF="#NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A>, <A HREF="#NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A>, <A HREF="#NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A>, <A HREF="#NB2_counter_reg_bit[5]">NB2_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[2]_PORT_A_address_reg">MB1_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB1_q_b[2]_PORT_A_address">MB1_q_b[2]_PORT_A_address</A>, MB1_q_b[2]_clock_0, , , );
<P><A NAME="MB1_q_b[2]_PORT_B_address">MB1_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A>, <A HREF="#NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A>, <A HREF="#NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A>, <A HREF="#NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A>, <A HREF="#NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A>, <A HREF="#NB1_counter_reg_bit[5]">NB1_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[2]_PORT_B_address_reg">MB1_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB1_q_b[2]_PORT_B_address">MB1_q_b[2]_PORT_B_address</A>, MB1_q_b[2]_clock_1, , , MB1_q_b[2]_clock_enable_1);
<P><A NAME="MB1_q_b[2]_PORT_A_write_enable">MB1_q_b[2]_PORT_A_write_enable</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[2]_PORT_A_write_enable_reg">MB1_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[2]_PORT_A_write_enable">MB1_q_b[2]_PORT_A_write_enable</A>, MB1_q_b[2]_clock_0, , , );
<P><A NAME="MB1_q_b[2]_PORT_B_read_enable">MB1_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB1_q_b[2]_PORT_B_read_enable_reg">MB1_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[2]_PORT_B_read_enable">MB1_q_b[2]_PORT_B_read_enable</A>, MB1_q_b[2]_clock_1, , , MB1_q_b[2]_clock_enable_1);
<P><A NAME="MB1_q_b[2]_clock_0">MB1_q_b[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[2]_clock_1">MB1_q_b[2]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[2]_clock_enable_0">MB1_q_b[2]_clock_enable_0</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[2]_clock_enable_1">MB1_q_b[2]_clock_enable_1</A> = <A HREF="#V1L82">V1L82</A>;
<P><A NAME="MB1_q_b[2]_PORT_B_data_out">MB1_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB1_q_b[2]_PORT_A_data_in_reg">MB1_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#MB1_q_b[2]_PORT_A_address_reg">MB1_q_b[2]_PORT_A_address_reg</A>, <A HREF="#MB1_q_b[2]_PORT_B_address_reg">MB1_q_b[2]_PORT_B_address_reg</A>, <A HREF="#MB1_q_b[2]_PORT_A_write_enable_reg">MB1_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB1_q_b[2]_PORT_B_read_enable_reg">MB1_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB1_q_b[2]_clock_0">MB1_q_b[2]_clock_0</A>, <A HREF="#MB1_q_b[2]_clock_1">MB1_q_b[2]_clock_1</A>, <A HREF="#MB1_q_b[2]_clock_enable_0">MB1_q_b[2]_clock_enable_0</A>, <A HREF="#MB1_q_b[2]_clock_enable_1">MB1_q_b[2]_clock_enable_1</A>, , , , );
<P><A NAME="MB1_q_b[2]">MB1_q_b[2]</A> = <A HREF="#MB1_q_b[2]_PORT_B_data_out">MB1_q_b[2]_PORT_B_data_out</A>[0];


<P> --CB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
<P> --register power-up is low

<P><A NAME="CB1_count[4]">CB1_count[4]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_count[3]">CB1_count[3]</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --HD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[5]">HD1_break_readreg[5]</A> = DFFEAS(<A HREF="#UD1_jdo[5]">UD1_jdo[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[28]">HD1_break_readreg[28]</A> = DFFEAS(<A HREF="#UD1_jdo[28]">UD1_jdo[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[28]">SD1_MonDReg[28]</A> = DFFEAS(<A HREF="#UD1_jdo[31]">UD1_jdo[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[28]">DE1_q_a[28]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --HD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[29]">HD1_break_readreg[29]</A> = DFFEAS(<A HREF="#UD1_jdo[29]">UD1_jdo[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[30]">SD1_MonDReg[30]</A> = DFFEAS(<A HREF="#UD1_jdo[33]">UD1_jdo[33]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[30]">DE1_q_a[30]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --HD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[30]">HD1_break_readreg[30]</A> = DFFEAS(<A HREF="#UD1_jdo[30]">UD1_jdo[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[31]">HD1_break_readreg[31]</A> = DFFEAS(<A HREF="#UD1_jdo[31]">UD1_jdo[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[31]">SD1_MonDReg[31]</A> = DFFEAS(<A HREF="#UD1_jdo[34]">UD1_jdo[34]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>, <A HREF="#DE1_q_a[31]">DE1_q_a[31]</A>,  , <A HREF="#SD1L73">SD1L73</A>, !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>);


<P> --VD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
<P> --register power-up is low

<P><A NAME="VD1_sr[16]">VD1_sr[16]</A> = DFFEAS(<A HREF="#VD1L87">VD1L87</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --TB2_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[10]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[10]">TB2_data_reg[10]</A> = DFFEAS(<A HREF="#YC1_d_writedata[26]">YC1_d_writedata[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[12]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[12]">TB2_data_reg[12]</A> = DFFEAS(<A HREF="#YC1_d_writedata[28]">YC1_d_writedata[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[11]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[11]">TB2_data_reg[11]</A> = DFFEAS(<A HREF="#YC1_d_writedata[27]">YC1_d_writedata[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[13]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[13]">TB2_data_reg[13]</A> = DFFEAS(<A HREF="#YC1_d_writedata[29]">YC1_d_writedata[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[14]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[14]">TB2_data_reg[14]</A> = DFFEAS(<A HREF="#YC1_d_writedata[30]">YC1_d_writedata[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --TB2_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[15]
<P> --register power-up is low

<P><A NAME="TB2_data_reg[15]">TB2_data_reg[15]</A> = DFFEAS(<A HREF="#YC1_d_writedata[31]">YC1_d_writedata[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  , <A HREF="#TB2_use_reg">TB2_use_reg</A>,  );


<P> --VD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
<P> --register power-up is low

<P><A NAME="VD1_sr[24]">VD1_sr[24]</A> = DFFEAS(<A HREF="#VD1L88">VD1L88</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  , <A HREF="#VD1L34">VD1L34</A>,  );


<P> --HD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[22]">HD1_break_readreg[22]</A> = DFFEAS(<A HREF="#UD1_jdo[22]">UD1_jdo[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --MB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB1_q_b[3]_PORT_A_data_in">MB1_q_b[3]_PORT_A_data_in</A> = <A HREF="#YC1_d_writedata[3]">YC1_d_writedata[3]</A>;
<P><A NAME="MB1_q_b[3]_PORT_A_data_in_reg">MB1_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB1_q_b[3]_PORT_A_data_in">MB1_q_b[3]_PORT_A_data_in</A>, MB1_q_b[3]_clock_0, , , );
<P><A NAME="MB1_q_b[3]_PORT_A_address">MB1_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A>, <A HREF="#NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A>, <A HREF="#NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A>, <A HREF="#NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A>, <A HREF="#NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A>, <A HREF="#NB2_counter_reg_bit[5]">NB2_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[3]_PORT_A_address_reg">MB1_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB1_q_b[3]_PORT_A_address">MB1_q_b[3]_PORT_A_address</A>, MB1_q_b[3]_clock_0, , , );
<P><A NAME="MB1_q_b[3]_PORT_B_address">MB1_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A>, <A HREF="#NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A>, <A HREF="#NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A>, <A HREF="#NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A>, <A HREF="#NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A>, <A HREF="#NB1_counter_reg_bit[5]">NB1_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[3]_PORT_B_address_reg">MB1_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB1_q_b[3]_PORT_B_address">MB1_q_b[3]_PORT_B_address</A>, MB1_q_b[3]_clock_1, , , MB1_q_b[3]_clock_enable_1);
<P><A NAME="MB1_q_b[3]_PORT_A_write_enable">MB1_q_b[3]_PORT_A_write_enable</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[3]_PORT_A_write_enable_reg">MB1_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[3]_PORT_A_write_enable">MB1_q_b[3]_PORT_A_write_enable</A>, MB1_q_b[3]_clock_0, , , );
<P><A NAME="MB1_q_b[3]_PORT_B_read_enable">MB1_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB1_q_b[3]_PORT_B_read_enable_reg">MB1_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[3]_PORT_B_read_enable">MB1_q_b[3]_PORT_B_read_enable</A>, MB1_q_b[3]_clock_1, , , MB1_q_b[3]_clock_enable_1);
<P><A NAME="MB1_q_b[3]_clock_0">MB1_q_b[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[3]_clock_1">MB1_q_b[3]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[3]_clock_enable_0">MB1_q_b[3]_clock_enable_0</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[3]_clock_enable_1">MB1_q_b[3]_clock_enable_1</A> = <A HREF="#V1L82">V1L82</A>;
<P><A NAME="MB1_q_b[3]_PORT_B_data_out">MB1_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB1_q_b[3]_PORT_A_data_in_reg">MB1_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#MB1_q_b[3]_PORT_A_address_reg">MB1_q_b[3]_PORT_A_address_reg</A>, <A HREF="#MB1_q_b[3]_PORT_B_address_reg">MB1_q_b[3]_PORT_B_address_reg</A>, <A HREF="#MB1_q_b[3]_PORT_A_write_enable_reg">MB1_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB1_q_b[3]_PORT_B_read_enable_reg">MB1_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB1_q_b[3]_clock_0">MB1_q_b[3]_clock_0</A>, <A HREF="#MB1_q_b[3]_clock_1">MB1_q_b[3]_clock_1</A>, <A HREF="#MB1_q_b[3]_clock_enable_0">MB1_q_b[3]_clock_enable_0</A>, <A HREF="#MB1_q_b[3]_clock_enable_1">MB1_q_b[3]_clock_enable_1</A>, , , , );
<P><A NAME="MB1_q_b[3]">MB1_q_b[3]</A> = <A HREF="#MB1_q_b[3]_PORT_B_data_out">MB1_q_b[3]_PORT_B_data_out</A>[0];


<P> --CB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
<P> --register power-up is low

<P><A NAME="CB1_count[3]">CB1_count[3]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_count[2]">CB1_count[2]</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --VD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
<P> --register power-up is low

<P><A NAME="VD1_sr[8]">VD1_sr[8]</A> = DFFEAS(<A HREF="#VD1L89">VD1L89</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --HD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[6]">HD1_break_readreg[6]</A> = DFFEAS(<A HREF="#UD1_jdo[6]">UD1_jdo[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[15]">HD1_break_readreg[15]</A> = DFFEAS(<A HREF="#UD1_jdo[15]">UD1_jdo[15]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --VD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
<P> --register power-up is low

<P><A NAME="VD1_sr[14]">VD1_sr[14]</A> = DFFEAS(<A HREF="#VD1L90">VD1L90</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --VD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
<P> --register power-up is low

<P><A NAME="VD1_sr[11]">VD1_sr[11]</A> = DFFEAS(<A HREF="#VD1L93">VD1L93</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --VD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
<P> --register power-up is low

<P><A NAME="VD1_sr[13]">VD1_sr[13]</A> = DFFEAS(<A HREF="#VD1L94">VD1L94</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --VD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
<P> --register power-up is low

<P><A NAME="VD1_sr[12]">VD1_sr[12]</A> = DFFEAS(<A HREF="#VD1L95">VD1L95</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --VD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
<P> --register power-up is low

<P><A NAME="VD1_sr[9]">VD1_sr[9]</A> = DFFEAS(<A HREF="#VD1L96">VD1L96</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --VD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
<P> --register power-up is low

<P><A NAME="VD1_sr[10]">VD1_sr[10]</A> = DFFEAS(<A HREF="#VD1L97">VD1L97</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L21">VD1L21</A>,  ,  , <A HREF="#VD1L20">VD1L20</A>,  );


<P> --MB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB1_q_b[4]_PORT_A_data_in">MB1_q_b[4]_PORT_A_data_in</A> = <A HREF="#YC1_d_writedata[4]">YC1_d_writedata[4]</A>;
<P><A NAME="MB1_q_b[4]_PORT_A_data_in_reg">MB1_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB1_q_b[4]_PORT_A_data_in">MB1_q_b[4]_PORT_A_data_in</A>, MB1_q_b[4]_clock_0, , , );
<P><A NAME="MB1_q_b[4]_PORT_A_address">MB1_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A>, <A HREF="#NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A>, <A HREF="#NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A>, <A HREF="#NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A>, <A HREF="#NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A>, <A HREF="#NB2_counter_reg_bit[5]">NB2_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[4]_PORT_A_address_reg">MB1_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB1_q_b[4]_PORT_A_address">MB1_q_b[4]_PORT_A_address</A>, MB1_q_b[4]_clock_0, , , );
<P><A NAME="MB1_q_b[4]_PORT_B_address">MB1_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A>, <A HREF="#NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A>, <A HREF="#NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A>, <A HREF="#NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A>, <A HREF="#NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A>, <A HREF="#NB1_counter_reg_bit[5]">NB1_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[4]_PORT_B_address_reg">MB1_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB1_q_b[4]_PORT_B_address">MB1_q_b[4]_PORT_B_address</A>, MB1_q_b[4]_clock_1, , , MB1_q_b[4]_clock_enable_1);
<P><A NAME="MB1_q_b[4]_PORT_A_write_enable">MB1_q_b[4]_PORT_A_write_enable</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[4]_PORT_A_write_enable_reg">MB1_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[4]_PORT_A_write_enable">MB1_q_b[4]_PORT_A_write_enable</A>, MB1_q_b[4]_clock_0, , , );
<P><A NAME="MB1_q_b[4]_PORT_B_read_enable">MB1_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB1_q_b[4]_PORT_B_read_enable_reg">MB1_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[4]_PORT_B_read_enable">MB1_q_b[4]_PORT_B_read_enable</A>, MB1_q_b[4]_clock_1, , , MB1_q_b[4]_clock_enable_1);
<P><A NAME="MB1_q_b[4]_clock_0">MB1_q_b[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[4]_clock_1">MB1_q_b[4]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[4]_clock_enable_0">MB1_q_b[4]_clock_enable_0</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[4]_clock_enable_1">MB1_q_b[4]_clock_enable_1</A> = <A HREF="#V1L82">V1L82</A>;
<P><A NAME="MB1_q_b[4]_PORT_B_data_out">MB1_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB1_q_b[4]_PORT_A_data_in_reg">MB1_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#MB1_q_b[4]_PORT_A_address_reg">MB1_q_b[4]_PORT_A_address_reg</A>, <A HREF="#MB1_q_b[4]_PORT_B_address_reg">MB1_q_b[4]_PORT_B_address_reg</A>, <A HREF="#MB1_q_b[4]_PORT_A_write_enable_reg">MB1_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB1_q_b[4]_PORT_B_read_enable_reg">MB1_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB1_q_b[4]_clock_0">MB1_q_b[4]_clock_0</A>, <A HREF="#MB1_q_b[4]_clock_1">MB1_q_b[4]_clock_1</A>, <A HREF="#MB1_q_b[4]_clock_enable_0">MB1_q_b[4]_clock_enable_0</A>, <A HREF="#MB1_q_b[4]_clock_enable_1">MB1_q_b[4]_clock_enable_1</A>, , , , );
<P><A NAME="MB1_q_b[4]">MB1_q_b[4]</A> = <A HREF="#MB1_q_b[4]_PORT_B_data_out">MB1_q_b[4]_PORT_B_data_out</A>[0];


<P> --MB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB1_q_b[5]_PORT_A_data_in">MB1_q_b[5]_PORT_A_data_in</A> = <A HREF="#YC1_d_writedata[5]">YC1_d_writedata[5]</A>;
<P><A NAME="MB1_q_b[5]_PORT_A_data_in_reg">MB1_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB1_q_b[5]_PORT_A_data_in">MB1_q_b[5]_PORT_A_data_in</A>, MB1_q_b[5]_clock_0, , , );
<P><A NAME="MB1_q_b[5]_PORT_A_address">MB1_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A>, <A HREF="#NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A>, <A HREF="#NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A>, <A HREF="#NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A>, <A HREF="#NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A>, <A HREF="#NB2_counter_reg_bit[5]">NB2_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[5]_PORT_A_address_reg">MB1_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB1_q_b[5]_PORT_A_address">MB1_q_b[5]_PORT_A_address</A>, MB1_q_b[5]_clock_0, , , );
<P><A NAME="MB1_q_b[5]_PORT_B_address">MB1_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A>, <A HREF="#NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A>, <A HREF="#NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A>, <A HREF="#NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A>, <A HREF="#NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A>, <A HREF="#NB1_counter_reg_bit[5]">NB1_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[5]_PORT_B_address_reg">MB1_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB1_q_b[5]_PORT_B_address">MB1_q_b[5]_PORT_B_address</A>, MB1_q_b[5]_clock_1, , , MB1_q_b[5]_clock_enable_1);
<P><A NAME="MB1_q_b[5]_PORT_A_write_enable">MB1_q_b[5]_PORT_A_write_enable</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[5]_PORT_A_write_enable_reg">MB1_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[5]_PORT_A_write_enable">MB1_q_b[5]_PORT_A_write_enable</A>, MB1_q_b[5]_clock_0, , , );
<P><A NAME="MB1_q_b[5]_PORT_B_read_enable">MB1_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB1_q_b[5]_PORT_B_read_enable_reg">MB1_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[5]_PORT_B_read_enable">MB1_q_b[5]_PORT_B_read_enable</A>, MB1_q_b[5]_clock_1, , , MB1_q_b[5]_clock_enable_1);
<P><A NAME="MB1_q_b[5]_clock_0">MB1_q_b[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[5]_clock_1">MB1_q_b[5]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[5]_clock_enable_0">MB1_q_b[5]_clock_enable_0</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[5]_clock_enable_1">MB1_q_b[5]_clock_enable_1</A> = <A HREF="#V1L82">V1L82</A>;
<P><A NAME="MB1_q_b[5]_PORT_B_data_out">MB1_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB1_q_b[5]_PORT_A_data_in_reg">MB1_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#MB1_q_b[5]_PORT_A_address_reg">MB1_q_b[5]_PORT_A_address_reg</A>, <A HREF="#MB1_q_b[5]_PORT_B_address_reg">MB1_q_b[5]_PORT_B_address_reg</A>, <A HREF="#MB1_q_b[5]_PORT_A_write_enable_reg">MB1_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB1_q_b[5]_PORT_B_read_enable_reg">MB1_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB1_q_b[5]_clock_0">MB1_q_b[5]_clock_0</A>, <A HREF="#MB1_q_b[5]_clock_1">MB1_q_b[5]_clock_1</A>, <A HREF="#MB1_q_b[5]_clock_enable_0">MB1_q_b[5]_clock_enable_0</A>, <A HREF="#MB1_q_b[5]_clock_enable_1">MB1_q_b[5]_clock_enable_1</A>, , , , );
<P><A NAME="MB1_q_b[5]">MB1_q_b[5]</A> = <A HREF="#MB1_q_b[5]_PORT_B_data_out">MB1_q_b[5]_PORT_B_data_out</A>[0];


<P> --MB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="MB1_q_b[6]_PORT_A_data_in">MB1_q_b[6]_PORT_A_data_in</A> = <A HREF="#YC1_d_writedata[6]">YC1_d_writedata[6]</A>;
<P><A NAME="MB1_q_b[6]_PORT_A_data_in_reg">MB1_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#MB1_q_b[6]_PORT_A_data_in">MB1_q_b[6]_PORT_A_data_in</A>, MB1_q_b[6]_clock_0, , , );
<P><A NAME="MB1_q_b[6]_PORT_A_address">MB1_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A>, <A HREF="#NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A>, <A HREF="#NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A>, <A HREF="#NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A>, <A HREF="#NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A>, <A HREF="#NB2_counter_reg_bit[5]">NB2_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[6]_PORT_A_address_reg">MB1_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#MB1_q_b[6]_PORT_A_address">MB1_q_b[6]_PORT_A_address</A>, MB1_q_b[6]_clock_0, , , );
<P><A NAME="MB1_q_b[6]_PORT_B_address">MB1_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A>, <A HREF="#NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A>, <A HREF="#NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A>, <A HREF="#NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A>, <A HREF="#NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A>, <A HREF="#NB1_counter_reg_bit[5]">NB1_counter_reg_bit[5]</A>);
<P><A NAME="MB1_q_b[6]_PORT_B_address_reg">MB1_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#MB1_q_b[6]_PORT_B_address">MB1_q_b[6]_PORT_B_address</A>, MB1_q_b[6]_clock_1, , , MB1_q_b[6]_clock_enable_1);
<P><A NAME="MB1_q_b[6]_PORT_A_write_enable">MB1_q_b[6]_PORT_A_write_enable</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[6]_PORT_A_write_enable_reg">MB1_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[6]_PORT_A_write_enable">MB1_q_b[6]_PORT_A_write_enable</A>, MB1_q_b[6]_clock_0, , , );
<P><A NAME="MB1_q_b[6]_PORT_B_read_enable">MB1_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="MB1_q_b[6]_PORT_B_read_enable_reg">MB1_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#MB1_q_b[6]_PORT_B_read_enable">MB1_q_b[6]_PORT_B_read_enable</A>, MB1_q_b[6]_clock_1, , , MB1_q_b[6]_clock_enable_1);
<P><A NAME="MB1_q_b[6]_clock_0">MB1_q_b[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[6]_clock_1">MB1_q_b[6]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="MB1_q_b[6]_clock_enable_0">MB1_q_b[6]_clock_enable_0</A> = <A HREF="#V1_fifo_wr">V1_fifo_wr</A>;
<P><A NAME="MB1_q_b[6]_clock_enable_1">MB1_q_b[6]_clock_enable_1</A> = <A HREF="#V1L82">V1L82</A>;
<P><A NAME="MB1_q_b[6]_PORT_B_data_out">MB1_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#MB1_q_b[6]_PORT_A_data_in_reg">MB1_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#MB1_q_b[6]_PORT_A_address_reg">MB1_q_b[6]_PORT_A_address_reg</A>, <A HREF="#MB1_q_b[6]_PORT_B_address_reg">MB1_q_b[6]_PORT_B_address_reg</A>, <A HREF="#MB1_q_b[6]_PORT_A_write_enable_reg">MB1_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#MB1_q_b[6]_PORT_B_read_enable_reg">MB1_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#MB1_q_b[6]_clock_0">MB1_q_b[6]_clock_0</A>, <A HREF="#MB1_q_b[6]_clock_1">MB1_q_b[6]_clock_1</A>, <A HREF="#MB1_q_b[6]_clock_enable_0">MB1_q_b[6]_clock_enable_0</A>, <A HREF="#MB1_q_b[6]_clock_enable_1">MB1_q_b[6]_clock_enable_1</A>, , , , );
<P><A NAME="MB1_q_b[6]">MB1_q_b[6]</A> = <A HREF="#MB1_q_b[6]_PORT_B_data_out">MB1_q_b[6]_PORT_B_data_out</A>[0];


<P> --HD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[23]">HD1_break_readreg[23]</A> = DFFEAS(<A HREF="#UD1_jdo[23]">UD1_jdo[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --CB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
<P> --register power-up is low

<P><A NAME="CB1_count[2]">CB1_count[2]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_count[1]">CB1_count[1]</A>, !<A HREF="#A1L2">A1L2</A>, !<A HREF="#A1L8">A1L8</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --HD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[7]">HD1_break_readreg[7]</A> = DFFEAS(<A HREF="#UD1_jdo[7]">UD1_jdo[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[13]">HD1_break_readreg[13]</A> = DFFEAS(<A HREF="#UD1_jdo[13]">UD1_jdo[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[14]">HD1_break_readreg[14]</A> = DFFEAS(<A HREF="#UD1_jdo[14]">UD1_jdo[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[10]">HD1_break_readreg[10]</A> = DFFEAS(<A HREF="#UD1_jdo[10]">UD1_jdo[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[12]">HD1_break_readreg[12]</A> = DFFEAS(<A HREF="#UD1_jdo[12]">UD1_jdo[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[11]">HD1_break_readreg[11]</A> = DFFEAS(<A HREF="#UD1_jdo[11]">UD1_jdo[11]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[8]">HD1_break_readreg[8]</A> = DFFEAS(<A HREF="#UD1_jdo[8]">UD1_jdo[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --HD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
<P> --register power-up is low

<P><A NAME="HD1_break_readreg[9]">HD1_break_readreg[9]</A> = DFFEAS(<A HREF="#UD1_jdo[9]">UD1_jdo[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#HD1L33">HD1L33</A>,  ,  , <A HREF="#HD1L34">HD1L34</A>,  );


<P> --SD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
<P><A NAME="SD1L92">SD1L92</A> = ( !<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (!<A HREF="#SD1_MonAReg[3]">SD1_MonAReg[3]</A> & (<A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A> & (!<A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A>)))) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & ((((<A HREF="#UD1_jdo[32]">UD1_jdo[32]</A>))))) ) ) # ( <A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (<A HREF="#DE1_q_a[29]">DE1_q_a[29]</A>)) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & ((<A HREF="#UD1_jdo[32]">UD1_jdo[32]</A>))))) ) );


<P> --SD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
<P><A NAME="SD1L96">SD1L96</A> = ( !<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (<A HREF="#SD1_MonAReg[3]">SD1_MonAReg[3]</A> & (!<A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A> & (!<A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A>)))) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & ((((<A HREF="#UD1_jdo[21]">UD1_jdo[21]</A>))))) ) ) # ( <A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (<A HREF="#DE1_q_a[18]">DE1_q_a[18]</A>)) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & ((<A HREF="#UD1_jdo[21]">UD1_jdo[21]</A>))))) ) );


<P> --SD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15
<P><A NAME="SD1L100">SD1L100</A> = ( !<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (!<A HREF="#SD1_MonAReg[3]">SD1_MonAReg[3]</A> & (!<A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A> & (!<A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A>)))) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & ((((<A HREF="#UD1_jdo[8]">UD1_jdo[8]</A>))))) ) ) # ( <A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (<A HREF="#DE1_q_a[5]">DE1_q_a[5]</A>)) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & ((<A HREF="#UD1_jdo[8]">UD1_jdo[8]</A>))))) ) );


<P> --SD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~19
<P><A NAME="SD1L65">SD1L65</A> = ( !<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (!<A HREF="#SD1_MonAReg[3]">SD1_MonAReg[3]</A> & ((!<A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A>) # ((<A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A>))))) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & ((((<A HREF="#UD1_jdo[15]">UD1_jdo[15]</A>))))) ) ) # ( <A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (<A HREF="#DE1_q_a[12]">DE1_q_a[12]</A>)) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & ((<A HREF="#UD1_jdo[15]">UD1_jdo[15]</A>))))) ) );


<P> --YC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~22
<P><A NAME="YC1L920">YC1L920</A> = ( !<A HREF="#YC1L644">YC1L644</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[23]">EE1_q_a[23]</A>)))) # (<A HREF="#YC1L919">YC1L919</A>))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & ((((<A HREF="#YC1L825">YC1L825</A>))))) ) ) # ( <A HREF="#YC1L644">YC1L644</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[23]">EE1_q_a[23]</A>)))) # (<A HREF="#YC1L919">YC1L919</A>))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & ((((<A HREF="#YC1_av_ld_byte3_data[7]">YC1_av_ld_byte3_data[7]</A>))))) ) );


<P> --YC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
<P><A NAME="YC1L764">YC1L764</A> = ( !<A HREF="#YC1_R_ctrl_break">YC1_R_ctrl_break</A> & ( (!<A HREF="#YC1L589">YC1L589</A> & (<A HREF="#YC1_W_bstatus_reg">YC1_W_bstatus_reg</A>)) # (<A HREF="#YC1L589">YC1L589</A> & ((!<A HREF="#YC1_R_ctrl_wrctl_inst">YC1_R_ctrl_wrctl_inst</A> & (<A HREF="#YC1_W_bstatus_reg">YC1_W_bstatus_reg</A>)) # (<A HREF="#YC1_R_ctrl_wrctl_inst">YC1_R_ctrl_wrctl_inst</A> & ((!<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A> & ((<A HREF="#YC1_E_src1[0]">YC1_E_src1[0]</A>))) # (<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A> & (<A HREF="#YC1_W_bstatus_reg">YC1_W_bstatus_reg</A>)))))) ) ) # ( <A HREF="#YC1_R_ctrl_break">YC1_R_ctrl_break</A> & ( (((<A HREF="#YC1_W_status_reg_pie">YC1_W_status_reg_pie</A>))) ) );


<P> --YC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
<P><A NAME="YC1L819">YC1L819</A> = ( !<A HREF="#YC1L576">YC1L576</A> & ( (<A HREF="#YC1L640">YC1L640</A> & ((!<A HREF="#YC1L577">YC1L577</A> & (<A HREF="#YC1L818">YC1L818</A>)) # (<A HREF="#YC1L577">YC1L577</A> & ((!<A HREF="#YC1L547">YC1L547</A> & (<A HREF="#YC1L818">YC1L818</A>)) # (<A HREF="#YC1L547">YC1L547</A> & ((<A HREF="#YC1_W_bstatus_reg">YC1_W_bstatus_reg</A>))))))) ) ) # ( <A HREF="#YC1L576">YC1L576</A> & ( ((<A HREF="#YC1L640">YC1L640</A> & ((!<A HREF="#YC1L547">YC1L547</A> & (<A HREF="#YC1L818">YC1L818</A>)) # (<A HREF="#YC1L547">YC1L547</A> & ((<A HREF="#YC1_W_estatus_reg">YC1_W_estatus_reg</A>)))))) ) );


<P> --YC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
<P><A NAME="YC1L723">YC1L723</A> = ( !<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & ( (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & <A HREF="#YC1L547">YC1L547</A>)))) ) ) # ( <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & ( (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & <A HREF="#YC1L547">YC1L547</A>)))) ) );


<P> --CB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
<P><A NAME="CB1L45">CB1L45</A> = AMPP_FUNCTION(!<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L13">A1L13</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#CB1_state">CB1_state</A>, !<A HREF="#A1L11">A1L11</A>, !<A HREF="#A1L4">A1L4</A>);


<P> --YC1L781 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
<P><A NAME="YC1L781">YC1L781</A> = ( !<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & ((<A HREF="#YC1_W_alu_result[0]">YC1_W_alu_result[0]</A>))) # (<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & (<A HREF="#YC1_W_cmp_result">YC1_W_cmp_result</A>))))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte0_data[0]">YC1_av_ld_byte0_data[0]</A>)))) ) ) # ( <A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & ((<A HREF="#YC1_W_control_rd_data[0]">YC1_W_control_rd_data[0]</A>))) # (<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & (<A HREF="#YC1_W_cmp_result">YC1_W_cmp_result</A>))))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte0_data[0]">YC1_av_ld_byte0_data[0]</A>)))) ) );


<P> --CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
<P><A NAME="CC1L2">CC1L2</A> = ( !<A HREF="#YC1_d_read">YC1_d_read</A> & ( (!<A HREF="#YC1_d_write">YC1_d_write</A>) # ((!<A HREF="#CC1_write_accepted">CC1_write_accepted</A> & ((!<A HREF="#CC1_end_begintransfer">CC1_end_begintransfer</A>) # ((!<A HREF="#CB1_rst1">CB1_rst1</A>))))) ) ) # ( <A HREF="#YC1_d_read">YC1_d_read</A> & ( (((<A HREF="#KC1L3">KC1L3</A> & ((!<A HREF="#TB1L36">TB1L36</A>))))) ) );


<P> --KEY[1] is KEY[1]
<P><A NAME="KEY[1]">KEY[1]</A> = INPUT();


<P> --KEY[2] is KEY[2]
<P><A NAME="KEY[2]">KEY[2]</A> = INPUT();


<P> --KEY[3] is KEY[3]
<P><A NAME="KEY[3]">KEY[3]</A> = INPUT();


<P> --LEDR[0] is LEDR[0]
<P><A NAME="LEDR[0]">LEDR[0]</A> = OUTPUT(<A HREF="#W1_data_out[0]">W1_data_out[0]</A>);


<P> --LEDR[1] is LEDR[1]
<P><A NAME="LEDR[1]">LEDR[1]</A> = OUTPUT(<A HREF="#W1_data_out[1]">W1_data_out[1]</A>);


<P> --LEDR[2] is LEDR[2]
<P><A NAME="LEDR[2]">LEDR[2]</A> = OUTPUT(<A HREF="#W1_data_out[2]">W1_data_out[2]</A>);


<P> --LEDR[3] is LEDR[3]
<P><A NAME="LEDR[3]">LEDR[3]</A> = OUTPUT(<A HREF="#W1_data_out[3]">W1_data_out[3]</A>);


<P> --LEDR[4] is LEDR[4]
<P><A NAME="LEDR[4]">LEDR[4]</A> = OUTPUT(<A HREF="#W1_data_out[4]">W1_data_out[4]</A>);


<P> --LEDR[5] is LEDR[5]
<P><A NAME="LEDR[5]">LEDR[5]</A> = OUTPUT(<A HREF="#W1_data_out[5]">W1_data_out[5]</A>);


<P> --LEDR[6] is LEDR[6]
<P><A NAME="LEDR[6]">LEDR[6]</A> = OUTPUT(<A HREF="#W1_data_out[6]">W1_data_out[6]</A>);


<P> --LEDR[7] is LEDR[7]
<P><A NAME="LEDR[7]">LEDR[7]</A> = OUTPUT(<A HREF="#W1_data_out[7]">W1_data_out[7]</A>);


<P> --LEDR[8] is LEDR[8]
<P><A NAME="LEDR[8]">LEDR[8]</A> = OUTPUT(<A HREF="#W1_data_out[8]">W1_data_out[8]</A>);


<P> --LEDR[9] is LEDR[9]
<P><A NAME="LEDR[9]">LEDR[9]</A> = OUTPUT(<A HREF="#W1_data_out[9]">W1_data_out[9]</A>);


<P> --A1L7 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
<P><A NAME="A1L7">A1L7</A> = INPUT();


<P> --A1L12 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
<P><A NAME="A1L12">A1L12</A> = OUTPUT(<A HREF="#CB1_adapted_tdo">CB1_adapted_tdo</A>);


<P> --A1L5 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
<P><A NAME="A1L5">A1L5</A> = OUTPUT(<A HREF="#A1L4">A1L4</A>);


<P> --A1L37 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
<P><A NAME="A1L37">A1L37</A> = INPUT();


<P> --A1L33 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
<P><A NAME="A1L33">A1L33</A> = INPUT();


<P> --A1L30 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
<P><A NAME="A1L30">A1L30</A> = INPUT();


<P> --A1L22 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
<P><A NAME="A1L22">A1L22</A> = INPUT();


<P> --A1L26 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
<P><A NAME="A1L26">A1L26</A> = INPUT();


<P> --A1L24 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
<P><A NAME="A1L24">A1L24</A> = INPUT();


<P> --A1L32 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
<P><A NAME="A1L32">A1L32</A> = INPUT();


<P> --A1L21 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
<P><A NAME="A1L21">A1L21</A> = INPUT();


<P> --A1L31 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
<P><A NAME="A1L31">A1L31</A> = INPUT();


<P> --A1L23 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
<P><A NAME="A1L23">A1L23</A> = INPUT();


<P> --A1L27 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
<P><A NAME="A1L27">A1L27</A> = INPUT();


<P> --A1L25 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
<P><A NAME="A1L25">A1L25</A> = INPUT();


<P> --A1L35 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
<P><A NAME="A1L35">A1L35</A> = INPUT();


<P> --A1L14 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
<P><A NAME="A1L14">A1L14</A> = INPUT();


<P> --A1L39 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
<P><A NAME="A1L39">A1L39</A> = OUTPUT(<A HREF="#VD1_sr[0]">VD1_sr[0]</A>);


<P> --A1L18 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
<P><A NAME="A1L18">A1L18</A> = OUTPUT(<A HREF="#VD1_ir_out[0]">VD1_ir_out[0]</A>);


<P> --A1L19 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
<P><A NAME="A1L19">A1L19</A> = OUTPUT(<A HREF="#VD1_ir_out[1]">VD1_ir_out[1]</A>);


<P> --W1_data_out[0] is nios_system:u0|nios_system_LEDR:ledr|data_out[0]
<P> --register power-up is low

<P><A NAME="W1_data_out[0]">W1_data_out[0]</A> = DFFEAS(<A HREF="#YC1_d_writedata[0]">YC1_d_writedata[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[1] is nios_system:u0|nios_system_LEDR:ledr|data_out[1]
<P> --register power-up is low

<P><A NAME="W1_data_out[1]">W1_data_out[1]</A> = DFFEAS(<A HREF="#YC1_d_writedata[1]">YC1_d_writedata[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[2] is nios_system:u0|nios_system_LEDR:ledr|data_out[2]
<P> --register power-up is low

<P><A NAME="W1_data_out[2]">W1_data_out[2]</A> = DFFEAS(<A HREF="#YC1_d_writedata[2]">YC1_d_writedata[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[3] is nios_system:u0|nios_system_LEDR:ledr|data_out[3]
<P> --register power-up is low

<P><A NAME="W1_data_out[3]">W1_data_out[3]</A> = DFFEAS(<A HREF="#YC1_d_writedata[3]">YC1_d_writedata[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[4] is nios_system:u0|nios_system_LEDR:ledr|data_out[4]
<P> --register power-up is low

<P><A NAME="W1_data_out[4]">W1_data_out[4]</A> = DFFEAS(<A HREF="#YC1_d_writedata[4]">YC1_d_writedata[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[5] is nios_system:u0|nios_system_LEDR:ledr|data_out[5]
<P> --register power-up is low

<P><A NAME="W1_data_out[5]">W1_data_out[5]</A> = DFFEAS(<A HREF="#YC1_d_writedata[5]">YC1_d_writedata[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[6] is nios_system:u0|nios_system_LEDR:ledr|data_out[6]
<P> --register power-up is low

<P><A NAME="W1_data_out[6]">W1_data_out[6]</A> = DFFEAS(<A HREF="#YC1_d_writedata[6]">YC1_d_writedata[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[7] is nios_system:u0|nios_system_LEDR:ledr|data_out[7]
<P> --register power-up is low

<P><A NAME="W1_data_out[7]">W1_data_out[7]</A> = DFFEAS(<A HREF="#YC1_d_writedata[7]">YC1_d_writedata[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[8] is nios_system:u0|nios_system_LEDR:ledr|data_out[8]
<P> --register power-up is low

<P><A NAME="W1_data_out[8]">W1_data_out[8]</A> = DFFEAS(<A HREF="#YC1_d_writedata[8]">YC1_d_writedata[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[9] is nios_system:u0|nios_system_LEDR:ledr|data_out[9]
<P> --register power-up is low

<P><A NAME="W1_data_out[9]">W1_data_out[9]</A> = DFFEAS(<A HREF="#YC1_d_writedata[9]">YC1_d_writedata[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --CB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
<P> --register power-up is low

<P><A NAME="CB1_adapted_tdo">CB1_adapted_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_td_shift[0]">CB1_td_shift[0]</A>, !<A HREF="#A1L2">A1L2</A>);


<P> --A1L4 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
<P><A NAME="A1L4">A1L4</A> = INPUT();


<P> --VD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
<P> --register power-up is low

<P><A NAME="VD1_sr[0]">VD1_sr[0]</A> = DFFEAS(<A HREF="#VD1L56">VD1L56</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
<P> --register power-up is low

<P><A NAME="VD1_ir_out[0]">VD1_ir_out[0]</A> = DFFEAS(<A HREF="#XD3_dreg[0]">XD3_dreg[0]</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
<P> --register power-up is low

<P><A NAME="VD1_ir_out[1]">VD1_ir_out[1]</A> = DFFEAS(<A HREF="#XD2_dreg[0]">XD2_dreg[0]</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[0]">YC1_d_writedata[0]</A> = DFFEAS(<A HREF="#ED2_q_b[0]">ED2_q_b[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CLOCK_50 is CLOCK_50
<P><A NAME="CLOCK_50">CLOCK_50</A> = INPUT();


<P> --AB1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst
<P> --register power-up is low

<P><A NAME="AB1_r_sync_rst">AB1_r_sync_rst</A> = DFFEAS(<A HREF="#AB1L1">AB1L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
<P> --register power-up is low

<P><A NAME="YC1_d_write">YC1_d_write</A> = DFFEAS(<A HREF="#YC1_E_st_stall">YC1_E_st_stall</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
<P> --register power-up is low

<P><A NAME="CC1_write_accepted">CC1_write_accepted</A> = DFFEAS(<A HREF="#CC1L12">CC1L12</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L1 is nios_system:u0|nios_system_LEDR:ledr|always0~0
<P><A NAME="W1L1">W1L1</A> = (<A HREF="#YC1_d_write">YC1_d_write</A> & !<A HREF="#CC1_write_accepted">CC1_write_accepted</A>);


<P> --RB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="RB6_mem_used[1]">RB6_mem_used[1]</A> = DFFEAS(<A HREF="#RB6L5">RB6L5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
<P><A NAME="DC1L3">DC1L3</A> = ( !<A HREF="#YC1_W_alu_result[7]">YC1_W_alu_result[7]</A> & ( !<A HREF="#YC1_W_alu_result[5]">YC1_W_alu_result[5]</A> & ( (!<A HREF="#YC1_W_alu_result[10]">YC1_W_alu_result[10]</A> & (<A HREF="#YC1_W_alu_result[12]">YC1_W_alu_result[12]</A> & (!<A HREF="#YC1_W_alu_result[9]">YC1_W_alu_result[9]</A> & !<A HREF="#YC1_W_alu_result[8]">YC1_W_alu_result[8]</A>))) ) ) );


<P> --DC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1
<P><A NAME="DC1L4">DC1L4</A> = ( !<A HREF="#YC1_W_alu_result[15]">YC1_W_alu_result[15]</A> & ( !<A HREF="#YC1_W_alu_result[16]">YC1_W_alu_result[16]</A> & ( (!<A HREF="#YC1_W_alu_result[6]">YC1_W_alu_result[6]</A> & (<A HREF="#YC1_W_alu_result[11]">YC1_W_alu_result[11]</A> & (!<A HREF="#YC1_W_alu_result[13]">YC1_W_alu_result[13]</A> & !<A HREF="#YC1_W_alu_result[14]">YC1_W_alu_result[14]</A>))) ) ) );


<P> --CB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
<P> --register power-up is low

<P><A NAME="CB1_rst1">CB1_rst1</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, GND, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --UB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]
<P> --register power-up is low

<P><A NAME="UB6_wait_latency_counter[1]">UB6_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#UB6L19">UB6L19</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]
<P> --register power-up is low

<P><A NAME="UB6_wait_latency_counter[0]">UB6_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#UB6L20">UB6L20</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L2 is nios_system:u0|nios_system_LEDR:ledr|always0~1
<P><A NAME="W1L2">W1L2</A> = ( !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A> & ( (<A HREF="#CB1_rst1">CB1_rst1</A> & (!<A HREF="#UB6_wait_latency_counter[1]">UB6_wait_latency_counter[1]</A> & (!<A HREF="#UB6_wait_latency_counter[0]">UB6_wait_latency_counter[0]</A> & !<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A>))) ) );


<P> --W1L3 is nios_system:u0|nios_system_LEDR:ledr|always0~2
<P><A NAME="W1L3">W1L3</A> = ( <A HREF="#DC1L4">DC1L4</A> & ( <A HREF="#W1L2">W1L2</A> & ( (<A HREF="#W1L1">W1L1</A> & (!<A HREF="#RB6_mem_used[1]">RB6_mem_used[1]</A> & (!<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & <A HREF="#DC1L3">DC1L3</A>))) ) ) );


<P> --YC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[1]">YC1_d_writedata[1]</A> = DFFEAS(<A HREF="#ED2_q_b[1]">ED2_q_b[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[2]">YC1_d_writedata[2]</A> = DFFEAS(<A HREF="#ED2_q_b[2]">ED2_q_b[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[3]">YC1_d_writedata[3]</A> = DFFEAS(<A HREF="#ED2_q_b[3]">ED2_q_b[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[4]">YC1_d_writedata[4]</A> = DFFEAS(<A HREF="#ED2_q_b[4]">ED2_q_b[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[5]">YC1_d_writedata[5]</A> = DFFEAS(<A HREF="#ED2_q_b[5]">ED2_q_b[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[6]">YC1_d_writedata[6]</A> = DFFEAS(<A HREF="#ED2_q_b[6]">ED2_q_b[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[7]">YC1_d_writedata[7]</A> = DFFEAS(<A HREF="#ED2_q_b[7]">ED2_q_b[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --A1L10 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
<P><A NAME="A1L10">A1L10</A> = INPUT();


<P> --A1L2 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
<P><A NAME="A1L2">A1L2</A> = INPUT();


<P> --A1L29 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
<P><A NAME="A1L29">A1L29</A> = INPUT();


<P> --A1L40 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
<P><A NAME="A1L40">A1L40</A> = INPUT();


<P> --A1L15 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
<P><A NAME="A1L15">A1L15</A> = INPUT();


<P> --TD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
<P><A NAME="TD1L2">TD1L2</A> = (<A HREF="#A1L29">A1L29</A> & (!<A HREF="#A1L40">A1L40</A> & <A HREF="#A1L15">A1L15</A>));


<P> --A1L20 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
<P><A NAME="A1L20">A1L20</A> = INPUT();


<P> --VD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
<P><A NAME="VD1L54">VD1L54</A> = (<A HREF="#VD1_sr[0]">VD1_sr[0]</A> & (((!<A HREF="#A1L15">A1L15</A>) # (!<A HREF="#A1L20">A1L20</A>)) # (<A HREF="#A1L40">A1L40</A>)));


<P> --XD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
<P> --register power-up is low

<P><A NAME="XD3_dreg[0]">XD3_dreg[0]</A> = DFFEAS(<A HREF="#XD3_din_s1">XD3_din_s1</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --A1L16 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
<P><A NAME="A1L16">A1L16</A> = INPUT();


<P> --A1L17 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
<P><A NAME="A1L17">A1L17</A> = INPUT();


<P> --VD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
<P><A NAME="VD1L55">VD1L55</A> = ( !<A HREF="#A1L16">A1L16</A> & ( !<A HREF="#A1L17">A1L17</A> & ( (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & (<A HREF="#A1L20">A1L20</A> & <A HREF="#XD3_dreg[0]">XD3_dreg[0]</A>))) ) ) );


<P> --VD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
<P> --register power-up is low

<P><A NAME="VD1_DRsize.000">VD1_DRsize.000</A> = DFFEAS(VCC, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#TD1_virtual_state_uir">TD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --A1L38 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
<P><A NAME="A1L38">A1L38</A> = INPUT();


<P> --VD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
<P><A NAME="VD1L56">VD1L56</A> = ( <A HREF="#VD1_DRsize.000">VD1_DRsize.000</A> & ( <A HREF="#A1L38">A1L38</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1L55">VD1L55</A>)) # (<A HREF="#VD1L54">VD1L54</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[1]">VD1_sr[1]</A>)))) ) ) ) # ( !<A HREF="#VD1_DRsize.000">VD1_DRsize.000</A> & ( <A HREF="#A1L38">A1L38</A> & ( ((<A HREF="#VD1L55">VD1L55</A>) # (<A HREF="#VD1L54">VD1L54</A>)) # (<A HREF="#TD1L2">TD1L2</A>) ) ) ) # ( <A HREF="#VD1_DRsize.000">VD1_DRsize.000</A> & ( !<A HREF="#A1L38">A1L38</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1L55">VD1L55</A>)) # (<A HREF="#VD1L54">VD1L54</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[1]">VD1_sr[1]</A>)))) ) ) ) # ( !<A HREF="#VD1_DRsize.000">VD1_DRsize.000</A> & ( !<A HREF="#A1L38">A1L38</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((<A HREF="#VD1L55">VD1L55</A>) # (<A HREF="#VD1L54">VD1L54</A>))) ) ) );


<P> --A1L36 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
<P><A NAME="A1L36">A1L36</A> = INPUT();


<P> --XD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
<P> --register power-up is low

<P><A NAME="XD2_dreg[0]">XD2_dreg[0]</A> = DFFEAS(<A HREF="#XD2_din_s1">XD2_din_s1</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
<P> --register power-up is low

<P><A NAME="AB1_altera_reset_synchronizer_int_chain[4]">AB1_altera_reset_synchronizer_int_chain[4]</A> = DFFEAS(<A HREF="#AB1L8">AB1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
<P> --register power-up is low

<P><A NAME="AB1_r_sync_rst_chain[1]">AB1_r_sync_rst_chain[1]</A> = DFFEAS(<A HREF="#AB1L17">AB1L17</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0
<P><A NAME="AB1L1">AB1L1</A> = ((<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A> & !<A HREF="#AB1_r_sync_rst_chain[1]">AB1_r_sync_rst_chain[1]</A>)) # (<A HREF="#AB1_altera_reset_synchronizer_int_chain[4]">AB1_altera_reset_synchronizer_int_chain[4]</A>);


<P> --YC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
<P> --register power-up is low

<P><A NAME="YC1_E_new_inst">YC1_E_new_inst</A> = DFFEAS(<A HREF="#YC1_R_valid">YC1_R_valid</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
<P><A NAME="YC1L944">YC1L944</A> = (<A HREF="#YC1_E_new_inst">YC1_E_new_inst</A> & <A HREF="#YC1_R_ctrl_st">YC1_R_ctrl_st</A>);


<P> --YC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
<P> --register power-up is low

<P><A NAME="YC1_d_read">YC1_d_read</A> = DFFEAS(<A HREF="#YC1_d_read_nxt">YC1_d_read_nxt</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
<P><A NAME="CC1L1">CC1L1</A> = (!<A HREF="#CC1_write_accepted">CC1_write_accepted</A> & !<A HREF="#YC1_d_read">YC1_d_read</A>);


<P> --RB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="RB2_mem_used[1]">RB2_mem_used[1]</A> = DFFEAS(<A HREF="#RB2L17">RB2L17</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
<P><A NAME="DC1L2">DC1L2</A> = ( !<A HREF="#YC1_W_alu_result[15]">YC1_W_alu_result[15]</A> & ( !<A HREF="#YC1_W_alu_result[16]">YC1_W_alu_result[16]</A> & ( (<A HREF="#YC1_W_alu_result[12]">YC1_W_alu_result[12]</A> & (!<A HREF="#YC1_W_alu_result[11]">YC1_W_alu_result[11]</A> & (!<A HREF="#YC1_W_alu_result[13]">YC1_W_alu_result[13]</A> & !<A HREF="#YC1_W_alu_result[14]">YC1_W_alu_result[14]</A>))) ) ) );


<P> --CC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
<P> --register power-up is low

<P><A NAME="CC1_read_accepted">CC1_read_accepted</A> = DFFEAS(<A HREF="#CC1L9">CC1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[4]~0
<P><A NAME="DC1L11">DC1L11</A> = ( <A HREF="#YC1_d_read">YC1_d_read</A> & ( <A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( (<A HREF="#DC1L3">DC1L3</A> & (<A HREF="#DC1L4">DC1L4</A> & ((!<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>) # (!<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A>)))) ) ) ) # ( !<A HREF="#YC1_d_read">YC1_d_read</A> & ( <A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( (<A HREF="#DC1L3">DC1L3</A> & (<A HREF="#DC1L4">DC1L4</A> & ((!<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>) # (!<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A>)))) ) ) ) # ( <A HREF="#YC1_d_read">YC1_d_read</A> & ( !<A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( (<A HREF="#DC1L3">DC1L3</A> & <A HREF="#DC1L4">DC1L4</A>) ) ) ) # ( !<A HREF="#YC1_d_read">YC1_d_read</A> & ( !<A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( (<A HREF="#DC1L3">DC1L3</A> & (<A HREF="#DC1L4">DC1L4</A> & ((!<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>) # (!<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A>)))) ) ) );


<P> --DC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1
<P><A NAME="DC1L9">DC1L9</A> = ( !<A HREF="#YC1_W_alu_result[15]">YC1_W_alu_result[15]</A> & ( !<A HREF="#YC1_W_alu_result[16]">YC1_W_alu_result[16]</A> & ( (!<A HREF="#YC1_W_alu_result[12]">YC1_W_alu_result[12]</A> & (!<A HREF="#YC1_W_alu_result[11]">YC1_W_alu_result[11]</A> & (!<A HREF="#YC1_W_alu_result[13]">YC1_W_alu_result[13]</A> & !<A HREF="#YC1_W_alu_result[14]">YC1_W_alu_result[14]</A>))) ) ) );


<P> --DC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2
<P><A NAME="DC1L10">DC1L10</A> = (!<A HREF="#DC1L2">DC1L2</A> & (!<A HREF="#DC1L11">DC1L11</A> & <A HREF="#DC1L9">DC1L9</A>));


<P> --UB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg~0
<P><A NAME="UB6L15">UB6L15</A> = (<A HREF="#CB1_rst1">CB1_rst1</A> & (<A HREF="#YC1_d_read">YC1_d_read</A> & !<A HREF="#CC1_read_accepted">CC1_read_accepted</A>));


<P> --TB2_use_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg
<P> --register power-up is low

<P><A NAME="TB2_use_reg">TB2_use_reg</A> = DFFEAS(<A HREF="#TB2L52">TB2L52</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
<P> --register power-up is low

<P><A NAME="YC1_d_byteenable[0]">YC1_d_byteenable[0]</A> = DFFEAS(<A HREF="#YC1L389">YC1L389</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
<P> --register power-up is low

<P><A NAME="YC1_d_byteenable[1]">YC1_d_byteenable[1]</A> = DFFEAS(<A HREF="#YC1L386">YC1L386</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1_WideOr0 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|WideOr0
<P><A NAME="T1_WideOr0">T1_WideOr0</A> = ( <A HREF="#YC1_d_byteenable[1]">YC1_d_byteenable[1]</A> & ( (<A HREF="#TB2_use_reg">TB2_use_reg</A> & (!<A HREF="#TB2_byteen_reg[0]">TB2_byteen_reg[0]</A> & !<A HREF="#TB2_byteen_reg[1]">TB2_byteen_reg[1]</A>)) ) ) # ( !<A HREF="#YC1_d_byteenable[1]">YC1_d_byteenable[1]</A> & ( (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (((!<A HREF="#YC1_d_byteenable[0]">YC1_d_byteenable[0]</A>)))) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & (!<A HREF="#TB2_byteen_reg[0]">TB2_byteen_reg[0]</A> & ((!<A HREF="#TB2_byteen_reg[1]">TB2_byteen_reg[1]</A>)))) ) );


<P> --UB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~0
<P><A NAME="UB2L3">UB2L3</A> = ( <A HREF="#UB6L15">UB6L15</A> & ( !<A HREF="#T1_WideOr0">T1_WideOr0</A> & ( (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (!<A HREF="#DC1L2">DC1L2</A> & (!<A HREF="#DC1L11">DC1L11</A> & <A HREF="#DC1L9">DC1L9</A>))) ) ) );


<P> --XB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
<P><A NAME="XB1L7">XB1L7</A> = ( <A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( (<A HREF="#CB1_rst1">CB1_rst1</A> & (<A HREF="#YC1_d_write">YC1_d_write</A> & !<A HREF="#CC1_write_accepted">CC1_write_accepted</A>)) ) ) # ( !<A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( (<A HREF="#CB1_rst1">CB1_rst1</A> & (((<A HREF="#YC1_d_write">YC1_d_write</A> & !<A HREF="#CC1_write_accepted">CC1_write_accepted</A>)) # (<A HREF="#YC1_d_read">YC1_d_read</A>))) ) );


<P> --QB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|m0_write~0
<P><A NAME="QB2L3">QB2L3</A> = ( <A HREF="#YC1_d_byteenable[1]">YC1_d_byteenable[1]</A> & ( !<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & ( (!<A HREF="#TB2_use_reg">TB2_use_reg</A>) # ((<A HREF="#TB2_byteen_reg[1]">TB2_byteen_reg[1]</A>) # (<A HREF="#TB2_byteen_reg[0]">TB2_byteen_reg[0]</A>)) ) ) ) # ( !<A HREF="#YC1_d_byteenable[1]">YC1_d_byteenable[1]</A> & ( !<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & ( (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (((<A HREF="#YC1_d_byteenable[0]">YC1_d_byteenable[0]</A>)))) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & (((<A HREF="#TB2_byteen_reg[1]">TB2_byteen_reg[1]</A>)) # (<A HREF="#TB2_byteen_reg[0]">TB2_byteen_reg[0]</A>))) ) ) );


<P> --QB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|m0_write~1
<P><A NAME="QB2L4">QB2L4</A> = ( <A HREF="#DC1L9">DC1L9</A> & ( <A HREF="#QB2L3">QB2L3</A> & ( (<A HREF="#W1L1">W1L1</A> & (<A HREF="#XB1L7">XB1L7</A> & (!<A HREF="#DC1L2">DC1L2</A> & !<A HREF="#DC1L11">DC1L11</A>))) ) ) );


<P> --D1_bridge_acknowledge is RAM_controller:u1|bridge_acknowledge
<P> --register power-up is low

<P><A NAME="D1_bridge_acknowledge">D1_bridge_acknowledge</A> = DFFEAS(<A HREF="#D1L1">D1L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#KEY[0]">KEY[0]</A>,  ,  ,  ,  ,  ,  );


<P> --T1L33 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|WideAnd0~0
<P><A NAME="T1L33">T1L33</A> = ( <A HREF="#T1_time_out_counter[1]">T1_time_out_counter[1]</A> & ( (<A HREF="#T1_time_out_counter[6]">T1_time_out_counter[6]</A> & (<A HREF="#T1_time_out_counter[5]">T1_time_out_counter[5]</A> & (<A HREF="#T1_time_out_counter[4]">T1_time_out_counter[4]</A> & <A HREF="#T1_time_out_counter[0]">T1_time_out_counter[0]</A>))) ) );


<P> --T1L65 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest~0
<P><A NAME="T1L65">T1L65</A> = ( !<A HREF="#D1_bridge_acknowledge">D1_bridge_acknowledge</A> & ( <A HREF="#T1L33">T1L33</A> & ( (!<A HREF="#T1_WideOr0">T1_WideOr0</A> & ((!<A HREF="#T1_time_out_counter[2]">T1_time_out_counter[2]</A>) # ((!<A HREF="#T1_time_out_counter[3]">T1_time_out_counter[3]</A>) # (!<A HREF="#T1_time_out_counter[7]">T1_time_out_counter[7]</A>)))) ) ) ) # ( !<A HREF="#D1_bridge_acknowledge">D1_bridge_acknowledge</A> & ( !<A HREF="#T1L33">T1L33</A> & ( !<A HREF="#T1_WideOr0">T1_WideOr0</A> ) ) );


<P> --TB2_count[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|count[0]
<P> --register power-up is low

<P><A NAME="TB2_count[0]">TB2_count[0]</A> = DFFEAS(<A HREF="#TB2L18">TB2L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
<P><A NAME="XB1L4">XB1L4</A> = ( <A HREF="#T1L65">T1L65</A> & ( <A HREF="#TB2_count[0]">TB2_count[0]</A> & ( (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (<A HREF="#DC1L10">DC1L10</A> & (!<A HREF="#UB2L3">UB2L3</A> & !<A HREF="#QB2L4">QB2L4</A>))) ) ) ) # ( !<A HREF="#T1L65">T1L65</A> & ( <A HREF="#TB2_count[0]">TB2_count[0]</A> & ( (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & <A HREF="#DC1L10">DC1L10</A>) ) ) );


<P> --RB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="RB3_mem_used[1]">RB3_mem_used[1]</A> = DFFEAS(<A HREF="#RB3L5">RB3L5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
<P><A NAME="DC1L8">DC1L8</A> = ( <A HREF="#YC1_d_read">YC1_d_read</A> & ( !<A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( (<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A> & (<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & (<A HREF="#DC1L3">DC1L3</A> & <A HREF="#DC1L4">DC1L4</A>))) ) ) );


<P> --UB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
<P> --register power-up is low

<P><A NAME="UB3_wait_latency_counter[1]">UB3_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#UB3L9">UB3L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
<P> --register power-up is low

<P><A NAME="UB3_wait_latency_counter[0]">UB3_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#UB3L10">UB3L10</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0
<P><A NAME="QB3L1">QB3L1</A> = ( <A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( !<A HREF="#RB3_mem_used[1]">RB3_mem_used[1]</A> & ( (<A HREF="#CB1_rst1">CB1_rst1</A> & (<A HREF="#YC1_d_write">YC1_d_write</A> & !<A HREF="#CC1_write_accepted">CC1_write_accepted</A>)) ) ) ) # ( !<A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( !<A HREF="#RB3_mem_used[1]">RB3_mem_used[1]</A> & ( (<A HREF="#CB1_rst1">CB1_rst1</A> & (((<A HREF="#YC1_d_write">YC1_d_write</A> & !<A HREF="#CC1_write_accepted">CC1_write_accepted</A>)) # (<A HREF="#YC1_d_read">YC1_d_read</A>))) ) ) );


<P> --XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
<P><A NAME="XB1L5">XB1L5</A> = ( <A HREF="#UB3_wait_latency_counter[0]">UB3_wait_latency_counter[0]</A> & ( <A HREF="#QB3L1">QB3L1</A> & ( (<A HREF="#CB1_rst1">CB1_rst1</A> & (!<A HREF="#W1L1">W1L1</A> & (<A HREF="#DC1L8">DC1L8</A> & !<A HREF="#UB3_wait_latency_counter[1]">UB3_wait_latency_counter[1]</A>))) ) ) ) # ( !<A HREF="#UB3_wait_latency_counter[0]">UB3_wait_latency_counter[0]</A> & ( <A HREF="#QB3L1">QB3L1</A> & ( (<A HREF="#CB1_rst1">CB1_rst1</A> & (<A HREF="#W1L1">W1L1</A> & (<A HREF="#DC1L8">DC1L8</A> & !<A HREF="#UB3_wait_latency_counter[1]">UB3_wait_latency_counter[1]</A>))) ) ) ) # ( <A HREF="#UB3_wait_latency_counter[0]">UB3_wait_latency_counter[0]</A> & ( !<A HREF="#QB3L1">QB3L1</A> & ( (<A HREF="#CB1_rst1">CB1_rst1</A> & (<A HREF="#DC1L8">DC1L8</A> & !<A HREF="#UB3_wait_latency_counter[1]">UB3_wait_latency_counter[1]</A>)) ) ) );


<P> --DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0
<P><A NAME="DC1L1">DC1L1</A> = ( !<A HREF="#YC1_W_alu_result[16]">YC1_W_alu_result[16]</A> & ( (!<A HREF="#YC1_W_alu_result[11]">YC1_W_alu_result[11]</A> & (!<A HREF="#YC1_W_alu_result[13]">YC1_W_alu_result[13]</A> & (!<A HREF="#YC1_W_alu_result[14]">YC1_W_alu_result[14]</A> & !<A HREF="#YC1_W_alu_result[15]">YC1_W_alu_result[15]</A>))) ) );


<P> --DC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0
<P><A NAME="DC1L7">DC1L7</A> = (!<A HREF="#YC1_W_alu_result[15]">YC1_W_alu_result[15]</A> & <A HREF="#YC1_W_alu_result[16]">YC1_W_alu_result[16]</A>);


<P> --RB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="RB5_mem_used[1]">RB5_mem_used[1]</A> = DFFEAS(<A HREF="#RB5L15">RB5L15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]
<P> --register power-up is low

<P><A NAME="AC2_saved_grant[0]">AC2_saved_grant[0]</A> = DFFEAS(<A HREF="#RC2L1">RC2L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#AC2L57">AC2L57</A>,  ,  ,  ,  );


<P> --XB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
<P><A NAME="XB1L1">XB1L1</A> = ( !<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A> & ( <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & ( ((!<A HREF="#DC1L1">DC1L1</A> & !<A HREF="#DC1L11">DC1L11</A>)) # (<A HREF="#DC1L7">DC1L7</A>) ) ) );


<P> --W1L4 is nios_system:u0|nios_system_LEDR:ledr|always0~3
<P><A NAME="W1L4">W1L4</A> = (!<A HREF="#RB6_mem_used[1]">RB6_mem_used[1]</A> & (!<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & (<A HREF="#DC1L3">DC1L3</A> & <A HREF="#DC1L4">DC1L4</A>)));


<P> --RB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|write~0
<P><A NAME="RB6L6">RB6L6</A> = ( <A HREF="#XB1L7">XB1L7</A> & ( (!<A HREF="#UB6_wait_latency_counter[1]">UB6_wait_latency_counter[1]</A> & (<A HREF="#W1L4">W1L4</A> & (!<A HREF="#UB6_wait_latency_counter[0]">UB6_wait_latency_counter[0]</A> $ (!<A HREF="#W1L1">W1L1</A>)))) ) ) # ( !<A HREF="#XB1L7">XB1L7</A> & ( (!<A HREF="#UB6_wait_latency_counter[1]">UB6_wait_latency_counter[1]</A> & (<A HREF="#UB6_wait_latency_counter[0]">UB6_wait_latency_counter[0]</A> & <A HREF="#W1L4">W1L4</A>)) ) );


<P> --RB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="RB1_mem_used[1]">RB1_mem_used[1]</A> = DFFEAS(<A HREF="#RB1L5">RB1L5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
<P> --register power-up is low

<P><A NAME="V1_av_waitrequest">V1_av_waitrequest</A> = DFFEAS(<A HREF="#V1L68">V1L68</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
<P><A NAME="DC1L6">DC1L6</A> = (!<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A> & (<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & (<A HREF="#DC1L3">DC1L3</A> & <A HREF="#DC1L4">DC1L4</A>)));


<P> --AC1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]
<P> --register power-up is low

<P><A NAME="AC1_saved_grant[0]">AC1_saved_grant[0]</A> = DFFEAS(<A HREF="#RC1L1">RC1L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#AC1L54">AC1L54</A>,  ,  ,  ,  );


<P> --SD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
<P> --register power-up is low

<P><A NAME="SD1_waitrequest">SD1_waitrequest</A> = DFFEAS(<A HREF="#SD1L164">SD1L164</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="RB4_mem_used[1]">RB4_mem_used[1]</A> = DFFEAS(<A HREF="#RB4L11">RB4L11</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
<P><A NAME="RB4L15">RB4L15</A> = (!<A HREF="#SD1_waitrequest">SD1_waitrequest</A> & !<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A>);


<P> --XB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
<P><A NAME="XB1L2">XB1L2</A> = ( <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & ( <A HREF="#RB4L15">RB4L15</A> & ( ((!<A HREF="#RB1_mem_used[1]">RB1_mem_used[1]</A> & (<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & <A HREF="#DC1L6">DC1L6</A>))) # (<A HREF="#DC1L2">DC1L2</A>) ) ) ) # ( !<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & ( <A HREF="#RB4L15">RB4L15</A> & ( (!<A HREF="#RB1_mem_used[1]">RB1_mem_used[1]</A> & (<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & <A HREF="#DC1L6">DC1L6</A>)) ) ) ) # ( <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & ( !<A HREF="#RB4L15">RB4L15</A> & ( (!<A HREF="#RB1_mem_used[1]">RB1_mem_used[1]</A> & (<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & <A HREF="#DC1L6">DC1L6</A>)) ) ) ) # ( !<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & ( !<A HREF="#RB4L15">RB4L15</A> & ( (!<A HREF="#RB1_mem_used[1]">RB1_mem_used[1]</A> & (<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & <A HREF="#DC1L6">DC1L6</A>)) ) ) );


<P> --XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
<P><A NAME="XB1L3">XB1L3</A> = ( <A HREF="#RB6L6">RB6L6</A> & ( !<A HREF="#XB1L2">XB1L2</A> & ( (!<A HREF="#CB1_rst1">CB1_rst1</A> & ((!<A HREF="#XB1L5">XB1L5</A>) # (<A HREF="#RB3_mem_used[1]">RB3_mem_used[1]</A>))) ) ) ) # ( !<A HREF="#RB6L6">RB6L6</A> & ( !<A HREF="#XB1L2">XB1L2</A> & ( (!<A HREF="#CB1_rst1">CB1_rst1</A> & (((!<A HREF="#XB1L5">XB1L5</A>)) # (<A HREF="#RB3_mem_used[1]">RB3_mem_used[1]</A>))) # (<A HREF="#CB1_rst1">CB1_rst1</A> & (!<A HREF="#XB1L1">XB1L1</A> & ((!<A HREF="#XB1L5">XB1L5</A>) # (<A HREF="#RB3_mem_used[1]">RB3_mem_used[1]</A>)))) ) ) );


<P> --UB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#UB2L4">UB2L4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB2_mem[0][75] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][75]
<P> --register power-up is low

<P><A NAME="RB2_mem[0][75]">RB2_mem[0][75]</A> = DFFEAS(<A HREF="#RB2L18">RB2L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RB2L15">RB2L15</A>,  ,  ,  ,  );


<P> --RB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="RB2_mem_used[0]">RB2_mem_used[0]</A> = DFFEAS(<A HREF="#RB2L13">RB2L13</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|comb~0
<P><A NAME="QB2L1">QB2L1</A> = (<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A> & ((<A HREF="#RB2_mem[0][75]">RB2_mem[0][75]</A>) # (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A>)));


<P> --RB2_mem[0][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][19]
<P> --register power-up is low

<P><A NAME="RB2_mem[0][19]">RB2_mem[0][19]</A> = DFFEAS(<A HREF="#RB2L19">RB2L19</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RB2L15">RB2L15</A>,  ,  ,  ,  );


<P> --RB2_mem[0][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][76]
<P> --register power-up is low

<P><A NAME="RB2_mem[0][76]">RB2_mem[0][76]</A> = DFFEAS(<A HREF="#RB2L20">RB2L20</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RB2L15">RB2L15</A>,  ,  ,  ,  );


<P> --RB2_mem[0][42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][42]
<P> --register power-up is low

<P><A NAME="RB2_mem[0][42]">RB2_mem[0][42]</A> = DFFEAS(<A HREF="#RB2L21">RB2L21</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RB2L15">RB2L15</A>,  ,  ,  ,  );


<P> --TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|always10~0
<P><A NAME="TB1L1">TB1L1</A> = (!<A HREF="#RB2_mem[0][76]">RB2_mem[0][76]</A> & <A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A>);


<P> --TB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|out_valid~0
<P><A NAME="TB1L36">TB1L36</A> = ( <A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A> & ( <A HREF="#TB1L1">TB1L1</A> & ( (!<A HREF="#QB2L1">QB2L1</A> & (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#QB2L1">QB2L1</A> & ((<A HREF="#RB2_mem[0][19]">RB2_mem[0][19]</A>))) ) ) ) # ( !<A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A> & ( <A HREF="#TB1L1">TB1L1</A> & ( (!<A HREF="#QB2L1">QB2L1</A> & (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A> & ((<A HREF="#MC2_burst_uncompress_address_base[1]">MC2_burst_uncompress_address_base[1]</A>)))) # (<A HREF="#QB2L1">QB2L1</A> & (((<A HREF="#RB2_mem[0][19]">RB2_mem[0][19]</A>)))) ) ) ) # ( <A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A> & ( !<A HREF="#TB1L1">TB1L1</A> & ( (<A HREF="#QB2L1">QB2L1</A>) # (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A> & ( !<A HREF="#TB1L1">TB1L1</A> & ( (<A HREF="#QB2L1">QB2L1</A>) # (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A>) ) ) );


<P> --UB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="UB5_read_latency_shift_reg[0]">UB5_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#UB5L4">UB5L4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB5_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]
<P> --register power-up is low

<P><A NAME="RB5_mem[0][74]">RB5_mem[0][74]</A> = DFFEAS(<A HREF="#RB5L17">RB5L17</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RB5L13">RB5L13</A>,  ,  ,  ,  );


<P> --RB5_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]
<P> --register power-up is low

<P><A NAME="RB5_mem[0][56]">RB5_mem[0][56]</A> = DFFEAS(<A HREF="#RB5L18">RB5L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RB5L13">RB5L13</A>,  ,  ,  ,  );


<P> --YB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0
<P><A NAME="YB3L1">YB3L1</A> = (<A HREF="#UB5_read_latency_shift_reg[0]">UB5_read_latency_shift_reg[0]</A> & ((!<A HREF="#RB5_mem[0][74]">RB5_mem[0][74]</A>) # (!<A HREF="#RB5_mem[0][56]">RB5_mem[0][56]</A>)));


<P> --UB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#UB1L28">UB1L28</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#XB1L6">XB1L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#RB6L7">RB6L7</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="UB4_read_latency_shift_reg[0]">UB4_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#UB4L36">UB4L36</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]
<P> --register power-up is low

<P><A NAME="RB4_mem[0][74]">RB4_mem[0][74]</A> = DFFEAS(<A HREF="#RB4L13">RB4L13</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RB4L12">RB4L12</A>,  ,  ,  ,  );


<P> --RB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]
<P> --register power-up is low

<P><A NAME="RB4_mem[0][56]">RB4_mem[0][56]</A> = DFFEAS(<A HREF="#RB4L14">RB4L14</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RB4L12">RB4L12</A>,  ,  ,  ,  );


<P> --KC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
<P><A NAME="KC1L2">KC1L2</A> = ( <A HREF="#RB4_mem[0][74]">RB4_mem[0][74]</A> & ( <A HREF="#RB4_mem[0][56]">RB4_mem[0][56]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & !<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A>)) ) ) ) # ( !<A HREF="#RB4_mem[0][74]">RB4_mem[0][74]</A> & ( <A HREF="#RB4_mem[0][56]">RB4_mem[0][56]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & !<A HREF="#UB4_read_latency_shift_reg[0]">UB4_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#RB4_mem[0][74]">RB4_mem[0][74]</A> & ( !<A HREF="#RB4_mem[0][56]">RB4_mem[0][56]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & !<A HREF="#UB4_read_latency_shift_reg[0]">UB4_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#RB4_mem[0][74]">RB4_mem[0][74]</A> & ( !<A HREF="#RB4_mem[0][56]">RB4_mem[0][56]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & !<A HREF="#UB4_read_latency_shift_reg[0]">UB4_read_latency_shift_reg[0]</A>))) ) ) );


<P> --KC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1
<P><A NAME="KC1L3">KC1L3</A> = (!<A HREF="#YB3L1">YB3L1</A> & <A HREF="#KC1L2">KC1L2</A>);


<P> --CC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
<P> --register power-up is low

<P><A NAME="CC1_end_begintransfer">CC1_end_begintransfer</A> = DFFEAS(<A HREF="#CC1L7">CC1L7</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
<P><A NAME="YC1_E_st_stall">YC1_E_st_stall</A> = ( <A HREF="#XB1L3">XB1L3</A> & ( <A HREF="#CC1L2">CC1L2</A> & ( (<A HREF="#YC1L944">YC1L944</A>) # (<A HREF="#YC1_d_write">YC1_d_write</A>) ) ) ) # ( !<A HREF="#XB1L3">XB1L3</A> & ( <A HREF="#CC1L2">CC1L2</A> & ( (<A HREF="#YC1L944">YC1L944</A>) # (<A HREF="#YC1_d_write">YC1_d_write</A>) ) ) ) # ( <A HREF="#XB1L3">XB1L3</A> & ( !<A HREF="#CC1L2">CC1L2</A> & ( ((<A HREF="#YC1_d_write">YC1_d_write</A> & (<A HREF="#CC1L1">CC1L1</A> & !<A HREF="#XB1L4">XB1L4</A>))) # (<A HREF="#YC1L944">YC1L944</A>) ) ) ) # ( !<A HREF="#XB1L3">XB1L3</A> & ( !<A HREF="#CC1L2">CC1L2</A> & ( <A HREF="#YC1L944">YC1L944</A> ) ) );


<P> --DC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~2
<P><A NAME="DC1L5">DC1L5</A> = (!<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & (<A HREF="#DC1L3">DC1L3</A> & <A HREF="#DC1L4">DC1L4</A>));


<P> --UB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_waitrequest_generated~0
<P><A NAME="UB6L12">UB6L12</A> = ( <A HREF="#XB1L7">XB1L7</A> & ( (!<A HREF="#UB6_wait_latency_counter[1]">UB6_wait_latency_counter[1]</A> & (!<A HREF="#UB6_wait_latency_counter[0]">UB6_wait_latency_counter[0]</A> $ (((!<A HREF="#W1L1">W1L1</A>) # (!<A HREF="#W1L4">W1L4</A>))))) ) ) # ( !<A HREF="#XB1L7">XB1L7</A> & ( (!<A HREF="#UB6_wait_latency_counter[1]">UB6_wait_latency_counter[1]</A> & <A HREF="#UB6_wait_latency_counter[0]">UB6_wait_latency_counter[0]</A>) ) );


<P> --RB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="RB6_mem_used[0]">RB6_mem_used[0]</A> = DFFEAS(<A HREF="#RB6L3">RB6L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="RB6L5">RB6L5</A> = ( !<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ( <A HREF="#RB6_mem_used[0]">RB6_mem_used[0]</A> & ( ((<A HREF="#DC1L5">DC1L5</A> & (<A HREF="#UB6L12">UB6L12</A> & <A HREF="#UB6L15">UB6L15</A>))) # (<A HREF="#RB6_mem_used[1]">RB6_mem_used[1]</A>) ) ) ) # ( <A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ( !<A HREF="#RB6_mem_used[0]">RB6_mem_used[0]</A> & ( <A HREF="#RB6_mem_used[1]">RB6_mem_used[1]</A> ) ) ) # ( !<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ( !<A HREF="#RB6_mem_used[0]">RB6_mem_used[0]</A> & ( <A HREF="#RB6_mem_used[1]">RB6_mem_used[1]</A> ) ) );


<P> --YC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> = DFFEAS(<A HREF="#YC1L250">YC1L250</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> = DFFEAS(<A HREF="#YC1L235">YC1L235</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
<P> --register power-up is low

<P><A NAME="YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> = DFFEAS(<A HREF="#YC1L303">YC1L303</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
<P> --register power-up is low

<P><A NAME="YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> = DFFEAS(<A HREF="#YC1L302">YC1L302</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[4]">YC1_E_src1[4]</A> = DFFEAS(<A HREF="#YC1L683">YC1L683</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[4]">YC1_E_src2[4]</A> = DFFEAS(<A HREF="#YC1L719">YC1L719</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~0
<P><A NAME="YC1L358">YC1L358</A> = (!<A HREF="#YC1_E_src1[4]">YC1_E_src1[4]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src2[4]">YC1_E_src2[4]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src2[4]">YC1_E_src2[4]</A>))))) # (<A HREF="#YC1_E_src1[4]">YC1_E_src1[4]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src2[4]">YC1_E_src2[4]</A>)))));


<P> --YC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~0
<P><A NAME="YC1L315">YC1L315</A> = ( <A HREF="#YC1L62">YC1L62</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L358">YC1L358</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[4]">YC1_E_shift_rot_result[4]</A>)))) ) ) # ( !<A HREF="#YC1L62">YC1L62</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L358">YC1L358</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[4]">YC1_E_shift_rot_result[4]</A>)))) ) );


<P> --YC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> = DFFEAS(<A HREF="#YC1_D_op_rdctl">YC1_D_op_rdctl</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> = DFFEAS(<A HREF="#YC1L211">YC1L211</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
<P><A NAME="YC1L343">YC1L343</A> = (<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>) # (<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A>);


<P> --YC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[10]">YC1_E_src1[10]</A> = DFFEAS(<A HREF="#YC1L689">YC1L689</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~1
<P><A NAME="YC1L364">YC1L364</A> = (!<A HREF="#YC1_E_src1[10]">YC1_E_src1[10]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src2[10]">YC1_E_src2[10]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src2[10]">YC1_E_src2[10]</A>))))) # (<A HREF="#YC1_E_src1[10]">YC1_E_src1[10]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src2[10]">YC1_E_src2[10]</A>)))));


<P> --YC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~2
<P><A NAME="YC1L321">YC1L321</A> = ( <A HREF="#YC1L66">YC1L66</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L364">YC1L364</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[10]">YC1_E_shift_rot_result[10]</A>)))) ) ) # ( !<A HREF="#YC1L66">YC1L66</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L364">YC1L364</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[10]">YC1_E_shift_rot_result[10]</A>)))) ) );


<P> --YC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[12]">YC1_E_src1[12]</A> = DFFEAS(<A HREF="#YC1L691">YC1L691</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~2
<P><A NAME="YC1L366">YC1L366</A> = (!<A HREF="#YC1_E_src1[12]">YC1_E_src1[12]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src2[12]">YC1_E_src2[12]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src2[12]">YC1_E_src2[12]</A>))))) # (<A HREF="#YC1_E_src1[12]">YC1_E_src1[12]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src2[12]">YC1_E_src2[12]</A>)))));


<P> --YC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~3
<P><A NAME="YC1L323">YC1L323</A> = ( <A HREF="#YC1L70">YC1L70</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L366">YC1L366</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[12]">YC1_E_shift_rot_result[12]</A>)))) ) ) # ( !<A HREF="#YC1L70">YC1L70</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L366">YC1L366</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[12]">YC1_E_shift_rot_result[12]</A>)))) ) );


<P> --YC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[9]">YC1_E_src1[9]</A> = DFFEAS(<A HREF="#YC1L688">YC1L688</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~3
<P><A NAME="YC1L363">YC1L363</A> = (!<A HREF="#YC1_E_src2[9]">YC1_E_src2[9]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[9]">YC1_E_src1[9]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[9]">YC1_E_src1[9]</A>))))) # (<A HREF="#YC1_E_src2[9]">YC1_E_src2[9]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[9]">YC1_E_src1[9]</A>)))));


<P> --YC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~4
<P><A NAME="YC1L320">YC1L320</A> = ( <A HREF="#YC1L74">YC1L74</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L363">YC1L363</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[9]">YC1_E_shift_rot_result[9]</A>)))) ) ) # ( !<A HREF="#YC1L74">YC1L74</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L363">YC1L363</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[9]">YC1_E_shift_rot_result[9]</A>)))) ) );


<P> --YC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[8]">YC1_E_src1[8]</A> = DFFEAS(<A HREF="#YC1L687">YC1L687</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~4
<P><A NAME="YC1L362">YC1L362</A> = (!<A HREF="#YC1_E_src2[8]">YC1_E_src2[8]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[8]">YC1_E_src1[8]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[8]">YC1_E_src1[8]</A>))))) # (<A HREF="#YC1_E_src2[8]">YC1_E_src2[8]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[8]">YC1_E_src1[8]</A>)))));


<P> --YC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~5
<P><A NAME="YC1L319">YC1L319</A> = ( <A HREF="#YC1L78">YC1L78</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L362">YC1L362</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[8]">YC1_E_shift_rot_result[8]</A>)))) ) ) # ( !<A HREF="#YC1L78">YC1L78</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L362">YC1L362</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[8]">YC1_E_shift_rot_result[8]</A>)))) ) );


<P> --YC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[7]">YC1_E_src1[7]</A> = DFFEAS(<A HREF="#YC1L686">YC1L686</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~5
<P><A NAME="YC1L361">YC1L361</A> = (!<A HREF="#YC1_E_src2[7]">YC1_E_src2[7]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[7]">YC1_E_src1[7]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[7]">YC1_E_src1[7]</A>))))) # (<A HREF="#YC1_E_src2[7]">YC1_E_src2[7]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[7]">YC1_E_src1[7]</A>)))));


<P> --YC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~6
<P><A NAME="YC1L318">YC1L318</A> = ( <A HREF="#YC1L82">YC1L82</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L361">YC1L361</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[7]">YC1_E_shift_rot_result[7]</A>)))) ) ) # ( !<A HREF="#YC1L82">YC1L82</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L361">YC1L361</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[7]">YC1_E_shift_rot_result[7]</A>)))) ) );


<P> --YC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[5]">YC1_E_src1[5]</A> = DFFEAS(<A HREF="#YC1L684">YC1L684</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~6
<P><A NAME="YC1L359">YC1L359</A> = (!<A HREF="#YC1_E_src2[5]">YC1_E_src2[5]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[5]">YC1_E_src1[5]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[5]">YC1_E_src1[5]</A>))))) # (<A HREF="#YC1_E_src2[5]">YC1_E_src2[5]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[5]">YC1_E_src1[5]</A>)))));


<P> --YC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~7
<P><A NAME="YC1L316">YC1L316</A> = ( <A HREF="#YC1L86">YC1L86</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L359">YC1L359</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[5]">YC1_E_shift_rot_result[5]</A>)))) ) ) # ( !<A HREF="#YC1L86">YC1L86</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L359">YC1L359</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[5]">YC1_E_shift_rot_result[5]</A>)))) ) );


<P> --YC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[6]">YC1_E_src1[6]</A> = DFFEAS(<A HREF="#YC1L685">YC1L685</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~7
<P><A NAME="YC1L360">YC1L360</A> = (!<A HREF="#YC1_E_src2[6]">YC1_E_src2[6]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[6]">YC1_E_src1[6]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[6]">YC1_E_src1[6]</A>))))) # (<A HREF="#YC1_E_src2[6]">YC1_E_src2[6]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[6]">YC1_E_src1[6]</A>)))));


<P> --YC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~8
<P><A NAME="YC1L317">YC1L317</A> = ( <A HREF="#YC1L90">YC1L90</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L360">YC1L360</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[6]">YC1_E_shift_rot_result[6]</A>)))) ) ) # ( !<A HREF="#YC1L90">YC1L90</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L360">YC1L360</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[6]">YC1_E_shift_rot_result[6]</A>)))) ) );


<P> --YC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[11]">YC1_E_src1[11]</A> = DFFEAS(<A HREF="#YC1L690">YC1L690</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~8
<P><A NAME="YC1L365">YC1L365</A> = (!<A HREF="#YC1_E_src2[11]">YC1_E_src2[11]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[11]">YC1_E_src1[11]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[11]">YC1_E_src1[11]</A>))))) # (<A HREF="#YC1_E_src2[11]">YC1_E_src2[11]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[11]">YC1_E_src1[11]</A>)))));


<P> --YC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~9
<P><A NAME="YC1L322">YC1L322</A> = ( <A HREF="#YC1L94">YC1L94</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L365">YC1L365</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[11]">YC1_E_shift_rot_result[11]</A>)))) ) ) # ( !<A HREF="#YC1L94">YC1L94</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L365">YC1L365</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[11]">YC1_E_shift_rot_result[11]</A>)))) ) );


<P> --YC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[13]">YC1_E_src1[13]</A> = DFFEAS(<A HREF="#YC1L692">YC1L692</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~9
<P><A NAME="YC1L367">YC1L367</A> = (!<A HREF="#YC1_E_src1[13]">YC1_E_src1[13]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src2[13]">YC1_E_src2[13]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src2[13]">YC1_E_src2[13]</A>))))) # (<A HREF="#YC1_E_src1[13]">YC1_E_src1[13]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src2[13]">YC1_E_src2[13]</A>)))));


<P> --YC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~10
<P><A NAME="YC1L324">YC1L324</A> = ( <A HREF="#YC1L98">YC1L98</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L367">YC1L367</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[13]">YC1_E_shift_rot_result[13]</A>)))) ) ) # ( !<A HREF="#YC1L98">YC1L98</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L367">YC1L367</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[13]">YC1_E_shift_rot_result[13]</A>)))) ) );


<P> --YC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[14]">YC1_E_src1[14]</A> = DFFEAS(<A HREF="#YC1L693">YC1L693</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10
<P><A NAME="YC1L368">YC1L368</A> = (!<A HREF="#YC1_E_src1[14]">YC1_E_src1[14]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src2[14]">YC1_E_src2[14]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src2[14]">YC1_E_src2[14]</A>))))) # (<A HREF="#YC1_E_src1[14]">YC1_E_src1[14]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src2[14]">YC1_E_src2[14]</A>)))));


<P> --YC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11
<P><A NAME="YC1L325">YC1L325</A> = ( <A HREF="#YC1L102">YC1L102</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L368">YC1L368</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[14]">YC1_E_shift_rot_result[14]</A>)))) ) ) # ( !<A HREF="#YC1L102">YC1L102</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L368">YC1L368</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[14]">YC1_E_shift_rot_result[14]</A>)))) ) );


<P> --YC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[15]">YC1_E_src1[15]</A> = DFFEAS(<A HREF="#YC1L694">YC1L694</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11
<P><A NAME="YC1L369">YC1L369</A> = (!<A HREF="#YC1_E_src1[15]">YC1_E_src1[15]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src2[15]">YC1_E_src2[15]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src2[15]">YC1_E_src2[15]</A>))))) # (<A HREF="#YC1_E_src1[15]">YC1_E_src1[15]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src2[15]">YC1_E_src2[15]</A>)))));


<P> --YC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12
<P><A NAME="YC1L326">YC1L326</A> = ( <A HREF="#YC1L106">YC1L106</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L369">YC1L369</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[15]">YC1_E_shift_rot_result[15]</A>)))) ) ) # ( !<A HREF="#YC1L106">YC1L106</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L369">YC1L369</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[15]">YC1_E_shift_rot_result[15]</A>)))) ) );


<P> --YC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[16]">YC1_E_src1[16]</A> = DFFEAS(<A HREF="#YC1L695">YC1L695</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~12
<P><A NAME="YC1L370">YC1L370</A> = (!<A HREF="#YC1_E_src1[16]">YC1_E_src1[16]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src2[16]">YC1_E_src2[16]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src2[16]">YC1_E_src2[16]</A>))))) # (<A HREF="#YC1_E_src1[16]">YC1_E_src1[16]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src2[16]">YC1_E_src2[16]</A>)))));


<P> --YC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~13
<P><A NAME="YC1L327">YC1L327</A> = ( <A HREF="#YC1L110">YC1L110</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L370">YC1L370</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[16]">YC1_E_shift_rot_result[16]</A>)))) ) ) # ( !<A HREF="#YC1L110">YC1L110</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L370">YC1L370</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[16]">YC1_E_shift_rot_result[16]</A>)))) ) );


<P> --QB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|m0_write~0
<P><A NAME="QB6L1">QB6L1</A> = (<A HREF="#W1L4">W1L4</A> & <A HREF="#XB1L7">XB1L7</A>);


<P> --UB6L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter~0
<P><A NAME="UB6L19">UB6L19</A> = (<A HREF="#QB6L1">QB6L1</A> & ((!<A HREF="#UB6_wait_latency_counter[1]">UB6_wait_latency_counter[1]</A> & (<A HREF="#UB6_wait_latency_counter[0]">UB6_wait_latency_counter[0]</A> & <A HREF="#W1L1">W1L1</A>)) # (<A HREF="#UB6_wait_latency_counter[1]">UB6_wait_latency_counter[1]</A> & (!<A HREF="#UB6_wait_latency_counter[0]">UB6_wait_latency_counter[0]</A>))));


<P> --UB6L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter~1
<P><A NAME="UB6L20">UB6L20</A> = (!<A HREF="#UB6_wait_latency_counter[0]">UB6_wait_latency_counter[0]</A> & (<A HREF="#QB6L1">QB6L1</A> & !<A HREF="#UB6L12">UB6L12</A>));


<P> --YC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[2]">YC1_E_src1[2]</A> = DFFEAS(<A HREF="#YC1L681">YC1L681</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[2]">YC1_E_src2[2]</A> = DFFEAS(<A HREF="#YC1L717">YC1L717</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13
<P><A NAME="YC1L356">YC1L356</A> = (!<A HREF="#YC1_E_src1[2]">YC1_E_src1[2]</A> & ((!<A HREF="#YC1_E_src2[2]">YC1_E_src2[2]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & !<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>)) # (<A HREF="#YC1_E_src2[2]">YC1_E_src2[2]</A> & (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A>)))) # (<A HREF="#YC1_E_src1[2]">YC1_E_src1[2]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_E_src2[2]">YC1_E_src2[2]</A>) # (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>)))));


<P> --YC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14
<P><A NAME="YC1L313">YC1L313</A> = ( <A HREF="#YC1L114">YC1L114</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # (<A HREF="#YC1L356">YC1L356</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_E_shift_rot_result[2]">YC1_E_shift_rot_result[2]</A>)) ) ) # ( !<A HREF="#YC1L114">YC1L114</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & <A HREF="#YC1L356">YC1L356</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_E_shift_rot_result[2]">YC1_E_shift_rot_result[2]</A>)) ) );


<P> --YC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
<P> --register power-up is low

<P><A NAME="YC1_E_src1[3]">YC1_E_src1[3]</A> = DFFEAS(<A HREF="#YC1L682">YC1L682</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[3]">YC1_E_src2[3]</A> = DFFEAS(<A HREF="#YC1L718">YC1L718</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~14
<P><A NAME="YC1L357">YC1L357</A> = (!<A HREF="#YC1_E_src1[3]">YC1_E_src1[3]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src2[3]">YC1_E_src2[3]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src2[3]">YC1_E_src2[3]</A>))))) # (<A HREF="#YC1_E_src1[3]">YC1_E_src1[3]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src2[3]">YC1_E_src2[3]</A>)))));


<P> --YC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~15
<P><A NAME="YC1L314">YC1L314</A> = ( <A HREF="#YC1L118">YC1L118</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L357">YC1L357</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[3]">YC1_E_shift_rot_result[3]</A>)))) ) ) # ( !<A HREF="#YC1L118">YC1L118</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L357">YC1L357</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[3]">YC1_E_shift_rot_result[3]</A>)))) ) );


<P> --YC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[4]">YC1_D_iw[4]</A> = DFFEAS(<A HREF="#YC1L594">YC1L594</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[1]">YC1_D_iw[1]</A> = DFFEAS(<A HREF="#YC1L591">YC1L591</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[3]">YC1_D_iw[3]</A> = DFFEAS(<A HREF="#YC1L593">YC1L593</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
<P><A NAME="YC1L237">YC1L237</A> = (<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & ((<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>) # (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A>))));


<P> --YC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
<P><A NAME="YC1L238">YC1L238</A> = (!<A HREF="#YC1L237">YC1L237</A>) # (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>);


<P> --CB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
<P> --register power-up is low

<P><A NAME="CB1_state">CB1_state</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L45">CB1L45</A>, !<A HREF="#A1L2">A1L2</A>);


<P> --CB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
<P> --register power-up is low

<P><A NAME="CB1_user_saw_rvalid">CB1_user_saw_rvalid</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L81">CB1L81</A>, !<A HREF="#A1L2">A1L2</A>);


<P> --A1L11 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
<P><A NAME="A1L11">A1L11</A> = INPUT();


<P> --CB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
<P><A NAME="CB1L68">CB1L68</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#CB1_state">CB1_state</A>, !<A HREF="#CB1_count[1]">CB1_count[1]</A>, !<A HREF="#CB1_user_saw_rvalid">CB1_user_saw_rvalid</A>, !<A HREF="#CB1_td_shift[9]">CB1_td_shift[9]</A>, !<A HREF="#A1L11">A1L11</A>);


<P> --CB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
<P> --register power-up is low

<P><A NAME="CB1_tck_t_dav">CB1_tck_t_dav</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L54">CB1L54</A>, !<A HREF="#A1L2">A1L2</A>);


<P> --CB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[1]">CB1_td_shift[1]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L72">CB1L72</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --CB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
<P> --register power-up is low

<P><A NAME="CB1_count[9]">CB1_count[9]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L15">CB1L15</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --CB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
<P> --register power-up is low

<P><A NAME="CB1_rvalid">CB1_rvalid</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1_rvalid0">CB1_rvalid0</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --CB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
<P><A NAME="CB1L69">CB1L69</A> = AMPP_FUNCTION(!<A HREF="#CB1_state">CB1_state</A>, !<A HREF="#CB1L68">CB1L68</A>, !<A HREF="#CB1_tck_t_dav">CB1_tck_t_dav</A>, !<A HREF="#CB1_td_shift[1]">CB1_td_shift[1]</A>, !<A HREF="#CB1_count[9]">CB1_count[9]</A>, !<A HREF="#CB1_rvalid">CB1_rvalid</A>);


<P> --A1L8 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
<P><A NAME="A1L8">A1L8</A> = INPUT();


<P> --A1L13 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
<P><A NAME="A1L13">A1L13</A> = INPUT();


<P> --A1L3 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
<P><A NAME="A1L3">A1L3</A> = INPUT();


<P> --A1L6 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
<P><A NAME="A1L6">A1L6</A> = INPUT();


<P> --CB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
<P><A NAME="CB1L57">CB1L57</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#A1L13">A1L13</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L6">A1L6</A>);


<P> --XD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
<P> --register power-up is low

<P><A NAME="XD3_din_s1">XD3_din_s1</A> = DFFEAS(<A HREF="#KD1_monitor_ready">KD1_monitor_ready</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[0]">SD1_MonDReg[0]</A> = DFFEAS(<A HREF="#SD1L90">SD1L90</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>,  ,  ,  ,  );


<P> --VD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
<P><A NAME="VD1L57">VD1L57</A> = ( <A HREF="#SD1_MonDReg[0]">SD1_MonDReg[0]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[0]">HD1_break_readreg[0]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[2]">VD1_sr[2]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[0]">SD1_MonDReg[0]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[0]">HD1_break_readreg[0]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[2]">VD1_sr[2]</A>)))) ) );


<P> --VD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~9
<P><A NAME="VD1L20">VD1L20</A> = (<A HREF="#A1L16">A1L16</A> & ((!<A HREF="#A1L29">A1L29</A>) # ((!<A HREF="#A1L15">A1L15</A>) # (<A HREF="#A1L40">A1L40</A>))));


<P> --VD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~10
<P><A NAME="VD1L21">VD1L21</A> = (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & ((<A HREF="#A1L20">A1L20</A>) # (<A HREF="#A1L29">A1L29</A>))));


<P> --A1L34 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
<P><A NAME="A1L34">A1L34</A> = INPUT();


<P> --TD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
<P><A NAME="TD1_virtual_state_uir">TD1_virtual_state_uir</A> = (<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & <A HREF="#A1L34">A1L34</A>));


<P> --XD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
<P> --register power-up is low

<P><A NAME="XD2_din_s1">XD2_din_s1</A> = DFFEAS(<A HREF="#YC1_hbreak_enabled">YC1_hbreak_enabled</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
<P> --register power-up is low

<P><A NAME="YC1_R_wr_dst_reg">YC1_R_wr_dst_reg</A> = DFFEAS(<A HREF="#YC1_D_wr_dst_reg">YC1_D_wr_dst_reg</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
<P> --register power-up is low

<P><A NAME="YC1_W_valid">YC1_W_valid</A> = DFFEAS(<A HREF="#YC1L824">YC1L824</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
<P><A NAME="YC1_W_rf_wren">YC1_W_rf_wren</A> = ((<A HREF="#YC1_R_wr_dst_reg">YC1_R_wr_dst_reg</A> & <A HREF="#YC1_W_valid">YC1_W_valid</A>)) # (<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --YC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> = DFFEAS(<A HREF="#YC1L233">YC1L233</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
<P> --register power-up is low

<P><A NAME="YC1_W_cmp_result">YC1_W_cmp_result</A> = DFFEAS(<A HREF="#YC1L346">YC1L346</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
<P> --register power-up is low

<P><A NAME="YC1_W_control_rd_data[0]">YC1_W_control_rd_data[0]</A> = DFFEAS(<A HREF="#YC1L349">YC1L349</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
<P> --register power-up is low

<P><A NAME="YC1_R_dst_regnum[0]">YC1_R_dst_regnum[0]</A> = DFFEAS(<A HREF="#YC1L259">YC1L259</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
<P> --register power-up is low

<P><A NAME="YC1_R_dst_regnum[1]">YC1_R_dst_regnum[1]</A> = DFFEAS(<A HREF="#YC1L261">YC1L261</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
<P> --register power-up is low

<P><A NAME="YC1_R_dst_regnum[2]">YC1_R_dst_regnum[2]</A> = DFFEAS(<A HREF="#YC1L263">YC1L263</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
<P> --register power-up is low

<P><A NAME="YC1_R_dst_regnum[3]">YC1_R_dst_regnum[3]</A> = DFFEAS(<A HREF="#YC1L265">YC1L265</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
<P> --register power-up is low

<P><A NAME="YC1_R_dst_regnum[4]">YC1_R_dst_regnum[4]</A> = DFFEAS(<A HREF="#YC1L267">YC1L267</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
<P> --register power-up is low

<P><A NAME="AB1_altera_reset_synchronizer_int_chain[3]">AB1_altera_reset_synchronizer_int_chain[3]</A> = DFFEAS(<A HREF="#AB1_altera_reset_synchronizer_int_chain[2]">AB1_altera_reset_synchronizer_int_chain[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
<P> --register power-up is low

<P><A NAME="AB1_altera_reset_synchronizer_int_chain[2]">AB1_altera_reset_synchronizer_int_chain[2]</A> = DFFEAS(<A HREF="#AB1_altera_reset_synchronizer_int_chain[1]">AB1_altera_reset_synchronizer_int_chain[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
<P> --register power-up is low

<P><A NAME="AB1_r_sync_rst_chain[2]">AB1_r_sync_rst_chain[2]</A> = DFFEAS(<A HREF="#AB1L18">AB1L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1L17 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0
<P><A NAME="AB1L17">AB1L17</A> = (<A HREF="#AB1_altera_reset_synchronizer_int_chain[2]">AB1_altera_reset_synchronizer_int_chain[2]</A> & <A HREF="#AB1_r_sync_rst_chain[2]">AB1_r_sync_rst_chain[2]</A>);


<P> --YC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
<P> --register power-up is low

<P><A NAME="YC1_R_valid">YC1_R_valid</A> = DFFEAS(<A HREF="#YC1_D_valid">YC1_D_valid</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
<P><A NAME="YC1L254">YC1L254</A> = (<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ((!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>) # (!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))));


<P> --QB2_rp_valid is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|rp_valid
<P><A NAME="QB2_rp_valid">QB2_rp_valid</A> = ((<A HREF="#RB2_mem[0][75]">RB2_mem[0][75]</A> & <A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A>)) # (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A>);


<P> --MC2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0
<P><A NAME="MC2L14">MC2L14</A> = ( <A HREF="#MC2_burst_uncompress_address_base[1]">MC2_burst_uncompress_address_base[1]</A> & ( <A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A> & ( (<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A> & (!<A HREF="#RB2_mem[0][19]">RB2_mem[0][19]</A> & ((<A HREF="#RB2_mem[0][75]">RB2_mem[0][75]</A>) # (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#MC2_burst_uncompress_address_base[1]">MC2_burst_uncompress_address_base[1]</A> & ( <A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A> & ( (<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A> & (!<A HREF="#RB2_mem[0][19]">RB2_mem[0][19]</A> & ((<A HREF="#RB2_mem[0][75]">RB2_mem[0][75]</A>) # (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A>)))) ) ) ) # ( <A HREF="#MC2_burst_uncompress_address_base[1]">MC2_burst_uncompress_address_base[1]</A> & ( !<A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A> & ( (<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A> & (!<A HREF="#RB2_mem[0][19]">RB2_mem[0][19]</A> & ((<A HREF="#RB2_mem[0][75]">RB2_mem[0][75]</A>) # (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#MC2_burst_uncompress_address_base[1]">MC2_burst_uncompress_address_base[1]</A> & ( !<A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A> & ( (!<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A>) # ((!<A HREF="#RB2_mem[0][19]">RB2_mem[0][19]</A>) # ((!<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A> & !<A HREF="#RB2_mem[0][75]">RB2_mem[0][75]</A>))) ) ) );


<P> --KC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
<P><A NAME="KC1_WideOr1">KC1_WideOr1</A> = ( <A HREF="#KC1L2">KC1L2</A> & ( (!<A HREF="#YB3L1">YB3L1</A> & ((!<A HREF="#QB2_rp_valid">QB2_rp_valid</A>) # ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#TB1L1">TB1L1</A>)))) ) );


<P> --YC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
<P><A NAME="YC1_d_read_nxt">YC1_d_read_nxt</A> = (!<A HREF="#YC1_d_read">YC1_d_read</A> & (<A HREF="#YC1_E_new_inst">YC1_E_new_inst</A> & ((<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>)))) # (<A HREF="#YC1_d_read">YC1_d_read</A> & (((<A HREF="#YC1_E_new_inst">YC1_E_new_inst</A> & <A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>)) # (<A HREF="#KC1_WideOr1">KC1_WideOr1</A>)));


<P> --RB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="RB2L15">RB2L15</A> = ((!<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A>) # (<A HREF="#RB2_mem[0][75]">RB2_mem[0][75]</A>)) # (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A>);


<P> --RB2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="RB2L16">RB2L16</A> = ( !<A HREF="#RB2L15">RB2L15</A> & ( (!<A HREF="#DC1L2">DC1L2</A> & (!<A HREF="#DC1L11">DC1L11</A> & (<A HREF="#DC1L9">DC1L9</A> & <A HREF="#UB6L15">UB6L15</A>))) ) );


<P> --RB2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~2
<P><A NAME="RB2L17">RB2L17</A> = ( <A HREF="#QB2L1">QB2L1</A> & ( <A HREF="#RB2L16">RB2L16</A> & ( (!<A HREF="#T1L65">T1L65</A>) # ((!<A HREF="#UB2L3">UB2L3</A> & !<A HREF="#QB2L4">QB2L4</A>)) ) ) ) # ( !<A HREF="#QB2L1">QB2L1</A> & ( <A HREF="#RB2L16">RB2L16</A> & ( ((!<A HREF="#T1L65">T1L65</A>) # ((!<A HREF="#UB2L3">UB2L3</A> & !<A HREF="#QB2L4">QB2L4</A>))) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>) ) ) ) # ( !<A HREF="#QB2L1">QB2L1</A> & ( !<A HREF="#RB2L16">RB2L16</A> & ( <A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> ) ) );


<P> --CC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
<P><A NAME="CC1L9">CC1L9</A> = ( <A HREF="#XB1L3">XB1L3</A> & ( <A HREF="#KC1_WideOr1">KC1_WideOr1</A> & ( ((<A HREF="#CB1_rst1">CB1_rst1</A> & (<A HREF="#YC1_d_read">YC1_d_read</A> & <A HREF="#XB1L4">XB1L4</A>))) # (<A HREF="#CC1_read_accepted">CC1_read_accepted</A>) ) ) ) # ( !<A HREF="#XB1L3">XB1L3</A> & ( <A HREF="#KC1_WideOr1">KC1_WideOr1</A> & ( ((<A HREF="#CB1_rst1">CB1_rst1</A> & <A HREF="#YC1_d_read">YC1_d_read</A>)) # (<A HREF="#CC1_read_accepted">CC1_read_accepted</A>) ) ) );


<P> --TB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg~0
<P><A NAME="TB2L51">TB2L51</A> = ( <A HREF="#DC1L9">DC1L9</A> & ( <A HREF="#TB2_count[0]">TB2_count[0]</A> & ( (<A HREF="#XB1L7">XB1L7</A> & (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (!<A HREF="#DC1L2">DC1L2</A> & !<A HREF="#DC1L11">DC1L11</A>))) ) ) ) # ( <A HREF="#DC1L9">DC1L9</A> & ( !<A HREF="#TB2_count[0]">TB2_count[0]</A> & ( ((<A HREF="#XB1L7">XB1L7</A> & (!<A HREF="#DC1L2">DC1L2</A> & !<A HREF="#DC1L11">DC1L11</A>))) # (<A HREF="#TB2_use_reg">TB2_use_reg</A>) ) ) ) # ( !<A HREF="#DC1L9">DC1L9</A> & ( !<A HREF="#TB2_count[0]">TB2_count[0]</A> & ( <A HREF="#TB2_use_reg">TB2_use_reg</A> ) ) );


<P> --TB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg~1
<P><A NAME="TB2L52">TB2L52</A> = ( <A HREF="#T1L65">T1L65</A> & ( <A HREF="#TB2L51">TB2L51</A> & ( ((!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (!<A HREF="#UB2L3">UB2L3</A> & !<A HREF="#QB2L4">QB2L4</A>))) # (<A HREF="#TB2_use_reg">TB2_use_reg</A>) ) ) ) # ( !<A HREF="#T1L65">T1L65</A> & ( <A HREF="#TB2L51">TB2L51</A> & ( (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>) # (<A HREF="#TB2_use_reg">TB2_use_reg</A>) ) ) ) # ( <A HREF="#T1L65">T1L65</A> & ( !<A HREF="#TB2L51">TB2L51</A> & ( (<A HREF="#TB2_use_reg">TB2_use_reg</A> & (((<A HREF="#QB2L4">QB2L4</A>) # (<A HREF="#UB2L3">UB2L3</A>)) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>))) ) ) ) # ( !<A HREF="#T1L65">T1L65</A> & ( !<A HREF="#TB2L51">TB2L51</A> & ( (<A HREF="#TB2_use_reg">TB2_use_reg</A> & <A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>) ) ) );


<P> --YC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
<P> --register power-up is low

<P><A NAME="YC1_d_byteenable[2]">YC1_d_byteenable[2]</A> = DFFEAS(<A HREF="#YC1L387">YC1L387</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[4]~0
<P><A NAME="TB2L25">TB2L25</A> = ( <A HREF="#T1L65">T1L65</A> & ( (!<A HREF="#TB2_use_reg">TB2_use_reg</A>) # ((!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (!<A HREF="#UB2L3">UB2L3</A> & !<A HREF="#QB2L4">QB2L4</A>))) ) ) # ( !<A HREF="#T1L65">T1L65</A> & ( (!<A HREF="#TB2_use_reg">TB2_use_reg</A>) # (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>) ) );


<P> --YC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
<P><A NAME="YC1L239">YC1L239</A> = (<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & ((<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>) # (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A>))));


<P> --YC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
<P><A NAME="YC1L240">YC1L240</A> = (!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & <A HREF="#YC1L239">YC1L239</A>);


<P> --YC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
<P><A NAME="YC1L389">YC1L389</A> = (!<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L122">YC1L122</A> & !<A HREF="#YC1L126">YC1L126</A>)) # (<A HREF="#YC1L240">YC1L240</A>))) # (<A HREF="#YC1L238">YC1L238</A> & ((!<A HREF="#YC1L122">YC1L122</A>) # ((!<A HREF="#YC1L240">YC1L240</A>))));


<P> --YC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
<P> --register power-up is low

<P><A NAME="YC1_d_byteenable[3]">YC1_d_byteenable[3]</A> = DFFEAS(<A HREF="#YC1L388">YC1L388</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1
<P><A NAME="YC1L386">YC1L386</A> = (!<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L122">YC1L122</A> & <A HREF="#YC1L126">YC1L126</A>)) # (<A HREF="#YC1L240">YC1L240</A>))) # (<A HREF="#YC1L238">YC1L238</A> & ((!<A HREF="#YC1L122">YC1L122</A>) # ((!<A HREF="#YC1L240">YC1L240</A>))));


<P> --T1L80 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[6]~0
<P><A NAME="T1L80">T1L80</A> = ((!<A HREF="#T1L65">T1L65</A>) # ((!<A HREF="#UB2L3">UB2L3</A> & !<A HREF="#QB2L4">QB2L4</A>))) # (<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --D1_bus_enable_d1 is RAM_controller:u1|bus_enable_d1
<P> --register power-up is low

<P><A NAME="D1_bus_enable_d1">D1_bus_enable_d1</A> = DFFEAS(<A HREF="#T1_bus_enable">T1_bus_enable</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#KEY[0]">KEY[0]</A>,  ,  ,  ,  ,  ,  );


<P> --D1_bus_enable_d2 is RAM_controller:u1|bus_enable_d2
<P> --register power-up is low

<P><A NAME="D1_bus_enable_d2">D1_bus_enable_d2</A> = DFFEAS(<A HREF="#D1_bus_enable_d1">D1_bus_enable_d1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#KEY[0]">KEY[0]</A>,  ,  ,  ,  ,  ,  );


<P> --D1L1 is RAM_controller:u1|ack_process~0
<P><A NAME="D1L1">D1L1</A> = (<A HREF="#D1_bus_enable_d1">D1_bus_enable_d1</A> & !<A HREF="#D1_bus_enable_d2">D1_bus_enable_d2</A>);


<P> --KEY[0] is KEY[0]
<P><A NAME="KEY[0]">KEY[0]</A> = INPUT();


<P> --T1_avalon_waitrequest is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest
<P><A NAME="T1_avalon_waitrequest">T1_avalon_waitrequest</A> = (<A HREF="#T1L65">T1L65</A> & ((<A HREF="#QB2L4">QB2L4</A>) # (<A HREF="#UB2L3">UB2L3</A>)));


<P> --TB2L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|count[0]~0
<P><A NAME="TB2L18">TB2L18</A> = ( <A HREF="#T1_avalon_waitrequest">T1_avalon_waitrequest</A> & ( <A HREF="#TB2_count[0]">TB2_count[0]</A> ) ) # ( !<A HREF="#T1_avalon_waitrequest">T1_avalon_waitrequest</A> & ( <A HREF="#TB2_count[0]">TB2_count[0]</A> & ( (!<A HREF="#TB2_use_reg">TB2_use_reg</A>) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>) ) ) ) # ( !<A HREF="#T1_avalon_waitrequest">T1_avalon_waitrequest</A> & ( !<A HREF="#TB2_count[0]">TB2_count[0]</A> & ( (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (((<A HREF="#XB1L7">XB1L7</A> & <A HREF="#DC1L10">DC1L10</A>)) # (<A HREF="#TB2_use_reg">TB2_use_reg</A>))) ) ) );


<P> --RB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="RB3_mem_used[0]">RB3_mem_used[0]</A> = DFFEAS(<A HREF="#RB3L3">RB3L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="RB3L5">RB3L5</A> = (!<A HREF="#RB3_mem_used[0]">RB3_mem_used[0]</A> & (<A HREF="#RB3_mem_used[1]">RB3_mem_used[1]</A>)) # (<A HREF="#RB3_mem_used[0]">RB3_mem_used[0]</A> & (!<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & ((<A HREF="#XB1L5">XB1L5</A>) # (<A HREF="#RB3_mem_used[1]">RB3_mem_used[1]</A>))));


<P> --UB3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0
<P><A NAME="UB3L7">UB3L7</A> = ( <A HREF="#QB3L1">QB3L1</A> & ( (<A HREF="#DC1L8">DC1L8</A> & ((!<A HREF="#W1L1">W1L1</A> $ (<A HREF="#UB3_wait_latency_counter[0]">UB3_wait_latency_counter[0]</A>)) # (<A HREF="#UB3_wait_latency_counter[1]">UB3_wait_latency_counter[1]</A>))) ) );


<P> --UB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
<P><A NAME="UB3L9">UB3L9</A> = (<A HREF="#UB3L7">UB3L7</A> & (!<A HREF="#UB3_wait_latency_counter[1]">UB3_wait_latency_counter[1]</A> $ (!<A HREF="#UB3_wait_latency_counter[0]">UB3_wait_latency_counter[0]</A>)));


<P> --UB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2
<P><A NAME="UB3L10">UB3L10</A> = (!<A HREF="#UB3_wait_latency_counter[0]">UB3_wait_latency_counter[0]</A> & <A HREF="#UB3L7">UB3L7</A>);


<P> --XB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0
<P><A NAME="XB1L9">XB1L9</A> = ( <A HREF="#DC1L11">DC1L11</A> & ( (<A HREF="#XB1L7">XB1L7</A> & <A HREF="#DC1L7">DC1L7</A>) ) ) # ( !<A HREF="#DC1L11">DC1L11</A> & ( (<A HREF="#XB1L7">XB1L7</A> & ((!<A HREF="#DC1L1">DC1L1</A>) # (<A HREF="#DC1L7">DC1L7</A>))) ) );


<P> --YC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
<P> --register power-up is low

<P><A NAME="YC1_i_read">YC1_i_read</A> = DFFEAS(<A HREF="#YC1L984">YC1L984</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
<P> --register power-up is low

<P><A NAME="CC2_read_accepted">CC2_read_accepted</A> = DFFEAS(<A HREF="#CC2L3">CC2L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0
<P><A NAME="BC2L1">BC2L1</A> = (<A HREF="#CB1_rst1">CB1_rst1</A> & (!<A HREF="#YC1_i_read">YC1_i_read</A> & !<A HREF="#CC2_read_accepted">CC2_read_accepted</A>));


<P> --YC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[10]">YC1_F_pc[10]</A> = DFFEAS(<A HREF="#YC1L639">YC1L639</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>,  ,  ,  ,  );


<P> --EC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal0~0
<P><A NAME="EC1L1">EC1L1</A> = ( !<A HREF="#YC1_F_pc[11]">YC1_F_pc[11]</A> & ( !<A HREF="#YC1_F_pc[13]">YC1_F_pc[13]</A> & ( (!<A HREF="#YC1_F_pc[10]">YC1_F_pc[10]</A> & (!<A HREF="#YC1_F_pc[12]">YC1_F_pc[12]</A> & (!<A HREF="#YC1_F_pc[14]">YC1_F_pc[14]</A> & !<A HREF="#YC1_F_pc[9]">YC1_F_pc[9]</A>))) ) ) );


<P> --AC2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]
<P> --register power-up is low

<P><A NAME="AC2_saved_grant[1]">AC2_saved_grant[1]</A> = DFFEAS(<A HREF="#RC2L2">RC2L2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#AC2L57">AC2L57</A>,  ,  ,  ,  );


<P> --AC2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0
<P><A NAME="AC2L56">AC2L56</A> = (<A HREF="#BC2L1">BC2L1</A> & (!<A HREF="#EC1L1">EC1L1</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>));


<P> --CC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
<P><A NAME="CC1L10">CC1L10</A> = (<A HREF="#YC1_d_read">YC1_d_read</A> & !<A HREF="#CC1_read_accepted">CC1_read_accepted</A>);


<P> --RB5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
<P><A NAME="RB5L16">RB5L16</A> = ( <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & ( (!<A HREF="#CC1L10">CC1L10</A> & (((!<A HREF="#YC1_i_read">YC1_i_read</A> & !<A HREF="#CC2_read_accepted">CC2_read_accepted</A>)))) # (<A HREF="#CC1L10">CC1L10</A> & (((!<A HREF="#YC1_i_read">YC1_i_read</A> & !<A HREF="#CC2_read_accepted">CC2_read_accepted</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>))) ) ) # ( !<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & ( (<A HREF="#CC1L10">CC1L10</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>) ) );


<P> --RB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="RB5_mem_used[0]">RB5_mem_used[0]</A> = DFFEAS(<A HREF="#RB5L10">RB5L10</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="RB5L12">RB5L12</A> = (<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A> & ((!<A HREF="#UB5_read_latency_shift_reg[0]">UB5_read_latency_shift_reg[0]</A>) # (!<A HREF="#RB5_mem_used[0]">RB5_mem_used[0]</A>)));


<P> --RB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="RB5L13">RB5L13</A> = (!<A HREF="#RB5_mem_used[0]">RB5_mem_used[0]</A>) # (<A HREF="#UB5_read_latency_shift_reg[0]">UB5_read_latency_shift_reg[0]</A>);


<P> --RB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2
<P><A NAME="RB5L14">RB5L14</A> = (<A HREF="#CB1_rst1">CB1_rst1</A> & !<A HREF="#RB5L13">RB5L13</A>);


<P> --RB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3
<P><A NAME="RB5L15">RB5L15</A> = ( <A HREF="#RB5L12">RB5L12</A> & ( <A HREF="#RB5L14">RB5L14</A> ) ) # ( !<A HREF="#RB5L12">RB5L12</A> & ( <A HREF="#RB5L14">RB5L14</A> & ( (<A HREF="#RB5L16">RB5L16</A> & (((<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#XB1L9">XB1L9</A>)) # (<A HREF="#AC2L56">AC2L56</A>))) ) ) ) # ( <A HREF="#RB5L12">RB5L12</A> & ( !<A HREF="#RB5L14">RB5L14</A> ) );


<P> --YB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
<P><A NAME="YB1L2">YB1L2</A> = (<A HREF="#BC2L1">BC2L1</A> & !<A HREF="#EC1L1">EC1L1</A>);


<P> --RC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
<P> --register power-up is low

<P><A NAME="RC2_top_priority_reg[0]">RC2_top_priority_reg[0]</A> = DFFEAS(<A HREF="#RC2L6">RC2L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RC2L5">RC2L5</A>,  ,  ,  ,  );


<P> --RC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
<P> --register power-up is low

<P><A NAME="RC2_top_priority_reg[1]">RC2_top_priority_reg[1]</A> = DFFEAS(<A HREF="#RC2L1">RC2L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RC2L5">RC2L5</A>,  ,  ,  ,  );


<P> --RC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
<P><A NAME="RC2L1">RC2L1</A> = (<A HREF="#XB1L9">XB1L9</A> & ((!<A HREF="#RC2_top_priority_reg[0]">RC2_top_priority_reg[0]</A>) # ((!<A HREF="#YB1L2">YB1L2</A> & <A HREF="#RC2_top_priority_reg[1]">RC2_top_priority_reg[1]</A>))));


<P> --AC2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress
<P> --register power-up is low

<P><A NAME="AC2_packet_in_progress">AC2_packet_in_progress</A> = DFFEAS(<A HREF="#AC2L2">AC2L2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
<P><A NAME="UB5L3">UB5L3</A> = (<A HREF="#CB1_rst1">CB1_rst1</A> & !<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A>);


<P> --AC2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0
<P><A NAME="AC2L57">AC2L57</A> = ( <A HREF="#AC2_packet_in_progress">AC2_packet_in_progress</A> & ( <A HREF="#UB5L3">UB5L3</A> & ( (!<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#AC2L56">AC2L56</A>)))) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & (((<A HREF="#AC2L56">AC2L56</A>)) # (<A HREF="#XB1L9">XB1L9</A>))) ) ) ) # ( !<A HREF="#AC2_packet_in_progress">AC2_packet_in_progress</A> & ( <A HREF="#UB5L3">UB5L3</A> & ( ((!<A HREF="#AC2L56">AC2L56</A>) # (<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>) ) ) ) # ( !<A HREF="#AC2_packet_in_progress">AC2_packet_in_progress</A> & ( !<A HREF="#UB5L3">UB5L3</A> & ( (!<A HREF="#AC2L56">AC2L56</A> & ((!<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>) # (!<A HREF="#XB1L9">XB1L9</A>))) ) ) );


<P> --RB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="RB1_mem_used[0]">RB1_mem_used[0]</A> = DFFEAS(<A HREF="#RB1L3">RB1L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="RB1L5">RB1L5</A> = ( !<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & ( <A HREF="#RB1_mem_used[0]">RB1_mem_used[0]</A> & ( ((<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & (<A HREF="#DC1L6">DC1L6</A> & <A HREF="#UB6L15">UB6L15</A>))) # (<A HREF="#RB1_mem_used[1]">RB1_mem_used[1]</A>) ) ) ) # ( <A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & ( !<A HREF="#RB1_mem_used[0]">RB1_mem_used[0]</A> & ( <A HREF="#RB1_mem_used[1]">RB1_mem_used[1]</A> ) ) ) # ( !<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & ( !<A HREF="#RB1_mem_used[0]">RB1_mem_used[0]</A> & ( <A HREF="#RB1_mem_used[1]">RB1_mem_used[1]</A> ) ) );


<P> --V1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
<P><A NAME="V1L67">V1L67</A> = (<A HREF="#CB1_rst1">CB1_rst1</A> & (!<A HREF="#RB1_mem_used[1]">RB1_mem_used[1]</A> & (!<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & <A HREF="#DC1L6">DC1L6</A>)));


<P> --V1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
<P><A NAME="V1L68">V1L68</A> = (<A HREF="#V1L67">V1L67</A> & ((<A HREF="#CC1L10">CC1L10</A>) # (<A HREF="#W1L1">W1L1</A>)));


<P> --XB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~1
<P><A NAME="XB1L8">XB1L8</A> = ( <A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( <A HREF="#DC1L2">DC1L2</A> & ( (<A HREF="#CB1_rst1">CB1_rst1</A> & (<A HREF="#YC1_d_write">YC1_d_write</A> & !<A HREF="#CC1_write_accepted">CC1_write_accepted</A>)) ) ) ) # ( !<A HREF="#CC1_read_accepted">CC1_read_accepted</A> & ( <A HREF="#DC1L2">DC1L2</A> & ( (<A HREF="#CB1_rst1">CB1_rst1</A> & (((<A HREF="#YC1_d_write">YC1_d_write</A> & !<A HREF="#CC1_write_accepted">CC1_write_accepted</A>)) # (<A HREF="#YC1_d_read">YC1_d_read</A>))) ) ) );


<P> --RC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
<P> --register power-up is low

<P><A NAME="RC1_top_priority_reg[0]">RC1_top_priority_reg[0]</A> = DFFEAS(<A HREF="#RC1L6">RC1L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RC1L5">RC1L5</A>,  ,  ,  ,  );


<P> --RC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
<P> --register power-up is low

<P><A NAME="RC1_top_priority_reg[1]">RC1_top_priority_reg[1]</A> = DFFEAS(<A HREF="#RC1L1">RC1L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#RC1L5">RC1L5</A>,  ,  ,  ,  );


<P> --YB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
<P><A NAME="YB1L1">YB1L1</A> = (<A HREF="#BC2L1">BC2L1</A> & <A HREF="#EC1L1">EC1L1</A>);


<P> --RC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
<P><A NAME="RC1L1">RC1L1</A> = (<A HREF="#XB1L8">XB1L8</A> & ((!<A HREF="#RC1_top_priority_reg[0]">RC1_top_priority_reg[0]</A>) # ((<A HREF="#RC1_top_priority_reg[1]">RC1_top_priority_reg[1]</A> & !<A HREF="#YB1L1">YB1L1</A>))));


<P> --AC1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress
<P> --register power-up is low

<P><A NAME="AC1_packet_in_progress">AC1_packet_in_progress</A> = DFFEAS(<A HREF="#AC1L3">AC1L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]
<P> --register power-up is low

<P><A NAME="AC1_saved_grant[1]">AC1_saved_grant[1]</A> = DFFEAS(<A HREF="#RC1L2">RC1L2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#AC1L54">AC1L54</A>,  ,  ,  ,  );


<P> --AC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1
<P><A NAME="AC1_WideOr1">AC1_WideOr1</A> = ( <A HREF="#EC1L1">EC1L1</A> & ( <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & ( ((<A HREF="#XB1L7">XB1L7</A> & (<A HREF="#DC1L2">DC1L2</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>))) # (<A HREF="#BC2L1">BC2L1</A>) ) ) ) # ( !<A HREF="#EC1L1">EC1L1</A> & ( <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & ( (<A HREF="#XB1L7">XB1L7</A> & (<A HREF="#DC1L2">DC1L2</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)) ) ) ) # ( <A HREF="#EC1L1">EC1L1</A> & ( !<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & ( (<A HREF="#XB1L7">XB1L7</A> & (<A HREF="#DC1L2">DC1L2</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)) ) ) ) # ( !<A HREF="#EC1L1">EC1L1</A> & ( !<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & ( (<A HREF="#XB1L7">XB1L7</A> & (<A HREF="#DC1L2">DC1L2</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)) ) ) );


<P> --AC1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0
<P><A NAME="AC1L54">AC1L54</A> = ( <A HREF="#AC1_WideOr1">AC1_WideOr1</A> & ( (<A HREF="#RB4L15">RB4L15</A> & ((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>) # (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>))) ) ) # ( !<A HREF="#AC1_WideOr1">AC1_WideOr1</A> & ( !<A HREF="#AC1_packet_in_progress">AC1_packet_in_progress</A> ) );


<P> --BD1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
<P> --register power-up is low

<P><A NAME="BD1_write">BD1_write</A> = DFFEAS(<A HREF="#BD1L90">BD1L90</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
<P> --register power-up is low

<P><A NAME="BD1_address[8]">BD1_address[8]</A> = DFFEAS(<A HREF="#AC1_src_data[46]">AC1_src_data[46]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
<P> --register power-up is low

<P><A NAME="SD1_jtag_ram_access">SD1_jtag_ram_access</A> = DFFEAS(<A HREF="#SD1L107">SD1L107</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
<P><A NAME="SD1L163">SD1L163</A> = (!<A HREF="#BD1_address[8]">BD1_address[8]</A> & <A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A>);


<P> --BD1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
<P> --register power-up is low

<P><A NAME="BD1_read">BD1_read</A> = DFFEAS(<A HREF="#BD1L55">BD1L55</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
<P> --register power-up is low

<P><A NAME="SD1_avalon_ociram_readdata_ready">SD1_avalon_ociram_readdata_ready</A> = DFFEAS(<A HREF="#SD1L105">SD1L105</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
<P><A NAME="SD1L164">SD1L164</A> = ( <A HREF="#SD1_avalon_ociram_readdata_ready">SD1_avalon_ociram_readdata_ready</A> & ( (!<A HREF="#SD1_waitrequest">SD1_waitrequest</A>) # ((!<A HREF="#BD1_write">BD1_write</A> & ((!<A HREF="#BD1_read">BD1_read</A>))) # (<A HREF="#BD1_write">BD1_write</A> & (<A HREF="#SD1L163">SD1L163</A>))) ) ) # ( !<A HREF="#SD1_avalon_ociram_readdata_ready">SD1_avalon_ociram_readdata_ready</A> & ( (!<A HREF="#SD1_waitrequest">SD1_waitrequest</A>) # ((!<A HREF="#BD1_write">BD1_write</A>) # (<A HREF="#SD1L163">SD1L163</A>)) ) );


<P> --QB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0
<P><A NAME="QB4L1">QB4L1</A> = (<A HREF="#CC1L10">CC1L10</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --QB4L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~1
<P><A NAME="QB4L2">QB4L2</A> = ( <A HREF="#QB4L1">QB4L1</A> & ( <A HREF="#AC1_WideOr1">AC1_WideOr1</A> ) ) # ( !<A HREF="#QB4L1">QB4L1</A> & ( (!<A HREF="#YC1_i_read">YC1_i_read</A> & (!<A HREF="#CC2_read_accepted">CC2_read_accepted</A> & (<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#AC1_WideOr1">AC1_WideOr1</A>))) ) );


<P> --RB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="RB4_mem_used[0]">RB4_mem_used[0]</A> = DFFEAS(<A HREF="#RB4L9">RB4L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="RB4L11">RB4L11</A> = ( <A HREF="#RB4_mem_used[0]">RB4_mem_used[0]</A> & ( (!<A HREF="#UB4_read_latency_shift_reg[0]">UB4_read_latency_shift_reg[0]</A> & (((!<A HREF="#SD1_waitrequest">SD1_waitrequest</A> & <A HREF="#QB4L2">QB4L2</A>)) # (<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A>))) ) ) # ( !<A HREF="#RB4_mem_used[0]">RB4_mem_used[0]</A> & ( <A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A> ) );


<P> --UB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~1
<P><A NAME="UB2L4">UB2L4</A> = (<A HREF="#UB2L3">UB2L3</A> & !<A HREF="#T1L65">T1L65</A>);


<P> --UB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~2
<P><A NAME="UB2L5">UB2L5</A> = ( <A HREF="#UB6L15">UB6L15</A> & ( (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (!<A HREF="#DC1L2">DC1L2</A> & (!<A HREF="#DC1L11">DC1L11</A> & <A HREF="#DC1L9">DC1L9</A>))) ) );


<P> --RB2_mem[1][75] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][75]
<P> --register power-up is low

<P><A NAME="RB2_mem[1][75]">RB2_mem[1][75]</A> = DFFEAS(<A HREF="#RB2L18">RB2L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB2L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~0
<P><A NAME="RB2L18">RB2L18</A> = (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (<A HREF="#UB2L5">UB2L5</A> & (<A HREF="#T1_WideOr0">T1_WideOr0</A>))) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (((<A HREF="#UB2L5">UB2L5</A> & <A HREF="#T1_WideOr0">T1_WideOr0</A>)) # (<A HREF="#RB2_mem[1][75]">RB2_mem[1][75]</A>)));


<P> --T1L66 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest~1
<P><A NAME="T1L66">T1L66</A> = ( <A HREF="#T1L33">T1L33</A> & ( (!<A HREF="#D1_bridge_acknowledge">D1_bridge_acknowledge</A> & ((!<A HREF="#T1_time_out_counter[2]">T1_time_out_counter[2]</A>) # ((!<A HREF="#T1_time_out_counter[3]">T1_time_out_counter[3]</A>) # (!<A HREF="#T1_time_out_counter[7]">T1_time_out_counter[7]</A>)))) ) ) # ( !<A HREF="#T1L33">T1L33</A> & ( !<A HREF="#D1_bridge_acknowledge">D1_bridge_acknowledge</A> ) );


<P> --QB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|comb~1
<P><A NAME="QB2L2">QB2L2</A> = (<A HREF="#RB2_mem[0][75]">RB2_mem[0][75]</A>) # (<A HREF="#UB2_read_latency_shift_reg[0]">UB2_read_latency_shift_reg[0]</A>);


<P> --RB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[0]~3
<P><A NAME="RB2L13">RB2L13</A> = ( <A HREF="#T1_WideOr0">T1_WideOr0</A> & ( <A HREF="#T1L66">T1L66</A> & ( ((<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A> & ((!<A HREF="#QB2L2">QB2L2</A>) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>)))) # (<A HREF="#UB2L5">UB2L5</A>) ) ) ) # ( !<A HREF="#T1_WideOr0">T1_WideOr0</A> & ( <A HREF="#T1L66">T1L66</A> & ( (<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A> & ((!<A HREF="#QB2L2">QB2L2</A>) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>))) ) ) ) # ( <A HREF="#T1_WideOr0">T1_WideOr0</A> & ( !<A HREF="#T1L66">T1L66</A> & ( ((<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A> & ((!<A HREF="#QB2L2">QB2L2</A>) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>)))) # (<A HREF="#UB2L5">UB2L5</A>) ) ) ) # ( !<A HREF="#T1_WideOr0">T1_WideOr0</A> & ( !<A HREF="#T1L66">T1L66</A> & ( ((<A HREF="#RB2_mem_used[0]">RB2_mem_used[0]</A> & ((!<A HREF="#QB2L2">QB2L2</A>) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>)))) # (<A HREF="#UB2L5">UB2L5</A>) ) ) );


<P> --RB2_mem[1][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][19]
<P> --register power-up is low

<P><A NAME="RB2_mem[1][19]">RB2_mem[1][19]</A> = DFFEAS(<A HREF="#RB2L19">RB2L19</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[19]~0
<P><A NAME="TB2L40">TB2L40</A> = (<A HREF="#TB2_use_reg">TB2_use_reg</A> & <A HREF="#TB2_address_reg[1]">TB2_address_reg[1]</A>);


<P> --RB2L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~1
<P><A NAME="RB2L19">RB2L19</A> = (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & ((<A HREF="#TB2L40">TB2L40</A>))) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (<A HREF="#RB2_mem[1][19]">RB2_mem[1][19]</A>));


<P> --RB2_mem[1][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][76]
<P> --register power-up is low

<P><A NAME="RB2_mem[1][76]">RB2_mem[1][76]</A> = DFFEAS(<A HREF="#RB2L20">RB2L20</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TB2_endofpacket_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|endofpacket_reg
<P> --register power-up is low

<P><A NAME="TB2_endofpacket_reg">TB2_endofpacket_reg</A> = DFFEAS(<A HREF="#TB2L38">TB2L38</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB2L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~2
<P><A NAME="RB2L20">RB2L20</A> = ( <A HREF="#TB2_endofpacket_reg">TB2_endofpacket_reg</A> & ( (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#TB2_count[0]">TB2_count[0]</A>))) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & (((<A HREF="#RB2_mem[1][76]">RB2_mem[1][76]</A>)))) ) ) # ( !<A HREF="#TB2_endofpacket_reg">TB2_endofpacket_reg</A> & ( (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & <A HREF="#RB2_mem[1][76]">RB2_mem[1][76]</A>) ) );


<P> --RB2_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][73]
<P> --register power-up is low

<P><A NAME="RB2_mem[1][73]">RB2_mem[1][73]</A> = DFFEAS(<A HREF="#RB2L21">RB2L21</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~3
<P><A NAME="RB2L21">RB2L21</A> = (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>) # (<A HREF="#RB2_mem[1][73]">RB2_mem[1][73]</A>);


<P> --UB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
<P><A NAME="UB5L4">UB5L4</A> = ( <A HREF="#UB5L3">UB5L3</A> & ( (<A HREF="#RB5L16">RB5L16</A> & (((<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#XB1L9">XB1L9</A>)) # (<A HREF="#AC2L56">AC2L56</A>))) ) );


<P> --RB5_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]
<P> --register power-up is low

<P><A NAME="RB5_mem[1][74]">RB5_mem[1][74]</A> = DFFEAS(<A HREF="#RB5L17">RB5L17</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB5L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
<P><A NAME="RB5L17">RB5L17</A> = (!<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A> & (<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)) # (<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A> & ((<A HREF="#RB5_mem[1][74]">RB5_mem[1][74]</A>)));


<P> --RB5_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]
<P> --register power-up is low

<P><A NAME="RB5_mem[1][56]">RB5_mem[1][56]</A> = DFFEAS(<A HREF="#RB5L18">RB5L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB5L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
<P><A NAME="RB5L18">RB5L18</A> = (!<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A> & (<A HREF="#RB5L16">RB5L16</A>)) # (<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A> & ((<A HREF="#RB5_mem[1][56]">RB5_mem[1][56]</A>)));


<P> --UB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
<P><A NAME="UB1L27">UB1L27</A> = (<A HREF="#CB1_rst1">CB1_rst1</A> & !<A HREF="#RB1_mem_used[1]">RB1_mem_used[1]</A>);


<P> --UB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
<P><A NAME="UB1L28">UB1L28</A> = (<A HREF="#CC1L10">CC1L10</A> & (<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & (<A HREF="#DC1L6">DC1L6</A> & <A HREF="#UB1L27">UB1L27</A>)));


<P> --XB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
<P><A NAME="XB1L6">XB1L6</A> = (!<A HREF="#RB3_mem_used[1]">RB3_mem_used[1]</A> & <A HREF="#XB1L5">XB1L5</A>);


<P> --RB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|write~1
<P><A NAME="RB6L7">RB6L7</A> = (<A HREF="#UB6L15">UB6L15</A> & <A HREF="#RB6L6">RB6L6</A>);


<P> --UB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
<P><A NAME="UB4L36">UB4L36</A> = (<A HREF="#CB1_rst1">CB1_rst1</A> & (<A HREF="#RB4L15">RB4L15</A> & <A HREF="#QB4L2">QB4L2</A>));


<P> --RB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]
<P> --register power-up is low

<P><A NAME="RB4_mem[1][74]">RB4_mem[1][74]</A> = DFFEAS(<A HREF="#RB4L13">RB4L13</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
<P><A NAME="RB4L13">RB4L13</A> = (!<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A> & (<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>)) # (<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A> & ((<A HREF="#RB4_mem[1][74]">RB4_mem[1][74]</A>)));


<P> --RB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="RB4L12">RB4L12</A> = (!<A HREF="#RB4_mem_used[0]">RB4_mem_used[0]</A>) # (<A HREF="#UB4_read_latency_shift_reg[0]">UB4_read_latency_shift_reg[0]</A>);


<P> --RB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]
<P> --register power-up is low

<P><A NAME="RB4_mem[1][56]">RB4_mem[1][56]</A> = DFFEAS(<A HREF="#RB4L14">RB4L14</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
<P><A NAME="RB4L14">RB4L14</A> = ( <A HREF="#QB4L1">QB4L1</A> & ( <A HREF="#RB4_mem[1][56]">RB4_mem[1][56]</A> ) ) # ( !<A HREF="#QB4L1">QB4L1</A> & ( <A HREF="#RB4_mem[1][56]">RB4_mem[1][56]</A> & ( ((!<A HREF="#YC1_i_read">YC1_i_read</A> & (!<A HREF="#CC2_read_accepted">CC2_read_accepted</A> & <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>))) # (<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A>) ) ) ) # ( <A HREF="#QB4L1">QB4L1</A> & ( !<A HREF="#RB4_mem[1][56]">RB4_mem[1][56]</A> & ( !<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A> ) ) ) # ( !<A HREF="#QB4L1">QB4L1</A> & ( !<A HREF="#RB4_mem[1][56]">RB4_mem[1][56]</A> & ( (!<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A> & (!<A HREF="#YC1_i_read">YC1_i_read</A> & (!<A HREF="#CC2_read_accepted">CC2_read_accepted</A> & <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>))) ) ) );


<P> --CC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
<P><A NAME="CC1L7">CC1L7</A> = ( <A HREF="#XB1L4">XB1L4</A> & ( <A HREF="#XB1L3">XB1L3</A> & ( (!<A HREF="#CB1_rst1">CB1_rst1</A> & (((<A HREF="#CC1_end_begintransfer">CC1_end_begintransfer</A>) # (<A HREF="#CC1L10">CC1L10</A>)) # (<A HREF="#W1L1">W1L1</A>))) ) ) ) # ( !<A HREF="#XB1L4">XB1L4</A> & ( <A HREF="#XB1L3">XB1L3</A> & ( ((<A HREF="#CC1_end_begintransfer">CC1_end_begintransfer</A>) # (<A HREF="#CC1L10">CC1L10</A>)) # (<A HREF="#W1L1">W1L1</A>) ) ) ) # ( <A HREF="#XB1L4">XB1L4</A> & ( !<A HREF="#XB1L3">XB1L3</A> & ( (!<A HREF="#CB1_rst1">CB1_rst1</A> & (((<A HREF="#CC1_end_begintransfer">CC1_end_begintransfer</A>) # (<A HREF="#CC1L10">CC1L10</A>)) # (<A HREF="#W1L1">W1L1</A>))) ) ) ) # ( !<A HREF="#XB1L4">XB1L4</A> & ( !<A HREF="#XB1L3">XB1L3</A> & ( (!<A HREF="#CB1_rst1">CB1_rst1</A> & (((<A HREF="#CC1_end_begintransfer">CC1_end_begintransfer</A>) # (<A HREF="#CC1L10">CC1L10</A>)) # (<A HREF="#W1L1">W1L1</A>))) ) ) );


<P> --RB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="RB6L3">RB6L3</A> = ( <A HREF="#RB6_mem_used[0]">RB6_mem_used[0]</A> & ( ((!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A>) # ((<A HREF="#UB6L15">UB6L15</A> & <A HREF="#RB6L6">RB6L6</A>))) # (<A HREF="#RB6_mem_used[1]">RB6_mem_used[1]</A>) ) ) # ( !<A HREF="#RB6_mem_used[0]">RB6_mem_used[0]</A> & ( (<A HREF="#UB6L15">UB6L15</A> & <A HREF="#RB6L6">RB6L6</A>) ) );


<P> --YC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[11]">YC1_D_iw[11]</A> = DFFEAS(<A HREF="#YC1L601">YC1L601</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[13]">YC1_D_iw[13]</A> = DFFEAS(<A HREF="#YC1L603">YC1L603</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[15]">YC1_D_iw[15]</A> = DFFEAS(<A HREF="#YC1L605">YC1L605</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[16]">YC1_D_iw[16]</A> = DFFEAS(<A HREF="#YC1L606">YC1L606</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
<P><A NAME="YC1L562">YC1L562</A> = ( <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[5]">YC1_D_iw[5]</A> = DFFEAS(<A HREF="#YC1L595">YC1L595</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
<P><A NAME="YC1L547">YC1L547</A> = ( <A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( <A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & <A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
<P><A NAME="YC1L563">YC1L563</A> = ( !<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
<P><A NAME="YC1L212">YC1L212</A> = (!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>);


<P> --YC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
<P><A NAME="YC1L234">YC1L234</A> = ( <A HREF="#YC1L547">YC1L547</A> & ( (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A>))) ) );


<P> --YC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> = DFFEAS(<A HREF="#YC1L248">YC1L248</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~0
<P><A NAME="YC1L436">YC1L436</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[3]">YC1_E_shift_rot_result[3]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[5]">YC1_E_shift_rot_result[5]</A>)));


<P> --YC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
<P><A NAME="YC1L305">YC1L305</A> = (!<A HREF="#YC1L547">YC1L547</A> & (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>)) # (<A HREF="#YC1L547">YC1L547</A> & ((<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>)));


<P> --YC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
<P><A NAME="YC1L564">YC1L564</A> = ( !<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
<P><A NAME="YC1L548">YC1L548</A> = ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( <A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & <A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
<P><A NAME="YC1L549">YC1L549</A> = ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & <A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
<P><A NAME="YC1L550">YC1L550</A> = ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & <A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
<P><A NAME="YC1L551">YC1L551</A> = ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
<P><A NAME="YC1L552">YC1L552</A> = ( <A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & <A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
<P><A NAME="YC1L553">YC1L553</A> = ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( <A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
<P><A NAME="YC1L303">YC1L303</A> = (<A HREF="#YC1L203">YC1L203</A>) # (<A HREF="#YC1L305">YC1L305</A>);


<P> --YC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
<P><A NAME="YC1L304">YC1L304</A> = (!<A HREF="#YC1L547">YC1L547</A> & (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>)) # (<A HREF="#YC1L547">YC1L547</A> & ((<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>)));


<P> --YC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
<P><A NAME="YC1L302">YC1L302</A> = (<A HREF="#YC1L304">YC1L304</A>) # (<A HREF="#YC1L203">YC1L203</A>);


<P> --YC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
<P> --register power-up is low

<P><A NAME="YC1_E_valid_from_R">YC1_E_valid_from_R</A> = DFFEAS(<A HREF="#YC1L546">YC1L546</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_br">YC1_R_ctrl_br</A> = DFFEAS(<A HREF="#YC1L650">YC1L650</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_retaddr">YC1_R_ctrl_retaddr</A> = DFFEAS(<A HREF="#YC1L243">YC1L243</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
<P><A NAME="YC1L696">YC1L696</A> = (!<A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A> & (((<A HREF="#YC1_R_valid">YC1_R_valid</A> & <A HREF="#YC1_R_ctrl_retaddr">YC1_R_ctrl_retaddr</A>)))) # (<A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A> & (((<A HREF="#YC1_R_valid">YC1_R_valid</A> & <A HREF="#YC1_R_ctrl_retaddr">YC1_R_ctrl_retaddr</A>)) # (<A HREF="#YC1_R_ctrl_br">YC1_R_ctrl_br</A>)));


<P> --YC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_jmp_direct">YC1_R_ctrl_jmp_direct</A> = DFFEAS(<A HREF="#YC1L231">YC1L231</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
<P><A NAME="YC1L697">YC1L697</A> = (<A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A> & <A HREF="#YC1_R_ctrl_jmp_direct">YC1_R_ctrl_jmp_direct</A>);


<P> --YC1L683 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~2
<P><A NAME="YC1L683">YC1L683</A> = ( <A HREF="#ED1_q_b[4]">ED1_q_b[4]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & ((!<A HREF="#YC1L697">YC1L697</A>) # ((<A HREF="#YC1_D_iw[8]">YC1_D_iw[8]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L2">YC1L2</A>)))) ) ) # ( !<A HREF="#ED1_q_b[4]">ED1_q_b[4]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1L697">YC1L697</A> & (<A HREF="#YC1_D_iw[8]">YC1_D_iw[8]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L2">YC1L2</A>)))) ) );


<P> --YC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
<P> --register power-up is low

<P><A NAME="YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> = DFFEAS(<A HREF="#YC1L722">YC1L722</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_src_imm5_shift_rot">YC1_R_ctrl_src_imm5_shift_rot</A> = DFFEAS(<A HREF="#YC1L253">YC1L253</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
<P><A NAME="YC1L720">YC1L720</A> = (!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & !<A HREF="#YC1_R_ctrl_src_imm5_shift_rot">YC1_R_ctrl_src_imm5_shift_rot</A>);


<P> --YC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> = DFFEAS(<A HREF="#YC1L224">YC1L224</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A> = DFFEAS(<A HREF="#YC1L223">YC1L223</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
<P><A NAME="YC1L719">YC1L719</A> = ( <A HREF="#YC1_D_iw[10]">YC1_D_iw[10]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (!<A HREF="#YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#YC1L720">YC1L720</A>) # (<A HREF="#ED2_q_b[4]">ED2_q_b[4]</A>)))) ) ) # ( !<A HREF="#YC1_D_iw[10]">YC1_D_iw[10]</A> & ( (<A HREF="#ED2_q_b[4]">ED2_q_b[4]</A> & (<A HREF="#YC1L720">YC1L720</A> & (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & !<A HREF="#YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A>))) ) );


<P> --YC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
<P> --register power-up is low

<P><A NAME="YC1_E_alu_sub">YC1_E_alu_sub</A> = DFFEAS(<A HREF="#YC1L345">YC1L345</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
<P><A NAME="YC1L565">YC1L565</A> = ( !<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & !<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
<P><A NAME="YC1_D_op_rdctl">YC1_D_op_rdctl</A> = (<A HREF="#YC1L547">YC1L547</A> & <A HREF="#YC1L565">YC1L565</A>);


<P> --YC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
<P><A NAME="YC1L566">YC1L566</A> = ( <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & !<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
<P><A NAME="YC1L567">YC1L567</A> = ( <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & !<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
<P><A NAME="YC1L209">YC1L209</A> = (<A HREF="#YC1L547">YC1L547</A> & (((<A HREF="#YC1L567">YC1L567</A>) # (<A HREF="#YC1L566">YC1L566</A>)) # (<A HREF="#YC1L204">YC1L204</A>)));


<P> --YC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
<P><A NAME="YC1L554">YC1L554</A> = ( <A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( <A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
<P><A NAME="YC1L555">YC1L555</A> = ( <A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
<P><A NAME="YC1L650">YC1L650</A> = ( <A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( <A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ((!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>) # ((!<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A>) # (!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>)))) ) ) );


<P> --YC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
<P><A NAME="YC1L210">YC1L210</A> = (!<A HREF="#YC1L549">YC1L549</A> & (!<A HREF="#YC1L555">YC1L555</A> & !<A HREF="#YC1L650">YC1L650</A>));


<P> --YC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2
<P><A NAME="YC1L211">YC1L211</A> = ( <A HREF="#YC1L554">YC1L554</A> & ( <A HREF="#YC1L210">YC1L210</A> ) ) # ( !<A HREF="#YC1L554">YC1L554</A> & ( <A HREF="#YC1L210">YC1L210</A> & ( (((<A HREF="#YC1L209">YC1L209</A>) # (<A HREF="#YC1L553">YC1L553</A>)) # (<A HREF="#YC1L552">YC1L552</A>)) # (<A HREF="#YC1L548">YC1L548</A>) ) ) ) # ( <A HREF="#YC1L554">YC1L554</A> & ( !<A HREF="#YC1L210">YC1L210</A> ) ) # ( !<A HREF="#YC1L554">YC1L554</A> & ( !<A HREF="#YC1L210">YC1L210</A> ) );


<P> --YC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~1
<P><A NAME="YC1L442">YC1L442</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[9]">YC1_E_shift_rot_result[9]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[11]">YC1_E_shift_rot_result[11]</A>)));


<P> --YC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~3
<P><A NAME="YC1L689">YC1L689</A> = ( <A HREF="#ED1_q_b[10]">ED1_q_b[10]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (((!<A HREF="#YC1L697">YC1L697</A>)) # (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L6">YC1L6</A>)))) ) ) # ( !<A HREF="#ED1_q_b[10]">ED1_q_b[10]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & (<A HREF="#YC1L697">YC1L697</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L6">YC1L6</A>)))) ) );


<P> --YC1L515 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0
<P><A NAME="YC1L515">YC1L515</A> = ((<A HREF="#YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A>) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A>)) # (<A HREF="#YC1_R_ctrl_src_imm5_shift_rot">YC1_R_ctrl_src_imm5_shift_rot</A>);


<P> --YC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~2
<P><A NAME="YC1L444">YC1L444</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[11]">YC1_E_shift_rot_result[11]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[13]">YC1_E_shift_rot_result[13]</A>)));


<P> --YC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~4
<P><A NAME="YC1L691">YC1L691</A> = ( <A HREF="#ED1_q_b[12]">ED1_q_b[12]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (((!<A HREF="#YC1L697">YC1L697</A>)) # (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L10">YC1L10</A>)))) ) ) # ( !<A HREF="#ED1_q_b[12]">ED1_q_b[12]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (<A HREF="#YC1L697">YC1L697</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L10">YC1L10</A>)))) ) );


<P> --YC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[18]">YC1_D_iw[18]</A> = DFFEAS(<A HREF="#YC1L608">YC1L608</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~3
<P><A NAME="YC1L441">YC1L441</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[8]">YC1_E_shift_rot_result[8]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[10]">YC1_E_shift_rot_result[10]</A>));


<P> --YC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~5
<P><A NAME="YC1L688">YC1L688</A> = ( <A HREF="#ED1_q_b[9]">ED1_q_b[9]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (((!<A HREF="#YC1L697">YC1L697</A>)) # (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L14">YC1L14</A>)))) ) ) # ( !<A HREF="#ED1_q_b[9]">ED1_q_b[9]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & (<A HREF="#YC1L697">YC1L697</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L14">YC1L14</A>)))) ) );


<P> --YC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~4
<P><A NAME="YC1L440">YC1L440</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[7]">YC1_E_shift_rot_result[7]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[9]">YC1_E_shift_rot_result[9]</A>));


<P> --YC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~6
<P><A NAME="YC1L687">YC1L687</A> = ( <A HREF="#ED1_q_b[8]">ED1_q_b[8]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (((!<A HREF="#YC1L697">YC1L697</A>)) # (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L18">YC1L18</A>)))) ) ) # ( !<A HREF="#ED1_q_b[8]">ED1_q_b[8]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1L697">YC1L697</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L18">YC1L18</A>)))) ) );


<P> --YC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~5
<P><A NAME="YC1L439">YC1L439</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[6]">YC1_E_shift_rot_result[6]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[8]">YC1_E_shift_rot_result[8]</A>));


<P> --YC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~7
<P><A NAME="YC1L686">YC1L686</A> = ( <A HREF="#ED1_q_b[7]">ED1_q_b[7]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (((!<A HREF="#YC1L697">YC1L697</A>)) # (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L22">YC1L22</A>)))) ) ) # ( !<A HREF="#ED1_q_b[7]">ED1_q_b[7]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (<A HREF="#YC1L697">YC1L697</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L22">YC1L22</A>)))) ) );


<P> --YC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~6
<P><A NAME="YC1L437">YC1L437</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[4]">YC1_E_shift_rot_result[4]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[6]">YC1_E_shift_rot_result[6]</A>)));


<P> --YC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~8
<P><A NAME="YC1L684">YC1L684</A> = ( <A HREF="#ED1_q_b[5]">ED1_q_b[5]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & ((!<A HREF="#YC1L697">YC1L697</A>) # ((<A HREF="#YC1_D_iw[9]">YC1_D_iw[9]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L26">YC1L26</A>)))) ) ) # ( !<A HREF="#ED1_q_b[5]">ED1_q_b[5]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1L697">YC1L697</A> & (<A HREF="#YC1_D_iw[9]">YC1_D_iw[9]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L26">YC1L26</A>)))) ) );


<P> --YC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~7
<P><A NAME="YC1L438">YC1L438</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[5]">YC1_E_shift_rot_result[5]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[7]">YC1_E_shift_rot_result[7]</A>));


<P> --YC1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~9
<P><A NAME="YC1L685">YC1L685</A> = ( <A HREF="#ED1_q_b[6]">ED1_q_b[6]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & ((!<A HREF="#YC1L697">YC1L697</A>) # ((<A HREF="#YC1_D_iw[10]">YC1_D_iw[10]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L30">YC1L30</A>)))) ) ) # ( !<A HREF="#ED1_q_b[6]">ED1_q_b[6]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1L697">YC1L697</A> & (<A HREF="#YC1_D_iw[10]">YC1_D_iw[10]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L30">YC1L30</A>)))) ) );


<P> --YC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~8
<P><A NAME="YC1L443">YC1L443</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[10]">YC1_E_shift_rot_result[10]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[12]">YC1_E_shift_rot_result[12]</A>)));


<P> --YC1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~10
<P><A NAME="YC1L690">YC1L690</A> = ( <A HREF="#ED1_q_b[11]">ED1_q_b[11]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (((!<A HREF="#YC1L697">YC1L697</A>)) # (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L34">YC1L34</A>)))) ) ) # ( !<A HREF="#ED1_q_b[11]">ED1_q_b[11]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (<A HREF="#YC1L697">YC1L697</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L34">YC1L34</A>)))) ) );


<P> --YC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~9
<P><A NAME="YC1L445">YC1L445</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[12]">YC1_E_shift_rot_result[12]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[14]">YC1_E_shift_rot_result[14]</A>)));


<P> --YC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~11
<P><A NAME="YC1L692">YC1L692</A> = ( <A HREF="#ED1_q_b[13]">ED1_q_b[13]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & ((!<A HREF="#YC1L697">YC1L697</A>) # ((<A HREF="#YC1_D_iw[17]">YC1_D_iw[17]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L38">YC1L38</A>)))) ) ) # ( !<A HREF="#ED1_q_b[13]">ED1_q_b[13]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1L697">YC1L697</A> & (<A HREF="#YC1_D_iw[17]">YC1_D_iw[17]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L38">YC1L38</A>)))) ) );


<P> --YC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[19]">YC1_D_iw[19]</A> = DFFEAS(<A HREF="#YC1L609">YC1L609</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10
<P><A NAME="YC1L446">YC1L446</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[13]">YC1_E_shift_rot_result[13]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[15]">YC1_E_shift_rot_result[15]</A>)));


<P> --YC1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12
<P><A NAME="YC1L693">YC1L693</A> = ( <A HREF="#ED1_q_b[14]">ED1_q_b[14]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & ((!<A HREF="#YC1L697">YC1L697</A>) # ((<A HREF="#YC1_D_iw[18]">YC1_D_iw[18]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L42">YC1L42</A>)))) ) ) # ( !<A HREF="#ED1_q_b[14]">ED1_q_b[14]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1L697">YC1L697</A> & (<A HREF="#YC1_D_iw[18]">YC1_D_iw[18]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L42">YC1L42</A>)))) ) );


<P> --YC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[20]">YC1_D_iw[20]</A> = DFFEAS(<A HREF="#YC1L610">YC1L610</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11
<P><A NAME="YC1L447">YC1L447</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[14]">YC1_E_shift_rot_result[14]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[16]">YC1_E_shift_rot_result[16]</A>)));


<P> --YC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13
<P><A NAME="YC1L694">YC1L694</A> = ( <A HREF="#ED1_q_b[15]">ED1_q_b[15]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & ((!<A HREF="#YC1L697">YC1L697</A>) # ((<A HREF="#YC1_D_iw[19]">YC1_D_iw[19]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L46">YC1L46</A>)))) ) ) # ( !<A HREF="#ED1_q_b[15]">ED1_q_b[15]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1L697">YC1L697</A> & (<A HREF="#YC1_D_iw[19]">YC1_D_iw[19]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L46">YC1L46</A>)))) ) );


<P> --YC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
<P> --register power-up is low

<P><A NAME="YC1_D_iw[21]">YC1_D_iw[21]</A> = DFFEAS(<A HREF="#YC1L611">YC1L611</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L643">YC1L643</A>,  ,  ,  ,  );


<P> --YC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~12
<P><A NAME="YC1L448">YC1L448</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[15]">YC1_E_shift_rot_result[15]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[17]">YC1_E_shift_rot_result[17]</A>)));


<P> --YC1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~14
<P><A NAME="YC1L695">YC1L695</A> = ( <A HREF="#ED1_q_b[16]">ED1_q_b[16]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & ((!<A HREF="#YC1L697">YC1L697</A>) # ((<A HREF="#YC1_D_iw[20]">YC1_D_iw[20]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L50">YC1L50</A>)))) ) ) # ( !<A HREF="#ED1_q_b[16]">ED1_q_b[16]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1L697">YC1L697</A> & (<A HREF="#YC1_D_iw[20]">YC1_D_iw[20]</A>))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L50">YC1L50</A>)))) ) );


<P> --YC1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
<P><A NAME="YC1L698">YC1L698</A> = ( <A HREF="#ED2_q_b[16]">ED2_q_b[16]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # (<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A>)) ) ) # ( !<A HREF="#ED2_q_b[16]">ED2_q_b[16]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & <A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A>)) ) );


<P> --YC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_unsigned_lo_imm16">YC1_R_ctrl_unsigned_lo_imm16</A> = DFFEAS(<A HREF="#YC1L257">YC1L257</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
<P><A NAME="YC1L714">YC1L714</A> = (<A HREF="#YC1_R_ctrl_unsigned_lo_imm16">YC1_R_ctrl_unsigned_lo_imm16</A>) # (<A HREF="#YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A>);


<P> --YC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13
<P><A NAME="YC1L434">YC1L434</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[1]">YC1_E_shift_rot_result[1]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[3]">YC1_E_shift_rot_result[3]</A>));


<P> --YC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15
<P><A NAME="YC1L681">YC1L681</A> = ( <A HREF="#ED1_q_b[2]">ED1_q_b[2]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (((!<A HREF="#YC1L697">YC1L697</A>) # (<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1L54">YC1L54</A>)) ) ) # ( !<A HREF="#ED1_q_b[2]">ED1_q_b[2]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L697">YC1L697</A> & <A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1L54">YC1L54</A>)) ) );


<P> --YC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2
<P><A NAME="YC1L717">YC1L717</A> = ( !<A HREF="#YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YC1L720">YC1L720</A> & ((<A HREF="#YC1_D_iw[8]">YC1_D_iw[8]</A>))) # (<A HREF="#YC1L720">YC1L720</A> & (<A HREF="#ED2_q_b[2]">ED2_q_b[2]</A>)))) ) );


<P> --YC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~14
<P><A NAME="YC1L435">YC1L435</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[2]">YC1_E_shift_rot_result[2]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[4]">YC1_E_shift_rot_result[4]</A>)));


<P> --YC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~16
<P><A NAME="YC1L682">YC1L682</A> = ( <A HREF="#ED1_q_b[3]">ED1_q_b[3]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & ((!<A HREF="#YC1L697">YC1L697</A>) # ((<A HREF="#YC1_D_iw[7]">YC1_D_iw[7]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L58">YC1L58</A>)))) ) ) # ( !<A HREF="#ED1_q_b[3]">ED1_q_b[3]</A> & ( (!<A HREF="#YC1L696">YC1L696</A> & (<A HREF="#YC1L697">YC1L697</A> & ((<A HREF="#YC1_D_iw[7]">YC1_D_iw[7]</A>)))) # (<A HREF="#YC1L696">YC1L696</A> & (((<A HREF="#YC1L58">YC1L58</A>)))) ) );


<P> --YC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3
<P><A NAME="YC1L718">YC1L718</A> = ( <A HREF="#YC1_D_iw[9]">YC1_D_iw[9]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (!<A HREF="#YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#YC1L720">YC1L720</A>) # (<A HREF="#ED2_q_b[3]">ED2_q_b[3]</A>)))) ) ) # ( !<A HREF="#YC1_D_iw[9]">YC1_D_iw[9]</A> & ( (<A HREF="#ED2_q_b[3]">ED2_q_b[3]</A> & (<A HREF="#YC1L720">YC1L720</A> & (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & !<A HREF="#YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A>))) ) );


<P> --YC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
<P> --register power-up is low

<P><A NAME="YC1_W_control_rd_data[1]">YC1_W_control_rd_data[1]</A> = DFFEAS(<A HREF="#YC1L350">YC1L350</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L785 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
<P><A NAME="YC1L785">YC1L785</A> = ( <A HREF="#YC1_W_control_rd_data[1]">YC1_W_control_rd_data[1]</A> & ( <A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>)) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & ((<A HREF="#YC1_av_ld_byte0_data[1]">YC1_av_ld_byte0_data[1]</A>))) ) ) ) # ( !<A HREF="#YC1_W_control_rd_data[1]">YC1_W_control_rd_data[1]</A> & ( <A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte0_data[1]">YC1_av_ld_byte0_data[1]</A>)))) ) ) ) # ( <A HREF="#YC1_W_control_rd_data[1]">YC1_W_control_rd_data[1]</A> & ( !<A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte0_data[1]">YC1_av_ld_byte0_data[1]</A>)))) ) ) ) # ( !<A HREF="#YC1_W_control_rd_data[1]">YC1_W_control_rd_data[1]</A> & ( !<A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte0_data[1]">YC1_av_ld_byte0_data[1]</A>) ) ) );


<P> --YC1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
<P><A NAME="YC1L786">YC1L786</A> = ( <A HREF="#YC1_av_ld_byte0_data[2]">YC1_av_ld_byte0_data[2]</A> & ( ((<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte0_data[2]">YC1_av_ld_byte0_data[2]</A> & ( (<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --YC1L787 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
<P><A NAME="YC1L787">YC1L787</A> = ( <A HREF="#YC1_av_ld_byte0_data[3]">YC1_av_ld_byte0_data[3]</A> & ( ((<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte0_data[3]">YC1_av_ld_byte0_data[3]</A> & ( (<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --YC1L788 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
<P><A NAME="YC1L788">YC1L788</A> = ( <A HREF="#YC1_av_ld_byte0_data[4]">YC1_av_ld_byte0_data[4]</A> & ( ((<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte0_data[4]">YC1_av_ld_byte0_data[4]</A> & ( (<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --YC1L789 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
<P><A NAME="YC1L789">YC1L789</A> = ( <A HREF="#YC1_av_ld_byte0_data[5]">YC1_av_ld_byte0_data[5]</A> & ( ((<A HREF="#YC1_W_alu_result[5]">YC1_W_alu_result[5]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte0_data[5]">YC1_av_ld_byte0_data[5]</A> & ( (<A HREF="#YC1_W_alu_result[5]">YC1_W_alu_result[5]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --YC1L790 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
<P><A NAME="YC1L790">YC1L790</A> = ( <A HREF="#YC1_av_ld_byte0_data[6]">YC1_av_ld_byte0_data[6]</A> & ( ((<A HREF="#YC1_W_alu_result[6]">YC1_W_alu_result[6]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte0_data[6]">YC1_av_ld_byte0_data[6]</A> & ( (<A HREF="#YC1_W_alu_result[6]">YC1_W_alu_result[6]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --YC1L791 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
<P><A NAME="YC1L791">YC1L791</A> = ( <A HREF="#YC1_av_ld_byte0_data[7]">YC1_av_ld_byte0_data[7]</A> & ( ((<A HREF="#YC1_W_alu_result[7]">YC1_W_alu_result[7]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte0_data[7]">YC1_av_ld_byte0_data[7]</A> & ( (<A HREF="#YC1_W_alu_result[7]">YC1_W_alu_result[7]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --YC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte1_data[0]">YC1_av_ld_byte1_data[0]</A> = DFFEAS(<A HREF="#YC1L855">YC1L855</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L853">YC1L853</A>,  ,  ,  ,  );


<P> --YC1L792 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~7
<P><A NAME="YC1L792">YC1L792</A> = ( <A HREF="#YC1_av_ld_byte1_data[0]">YC1_av_ld_byte1_data[0]</A> & ( ((<A HREF="#YC1_W_alu_result[8]">YC1_W_alu_result[8]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte1_data[0]">YC1_av_ld_byte1_data[0]</A> & ( (<A HREF="#YC1_W_alu_result[8]">YC1_W_alu_result[8]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --UB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[4]">UB4_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#BD1_readdata[4]">BD1_readdata[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
<P><A NAME="YB2L2">YB2L2</A> = (<A HREF="#UB4_read_latency_shift_reg[0]">UB4_read_latency_shift_reg[0]</A> & (<A HREF="#RB4_mem[0][74]">RB4_mem[0][74]</A> & <A HREF="#RB4_mem[0][56]">RB4_mem[0][56]</A>));


<P> --YB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0
<P><A NAME="YB3L2">YB3L2</A> = (<A HREF="#UB5_read_latency_shift_reg[0]">UB5_read_latency_shift_reg[0]</A> & (<A HREF="#RB5_mem[0][74]">RB5_mem[0][74]</A> & <A HREF="#RB5_mem[0][56]">RB5_mem[0][56]</A>));


<P> --YC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
<P> --register power-up is low

<P><A NAME="YC1_W_status_reg_pie">YC1_W_status_reg_pie</A> = DFFEAS(<A HREF="#YC1L819">YC1L819</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --YC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
<P> --register power-up is low

<P><A NAME="YC1_W_ipending_reg[0]">YC1_W_ipending_reg[0]</A> = DFFEAS(<A HREF="#YC1L780">YC1L780</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req
<P><A NAME="YC1_intr_req">YC1_intr_req</A> = (<A HREF="#YC1_W_status_reg_pie">YC1_W_status_reg_pie</A> & <A HREF="#YC1_W_ipending_reg[0]">YC1_W_ipending_reg[0]</A>);


<P> --YC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
<P> --register power-up is low

<P><A NAME="YC1_hbreak_enabled">YC1_hbreak_enabled</A> = DFFEAS(<A HREF="#YC1L979">YC1L979</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --YC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
<P> --register power-up is low

<P><A NAME="YC1_hbreak_pending">YC1_hbreak_pending</A> = DFFEAS(<A HREF="#YC1L981">YC1L981</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --KD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
<P> --register power-up is low

<P><A NAME="KD1_jtag_break">KD1_jtag_break</A> = DFFEAS(<A HREF="#KD1L4">KD1L4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
<P> --register power-up is low

<P><A NAME="YC1_wait_for_one_post_bret_inst">YC1_wait_for_one_post_bret_inst</A> = DFFEAS(<A HREF="#YC1L987">YC1L987</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
<P><A NAME="YC1L982">YC1L982</A> = ( <A HREF="#YC1_wait_for_one_post_bret_inst">YC1_wait_for_one_post_bret_inst</A> & ( (<A HREF="#YC1_W_valid">YC1_W_valid</A> & (!<A HREF="#YC1_hbreak_enabled">YC1_hbreak_enabled</A> & ((<A HREF="#KD1_jtag_break">KD1_jtag_break</A>) # (<A HREF="#YC1_hbreak_pending">YC1_hbreak_pending</A>)))) ) ) # ( !<A HREF="#YC1_wait_for_one_post_bret_inst">YC1_wait_for_one_post_bret_inst</A> & ( (!<A HREF="#YC1_hbreak_enabled">YC1_hbreak_enabled</A> & ((<A HREF="#KD1_jtag_break">KD1_jtag_break</A>) # (<A HREF="#YC1_hbreak_pending">YC1_hbreak_pending</A>))) ) );


<P> --YC1L271 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]~0
<P><A NAME="YC1L271">YC1L271</A> = (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & !<A HREF="#YC1L982">YC1L982</A>);


<P> --YC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0
<P><A NAME="YC1L594">YC1L594</A> = ( <A HREF="#YC1L271">YC1L271</A> & ( (!<A HREF="#UB4_av_readdata_pre[4]">UB4_av_readdata_pre[4]</A> & (((<A HREF="#EE1_q_a[4]">EE1_q_a[4]</A> & <A HREF="#YB3L2">YB3L2</A>)))) # (<A HREF="#UB4_av_readdata_pre[4]">UB4_av_readdata_pre[4]</A> & (((<A HREF="#EE1_q_a[4]">EE1_q_a[4]</A> & <A HREF="#YB3L2">YB3L2</A>)) # (<A HREF="#YB2L2">YB2L2</A>))) ) ) # ( !<A HREF="#YC1L271">YC1L271</A> );


<P> --YC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
<P><A NAME="YC1L643">YC1L643</A> = (!<A HREF="#YC1_i_read">YC1_i_read</A> & ((<A HREF="#YB3L2">YB3L2</A>) # (<A HREF="#YB2L2">YB2L2</A>)));


<P> --UB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[0]">UB4_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#BD1_readdata[0]">BD1_readdata[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1
<P><A NAME="YC1L590">YC1L590</A> = ( <A HREF="#EE1_q_a[0]">EE1_q_a[0]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[0]">UB4_av_readdata_pre[0]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[0]">EE1_q_a[0]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[0]">UB4_av_readdata_pre[0]</A>)) ) );


<P> --UB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[1]">UB4_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#BD1_readdata[1]">BD1_readdata[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2
<P><A NAME="YC1L591">YC1L591</A> = ( <A HREF="#EE1_q_a[1]">EE1_q_a[1]</A> & ( ((!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[1]">UB4_av_readdata_pre[1]</A>))) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[1]">EE1_q_a[1]</A> & ( (!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[1]">UB4_av_readdata_pre[1]</A>)) ) );


<P> --UB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[2]">UB4_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#BD1_readdata[2]">BD1_readdata[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3
<P><A NAME="YC1L592">YC1L592</A> = ( <A HREF="#EE1_q_a[2]">EE1_q_a[2]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[2]">UB4_av_readdata_pre[2]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[2]">EE1_q_a[2]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[2]">UB4_av_readdata_pre[2]</A>)) ) );


<P> --UB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[3]">UB4_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#BD1_readdata[3]">BD1_readdata[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4
<P><A NAME="YC1L593">YC1L593</A> = ( <A HREF="#EE1_q_a[3]">EE1_q_a[3]</A> & ( ((!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[3]">UB4_av_readdata_pre[3]</A>))) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[3]">EE1_q_a[3]</A> & ( (!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[3]">UB4_av_readdata_pre[3]</A>)) ) );


<P> --YC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte1_data[1]">YC1_av_ld_byte1_data[1]</A> = DFFEAS(<A HREF="#YC1L860">YC1L860</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L853">YC1L853</A>,  ,  ,  ,  );


<P> --YC1L793 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~8
<P><A NAME="YC1L793">YC1L793</A> = ( <A HREF="#YC1_av_ld_byte1_data[1]">YC1_av_ld_byte1_data[1]</A> & ( ((<A HREF="#YC1_W_alu_result[9]">YC1_W_alu_result[9]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte1_data[1]">YC1_av_ld_byte1_data[1]</A> & ( (<A HREF="#YC1_W_alu_result[9]">YC1_W_alu_result[9]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --CB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
<P><A NAME="CB1L44">CB1L44</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#A1L13">A1L13</A>, !<A HREF="#A1L3">A1L3</A>);


<P> --CB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
<P><A NAME="CB1L81">CB1L81</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#CB1_td_shift[0]">CB1_td_shift[0]</A>, !<A HREF="#CB1_state">CB1_state</A>, !<A HREF="#CB1_user_saw_rvalid">CB1_user_saw_rvalid</A>, !<A HREF="#CB1L44">CB1L44</A>, !<A HREF="#CB1_count[0]">CB1_count[0]</A>);


<P> --CB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
<P> --register power-up is low

<P><A NAME="CB1_rdata[7]">CB1_rdata[7]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#MB1_q_b[7]">MB1_q_b[7]</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#CB1L22">CB1L22</A>);


<P> --CB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
<P><A NAME="CB1L70">CB1L70</A> = AMPP_FUNCTION(!<A HREF="#CB1_count[9]">CB1_count[9]</A>, !<A HREF="#CB1_td_shift[10]">CB1_td_shift[10]</A>, !<A HREF="#CB1_rdata[7]">CB1_rdata[7]</A>);


<P> --V1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
<P> --register power-up is low

<P><A NAME="V1_t_dav">V1_t_dav</A> = DFFEAS(<A HREF="#LB2_b_full">LB2_b_full</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
<P> --register power-up is low

<P><A NAME="CB1_write_stalled">CB1_write_stalled</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L96">CB1L96</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L97">CB1L97</A>);


<P> --CB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
<P><A NAME="CB1L71">CB1L71</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#CB1_state">CB1_state</A>, !<A HREF="#CB1_count[1]">CB1_count[1]</A>, !<A HREF="#CB1_user_saw_rvalid">CB1_user_saw_rvalid</A>, !<A HREF="#CB1_td_shift[9]">CB1_td_shift[9]</A>);


<P> --CB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[2]">CB1_td_shift[2]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L73">CB1L73</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --CB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
<P><A NAME="CB1L72">CB1L72</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#CB1_count[9]">CB1_count[9]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#CB1_write_stalled">CB1_write_stalled</A>, !<A HREF="#CB1L71">CB1L71</A>, !<A HREF="#CB1_td_shift[2]">CB1_td_shift[2]</A>);


<P> --CB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
<P><A NAME="CB1L15">CB1L15</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#CB1_state">CB1_state</A>, !<A HREF="#A1L11">A1L11</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#CB1_count[8]">CB1_count[8]</A>);


<P> --CB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
<P> --register power-up is low

<P><A NAME="CB1_rvalid0">CB1_rvalid0</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1L42">CB1L42</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --KD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
<P> --register power-up is low

<P><A NAME="KD1_monitor_ready">KD1_monitor_ready</A> = DFFEAS(<A HREF="#KD1L10">KD1L10</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
<P><A NAME="VD1L58">VD1L58</A> = ( <A HREF="#SD1_MonDReg[1]">SD1_MonDReg[1]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[1]">HD1_break_readreg[1]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[3]">VD1_sr[3]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[1]">SD1_MonDReg[1]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[1]">HD1_break_readreg[1]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[3]">VD1_sr[3]</A>)))) ) );


<P> --UD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
<P> --register power-up is low

<P><A NAME="UD1_jdo[0]">UD1_jdo[0]</A> = DFFEAS(<A HREF="#VD1_sr[0]">VD1_sr[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
<P> --register power-up is low

<P><A NAME="UD1_jdo[36]">UD1_jdo[36]</A> = DFFEAS(<A HREF="#VD1_sr[36]">VD1_sr[36]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
<P> --register power-up is low

<P><A NAME="UD1_jdo[37]">UD1_jdo[37]</A> = DFFEAS(<A HREF="#VD1_sr[37]">VD1_sr[37]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
<P> --register power-up is low

<P><A NAME="UD1_ir[1]">UD1_ir[1]</A> = DFFEAS(<A HREF="#A1L17">A1L17</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_jxuir">UD1_jxuir</A>,  ,  ,  ,  );


<P> --UD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
<P> --register power-up is low

<P><A NAME="UD1_ir[0]">UD1_ir[0]</A> = DFFEAS(<A HREF="#A1L16">A1L16</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_jxuir">UD1_jxuir</A>,  ,  ,  ,  );


<P> --UD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
<P> --register power-up is low

<P><A NAME="UD1_enable_action_strobe">UD1_enable_action_strobe</A> = DFFEAS(<A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --HD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~0
<P><A NAME="HD1L33">HD1L33</A> = (<A HREF="#UD1_ir[1]">UD1_ir[1]</A> & (!<A HREF="#UD1_ir[0]">UD1_ir[0]</A> & <A HREF="#UD1_enable_action_strobe">UD1_enable_action_strobe</A>));


<P> --HD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~1
<P><A NAME="HD1L34">HD1L34</A> = (!<A HREF="#UD1_jdo[36]">UD1_jdo[36]</A> & (!<A HREF="#UD1_jdo[37]">UD1_jdo[37]</A> & <A HREF="#HD1L33">HD1L33</A>));


<P> --UD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
<P> --register power-up is low

<P><A NAME="UD1_jdo[35]">UD1_jdo[35]</A> = DFFEAS(<A HREF="#VD1_sr[35]">VD1_sr[35]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
<P><A NAME="UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> = (!<A HREF="#UD1_ir[1]">UD1_ir[1]</A> & (!<A HREF="#UD1_ir[0]">UD1_ir[0]</A> & (<A HREF="#UD1_enable_action_strobe">UD1_enable_action_strobe</A> & <A HREF="#UD1_jdo[35]">UD1_jdo[35]</A>)));


<P> --UD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
<P> --register power-up is low

<P><A NAME="UD1_jdo[3]">UD1_jdo[3]</A> = DFFEAS(<A HREF="#VD1_sr[3]">VD1_sr[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
<P> --register power-up is low

<P><A NAME="SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> = DFFEAS(<A HREF="#SD1_jtag_ram_rd">SD1_jtag_ram_rd</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
<P><A NAME="SD1L89">SD1L89</A> = (!<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & (<A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A> & (!<A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A> & !<A HREF="#SD1_MonAReg[3]">SD1_MonAReg[3]</A>)));


<P> --SD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
<P><A NAME="SD1L90">SD1L90</A> = ( <A HREF="#SD1L89">SD1L89</A> & ( (!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>) # (<A HREF="#UD1_jdo[3]">UD1_jdo[3]</A>) ) ) # ( !<A HREF="#SD1L89">SD1L89</A> & ( (!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (((<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & <A HREF="#DE1_q_a[0]">DE1_q_a[0]</A>)))) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (<A HREF="#UD1_jdo[3]">UD1_jdo[3]</A>)) ) );


<P> --SD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
<P> --register power-up is low

<P><A NAME="SD1_jtag_rd_d1">SD1_jtag_rd_d1</A> = DFFEAS(<A HREF="#SD1_jtag_rd">SD1_jtag_rd</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
<P><A NAME="SD1L50">SD1L50</A> = ( <A HREF="#SD1_jtag_rd_d1">SD1_jtag_rd_d1</A> & ( (((!<A HREF="#UD1_enable_action_strobe">UD1_enable_action_strobe</A>) # (<A HREF="#UD1_jdo[35]">UD1_jdo[35]</A>)) # (<A HREF="#UD1_ir[0]">UD1_ir[0]</A>)) # (<A HREF="#UD1_ir[1]">UD1_ir[1]</A>) ) ) # ( !<A HREF="#SD1_jtag_rd_d1">SD1_jtag_rd_d1</A> & ( (!<A HREF="#UD1_ir[1]">UD1_ir[1]</A> & (!<A HREF="#UD1_ir[0]">UD1_ir[0]</A> & (<A HREF="#UD1_enable_action_strobe">UD1_enable_action_strobe</A> & <A HREF="#UD1_jdo[35]">UD1_jdo[35]</A>))) ) );


<P> --YC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
<P><A NAME="YC1L556">YC1L556</A> = ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
<P><A NAME="YC1L568">YC1L568</A> = ( <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
<P><A NAME="YC1L569">YC1L569</A> = ( <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
<P><A NAME="YC1L557">YC1L557</A> = ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
<P><A NAME="YC1L558">YC1L558</A> = ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( <A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
<P><A NAME="YC1L559">YC1L559</A> = ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( <A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & <A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
<P><A NAME="YC1L214">YC1L214</A> = ( !<A HREF="#YC1L219">YC1L219</A> & ( !<A HREF="#YC1L218">YC1L218</A> & ( (!<A HREF="#YC1L557">YC1L557</A> & (!<A HREF="#YC1L558">YC1L558</A> & (!<A HREF="#YC1L559">YC1L559</A> & !<A HREF="#YC1L220">YC1L220</A>))) ) ) );


<P> --YC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
<P><A NAME="YC1L208">YC1L208</A> = ( <A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( <A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ((!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>) # (<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>)))) # (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ((!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>) # (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>)))) ) ) ) # ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( <A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (((!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A>)))) # (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ((!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>) # (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>)))) ) ) ) # ( <A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ((!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>) # (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>)))) # (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (((<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A>)))) ) ) ) # ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ((!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A>) # ((!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & !<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>)))) # (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (((<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A>)))) ) ) );


<P> --YC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
<P><A NAME="YC1L260">YC1L260</A> = (!<A HREF="#YC1L208">YC1L208</A> & ((<A HREF="#YC1_D_iw[18]">YC1_D_iw[18]</A>))) # (<A HREF="#YC1L208">YC1L208</A> & (<A HREF="#YC1_D_iw[23]">YC1_D_iw[23]</A>));


<P> --YC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
<P><A NAME="YC1L261">YC1L261</A> = ( <A HREF="#YC1L214">YC1L214</A> & ( <A HREF="#YC1L260">YC1L260</A> & ( (!<A HREF="#YC1L547">YC1L547</A>) # (((!<A HREF="#YC1L227">YC1L227</A> & !<A HREF="#YC1L226">YC1L226</A>)) # (<A HREF="#YC1L556">YC1L556</A>)) ) ) ) # ( !<A HREF="#YC1L214">YC1L214</A> & ( <A HREF="#YC1L260">YC1L260</A> & ( <A HREF="#YC1L556">YC1L556</A> ) ) ) # ( <A HREF="#YC1L214">YC1L214</A> & ( !<A HREF="#YC1L260">YC1L260</A> & ( <A HREF="#YC1L556">YC1L556</A> ) ) ) # ( !<A HREF="#YC1L214">YC1L214</A> & ( !<A HREF="#YC1L260">YC1L260</A> & ( <A HREF="#YC1L556">YC1L556</A> ) ) );


<P> --YC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~2
<P><A NAME="YC1L262">YC1L262</A> = (!<A HREF="#YC1L208">YC1L208</A> & ((<A HREF="#YC1_D_iw[19]">YC1_D_iw[19]</A>))) # (<A HREF="#YC1L208">YC1L208</A> & (<A HREF="#YC1_D_iw[24]">YC1_D_iw[24]</A>));


<P> --YC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~3
<P><A NAME="YC1L263">YC1L263</A> = ( <A HREF="#YC1L214">YC1L214</A> & ( <A HREF="#YC1L262">YC1L262</A> ) ) # ( !<A HREF="#YC1L214">YC1L214</A> & ( <A HREF="#YC1L262">YC1L262</A> ) ) # ( <A HREF="#YC1L214">YC1L214</A> & ( !<A HREF="#YC1L262">YC1L262</A> & ( ((<A HREF="#YC1L547">YC1L547</A> & ((<A HREF="#YC1L226">YC1L226</A>) # (<A HREF="#YC1L227">YC1L227</A>)))) # (<A HREF="#YC1L556">YC1L556</A>) ) ) ) # ( !<A HREF="#YC1L214">YC1L214</A> & ( !<A HREF="#YC1L262">YC1L262</A> ) );


<P> --YC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~4
<P><A NAME="YC1L258">YC1L258</A> = (!<A HREF="#YC1L208">YC1L208</A> & ((<A HREF="#YC1_D_iw[17]">YC1_D_iw[17]</A>))) # (<A HREF="#YC1L208">YC1L208</A> & (<A HREF="#YC1_D_iw[22]">YC1_D_iw[22]</A>));


<P> --YC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~5
<P><A NAME="YC1L259">YC1L259</A> = ( <A HREF="#YC1L214">YC1L214</A> & ( <A HREF="#YC1L258">YC1L258</A> ) ) # ( !<A HREF="#YC1L214">YC1L214</A> & ( <A HREF="#YC1L258">YC1L258</A> ) ) # ( <A HREF="#YC1L214">YC1L214</A> & ( !<A HREF="#YC1L258">YC1L258</A> & ( ((<A HREF="#YC1L547">YC1L547</A> & ((<A HREF="#YC1L226">YC1L226</A>) # (<A HREF="#YC1L227">YC1L227</A>)))) # (<A HREF="#YC1L556">YC1L556</A>) ) ) ) # ( !<A HREF="#YC1L214">YC1L214</A> & ( !<A HREF="#YC1L258">YC1L258</A> ) );


<P> --YC1L266 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6
<P><A NAME="YC1L266">YC1L266</A> = (!<A HREF="#YC1L208">YC1L208</A> & ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>))) # (<A HREF="#YC1L208">YC1L208</A> & (<A HREF="#YC1_D_iw[26]">YC1_D_iw[26]</A>));


<P> --YC1L267 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7
<P><A NAME="YC1L267">YC1L267</A> = ( <A HREF="#YC1L214">YC1L214</A> & ( <A HREF="#YC1L266">YC1L266</A> ) ) # ( !<A HREF="#YC1L214">YC1L214</A> & ( <A HREF="#YC1L266">YC1L266</A> ) ) # ( <A HREF="#YC1L214">YC1L214</A> & ( !<A HREF="#YC1L266">YC1L266</A> & ( ((<A HREF="#YC1L547">YC1L547</A> & ((<A HREF="#YC1L226">YC1L226</A>) # (<A HREF="#YC1L227">YC1L227</A>)))) # (<A HREF="#YC1L556">YC1L556</A>) ) ) ) # ( !<A HREF="#YC1L214">YC1L214</A> & ( !<A HREF="#YC1L266">YC1L266</A> ) );


<P> --YC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8
<P><A NAME="YC1L264">YC1L264</A> = (!<A HREF="#YC1L208">YC1L208</A> & ((<A HREF="#YC1_D_iw[20]">YC1_D_iw[20]</A>))) # (<A HREF="#YC1L208">YC1L208</A> & (<A HREF="#YC1_D_iw[25]">YC1_D_iw[25]</A>));


<P> --YC1L265 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9
<P><A NAME="YC1L265">YC1L265</A> = ( <A HREF="#YC1L214">YC1L214</A> & ( <A HREF="#YC1L264">YC1L264</A> ) ) # ( !<A HREF="#YC1L214">YC1L214</A> & ( <A HREF="#YC1L264">YC1L264</A> ) ) # ( <A HREF="#YC1L214">YC1L214</A> & ( !<A HREF="#YC1L264">YC1L264</A> & ( ((<A HREF="#YC1L547">YC1L547</A> & ((<A HREF="#YC1L226">YC1L226</A>) # (<A HREF="#YC1L227">YC1L227</A>)))) # (<A HREF="#YC1L556">YC1L556</A>) ) ) ) # ( !<A HREF="#YC1L214">YC1L214</A> & ( !<A HREF="#YC1L264">YC1L264</A> ) );


<P> --YC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13
<P><A NAME="YC1L560">YC1L560</A> = ( !<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
<P><A NAME="YC1L310">YC1L310</A> = (!<A HREF="#YC1L560">YC1L560</A> & (!<A HREF="#YC1L650">YC1L650</A> & !<A HREF="#YC1L727">YC1L727</A>));


<P> --YC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
<P><A NAME="YC1_D_wr_dst_reg">YC1_D_wr_dst_reg</A> = ( <A HREF="#YC1L265">YC1L265</A> & ( <A HREF="#YC1L310">YC1L310</A> ) ) # ( !<A HREF="#YC1L265">YC1L265</A> & ( <A HREF="#YC1L310">YC1L310</A> & ( (((<A HREF="#YC1L267">YC1L267</A>) # (<A HREF="#YC1L259">YC1L259</A>)) # (<A HREF="#YC1L263">YC1L263</A>)) # (<A HREF="#YC1L261">YC1L261</A>) ) ) );


<P> --YC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
<P><A NAME="YC1L241">YC1L241</A> = (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>)));


<P> --YC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
<P> --register power-up is low

<P><A NAME="YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> = DFFEAS(<A HREF="#YC1L833">YC1L833</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A> = DFFEAS(<A HREF="#YC1L830">YC1L830</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A> = DFFEAS(<A HREF="#YC1L829">YC1L829</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
<P><A NAME="YC1L832">YC1L832</A> = (<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A> & (!<A HREF="#YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A> $ (((!<A HREF="#YC1L239">YC1L239</A>) # (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>)))));


<P> --YC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
<P><A NAME="YC1L833">YC1L833</A> = ( <A HREF="#YC1L241">YC1L241</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1L832">YC1L832</A>) ) ) # ( !<A HREF="#YC1L241">YC1L241</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (<A HREF="#YC1_d_read">YC1_d_read</A> & (!<A HREF="#KC1_WideOr1">KC1_WideOr1</A>))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#YC1L832">YC1L832</A>)))) ) );


<P> --YC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
<P> --register power-up is low

<P><A NAME="YC1_av_ld_waiting_for_data">YC1_av_ld_waiting_for_data</A> = DFFEAS(<A HREF="#YC1L935">YC1L935</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L935 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
<P><A NAME="YC1L935">YC1L935</A> = ( <A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & ( <A HREF="#YC1_av_ld_waiting_for_data">YC1_av_ld_waiting_for_data</A> & ( (!<A HREF="#YC1_d_read">YC1_d_read</A>) # ((!<A HREF="#TB1L36">TB1L36</A> & <A HREF="#KC1L3">KC1L3</A>)) ) ) ) # ( !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & ( <A HREF="#YC1_av_ld_waiting_for_data">YC1_av_ld_waiting_for_data</A> & ( (!<A HREF="#YC1_d_read">YC1_d_read</A>) # ((!<A HREF="#TB1L36">TB1L36</A> & <A HREF="#KC1L3">KC1L3</A>)) ) ) ) # ( <A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & ( !<A HREF="#YC1_av_ld_waiting_for_data">YC1_av_ld_waiting_for_data</A> & ( <A HREF="#YC1_E_new_inst">YC1_E_new_inst</A> ) ) );


<P> --YC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
<P><A NAME="YC1L542">YC1L542</A> = ( <A HREF="#YC1L833">YC1L833</A> & ( <A HREF="#YC1L935">YC1L935</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & ((<A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A>) # (<A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>))) ) ) ) # ( !<A HREF="#YC1L833">YC1L833</A> & ( <A HREF="#YC1L935">YC1L935</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & ((<A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A>) # (<A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>))) ) ) ) # ( <A HREF="#YC1L833">YC1L833</A> & ( !<A HREF="#YC1L935">YC1L935</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A> & !<A HREF="#YC1L241">YC1L241</A>)) # (<A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>))) ) ) ) # ( !<A HREF="#YC1L833">YC1L833</A> & ( !<A HREF="#YC1L935">YC1L935</A> & ( (<A HREF="#YC1_E_new_inst">YC1_E_new_inst</A> & <A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) );


<P> --YC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
<P><A NAME="YC1L543">YC1L543</A> = (!<A HREF="#YC1_E_shift_rot_cnt[3]">YC1_E_shift_rot_cnt[3]</A> & (!<A HREF="#YC1_E_shift_rot_cnt[2]">YC1_E_shift_rot_cnt[2]</A> & (!<A HREF="#YC1_E_shift_rot_cnt[1]">YC1_E_shift_rot_cnt[1]</A> & !<A HREF="#YC1_E_shift_rot_cnt[0]">YC1_E_shift_rot_cnt[0]</A>)));


<P> --YC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
<P><A NAME="YC1L544">YC1L544</A> = ( <A HREF="#YC1L543">YC1L543</A> & ( (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A> & ((<A HREF="#YC1_E_shift_rot_cnt[4]">YC1_E_shift_rot_cnt[4]</A>) # (<A HREF="#YC1_E_new_inst">YC1_E_new_inst</A>)))) ) ) # ( !<A HREF="#YC1L543">YC1L543</A> & ( (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & <A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A>) ) );


<P> --YC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
<P><A NAME="YC1L824">YC1L824</A> = (!<A HREF="#YC1_E_st_stall">YC1_E_st_stall</A> & (<A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A> & (!<A HREF="#YC1L542">YC1L542</A> & !<A HREF="#YC1L544">YC1L544</A>)));


<P> --YC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
<P><A NAME="YC1L232">YC1L232</A> = ( <A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & ( (<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ((!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>) # (!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>)))) ) );


<P> --KC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
<P><A NAME="KC1L4">KC1L4</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[0]">T1_avalon_readdata[0]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[0]">T1_avalon_readdata[0]</A>)) # (<A HREF="#TB1_data_reg[0]">TB1_data_reg[0]</A>)));


<P> --YB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
<P><A NAME="YB2L1">YB2L1</A> = (<A HREF="#UB4_read_latency_shift_reg[0]">UB4_read_latency_shift_reg[0]</A> & ((!<A HREF="#RB4_mem[0][74]">RB4_mem[0][74]</A>) # (!<A HREF="#RB4_mem[0][56]">RB4_mem[0][56]</A>)));


<P> --UB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="UB6_av_readdata_pre[0]">UB6_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#W1_readdata[0]">W1_readdata[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
<P> --register power-up is low

<P><A NAME="UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A> = DFFEAS(<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --KC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1
<P><A NAME="KC1L5">KC1L5</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & ((<A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>)))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & <A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>)) # (<A HREF="#UB1_av_readdata_pre[0]">UB1_av_readdata_pre[0]</A>)));


<P> --KC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2
<P><A NAME="KC1L6">KC1L6</A> = ( !<A HREF="#KC1L5">KC1L5</A> & ( (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # ((!<A HREF="#UB4_av_readdata_pre[0]">UB4_av_readdata_pre[0]</A>)))) # (<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_av_readdata_pre[0]">UB6_av_readdata_pre[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[0]">UB4_av_readdata_pre[0]</A>)))) ) );


<P> --KC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3
<P><A NAME="KC1L7">KC1L7</A> = ( <A HREF="#KC1L6">KC1L6</A> & ( (!<A HREF="#TB1L36">TB1L36</A> & (<A HREF="#YB3L1">YB3L1</A> & (<A HREF="#EE1_q_a[0]">EE1_q_a[0]</A>))) # (<A HREF="#TB1L36">TB1L36</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[0]">EE1_q_a[0]</A>)) # (<A HREF="#KC1L4">KC1L4</A>))) ) ) # ( !<A HREF="#KC1L6">KC1L6</A> );


<P> --YC1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
<P><A NAME="YC1L933">YC1L933</A> = ( <A HREF="#YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A> & ( (<A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> & (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A>)) ) ) # ( !<A HREF="#YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & ((!<A HREF="#YC1_W_alu_result[0]">YC1_W_alu_result[0]</A> & (<A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> & !<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A>)) # (<A HREF="#YC1_W_alu_result[0]">YC1_W_alu_result[0]</A> & ((!<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A>) # (<A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A>))))) ) );


<P> --YC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]~0
<P><A NAME="YC1L841">YC1L841</A> = ( <A HREF="#YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> & !<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A>)) ) ) # ( !<A HREF="#YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((!<A HREF="#YC1_W_alu_result[0]">YC1_W_alu_result[0]</A> & (<A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> & !<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A>)) # (<A HREF="#YC1_W_alu_result[0]">YC1_W_alu_result[0]</A> & ((!<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A>) # (<A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A>)))) ) );


<P> --YC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
<P> --register power-up is low

<P><A NAME="YC1_R_compare_op[0]">YC1_R_compare_op[0]</A> = DFFEAS(<A HREF="#YC1L304">YC1L304</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~15
<P><A NAME="YC1L380">YC1L380</A> = (!<A HREF="#YC1_E_src2[26]">YC1_E_src2[26]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[26]">YC1_E_src1[26]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[26]">YC1_E_src1[26]</A>))))) # (<A HREF="#YC1_E_src2[26]">YC1_E_src2[26]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[26]">YC1_E_src1[26]</A>)))));


<P> --YC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~16
<P><A NAME="YC1L379">YC1L379</A> = (!<A HREF="#YC1_E_src2[25]">YC1_E_src2[25]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[25]">YC1_E_src1[25]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[25]">YC1_E_src1[25]</A>))))) # (<A HREF="#YC1_E_src2[25]">YC1_E_src2[25]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[25]">YC1_E_src1[25]</A>)))));


<P> --YC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~17
<P><A NAME="YC1L378">YC1L378</A> = (!<A HREF="#YC1_E_src2[24]">YC1_E_src2[24]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[24]">YC1_E_src1[24]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[24]">YC1_E_src1[24]</A>))))) # (<A HREF="#YC1_E_src2[24]">YC1_E_src2[24]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[24]">YC1_E_src1[24]</A>)))));


<P> --YC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~18
<P><A NAME="YC1L377">YC1L377</A> = (!<A HREF="#YC1_E_src2[23]">YC1_E_src2[23]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[23]">YC1_E_src1[23]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[23]">YC1_E_src1[23]</A>))))) # (<A HREF="#YC1_E_src2[23]">YC1_E_src2[23]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[23]">YC1_E_src1[23]</A>)))));


<P> --YC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[31]">YC1_E_src2[31]</A> = DFFEAS(<A HREF="#YC1L713">YC1L713</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~19
<P><A NAME="YC1L385">YC1L385</A> = (!<A HREF="#YC1_E_src2[31]">YC1_E_src2[31]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[31]">YC1_E_src1[31]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[31]">YC1_E_src1[31]</A>))))) # (<A HREF="#YC1_E_src2[31]">YC1_E_src2[31]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[31]">YC1_E_src1[31]</A>)))));


<P> --YC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~20
<P><A NAME="YC1L384">YC1L384</A> = (!<A HREF="#YC1_E_src2[30]">YC1_E_src2[30]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[30]">YC1_E_src1[30]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[30]">YC1_E_src1[30]</A>))))) # (<A HREF="#YC1_E_src2[30]">YC1_E_src2[30]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[30]">YC1_E_src1[30]</A>)))));


<P> --YC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~21
<P><A NAME="YC1L383">YC1L383</A> = (!<A HREF="#YC1_E_src2[29]">YC1_E_src2[29]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[29]">YC1_E_src1[29]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[29]">YC1_E_src1[29]</A>))))) # (<A HREF="#YC1_E_src2[29]">YC1_E_src2[29]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[29]">YC1_E_src1[29]</A>)))));


<P> --YC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~22
<P><A NAME="YC1L382">YC1L382</A> = (!<A HREF="#YC1_E_src2[28]">YC1_E_src2[28]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[28]">YC1_E_src1[28]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[28]">YC1_E_src1[28]</A>))))) # (<A HREF="#YC1_E_src2[28]">YC1_E_src2[28]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[28]">YC1_E_src1[28]</A>)))));


<P> --YC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
<P><A NAME="YC1L579">YC1L579</A> = (!<A HREF="#YC1L385">YC1L385</A> & (!<A HREF="#YC1L384">YC1L384</A> & (!<A HREF="#YC1L383">YC1L383</A> & !<A HREF="#YC1L382">YC1L382</A>)));


<P> --YC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
<P><A NAME="YC1L580">YC1L580</A> = ( <A HREF="#YC1L579">YC1L579</A> & ( (!<A HREF="#YC1L380">YC1L380</A> & (!<A HREF="#YC1L379">YC1L379</A> & (!<A HREF="#YC1L378">YC1L378</A> & !<A HREF="#YC1L377">YC1L377</A>))) ) );


<P> --YC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
<P><A NAME="YC1L581">YC1L581</A> = (!<A HREF="#YC1L360">YC1L360</A> & !<A HREF="#YC1L370">YC1L370</A>);


<P> --YC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
<P><A NAME="YC1L582">YC1L582</A> = ( !<A HREF="#YC1L362">YC1L362</A> & ( !<A HREF="#YC1L361">YC1L361</A> & ( (!<A HREF="#YC1L358">YC1L358</A> & (!<A HREF="#YC1L364">YC1L364</A> & (!<A HREF="#YC1L366">YC1L366</A> & !<A HREF="#YC1L363">YC1L363</A>))) ) ) );


<P> --YC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
<P><A NAME="YC1L583">YC1L583</A> = ( <A HREF="#YC1L581">YC1L581</A> & ( <A HREF="#YC1L582">YC1L582</A> & ( (!<A HREF="#YC1L359">YC1L359</A> & (!<A HREF="#YC1L367">YC1L367</A> & (!<A HREF="#YC1L368">YC1L368</A> & !<A HREF="#YC1L369">YC1L369</A>))) ) ) );


<P> --YC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~23
<P><A NAME="YC1L374">YC1L374</A> = (!<A HREF="#YC1_E_src2[20]">YC1_E_src2[20]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[20]">YC1_E_src1[20]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[20]">YC1_E_src1[20]</A>))))) # (<A HREF="#YC1_E_src2[20]">YC1_E_src2[20]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[20]">YC1_E_src1[20]</A>)))));


<P> --YC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~24
<P><A NAME="YC1L373">YC1L373</A> = (!<A HREF="#YC1_E_src2[19]">YC1_E_src2[19]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[19]">YC1_E_src1[19]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[19]">YC1_E_src1[19]</A>))))) # (<A HREF="#YC1_E_src2[19]">YC1_E_src2[19]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[19]">YC1_E_src1[19]</A>)))));


<P> --YC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~25
<P><A NAME="YC1L372">YC1L372</A> = (!<A HREF="#YC1_E_src2[18]">YC1_E_src2[18]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[18]">YC1_E_src1[18]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[18]">YC1_E_src1[18]</A>))))) # (<A HREF="#YC1_E_src2[18]">YC1_E_src2[18]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[18]">YC1_E_src1[18]</A>)))));


<P> --YC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~26
<P><A NAME="YC1L371">YC1L371</A> = (!<A HREF="#YC1_E_src2[17]">YC1_E_src2[17]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[17]">YC1_E_src1[17]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[17]">YC1_E_src1[17]</A>))))) # (<A HREF="#YC1_E_src2[17]">YC1_E_src2[17]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[17]">YC1_E_src1[17]</A>)))));


<P> --YC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[1]">YC1_E_src2[1]</A> = DFFEAS(<A HREF="#YC1L716">YC1L716</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~27
<P><A NAME="YC1L355">YC1L355</A> = (!<A HREF="#YC1_E_src2[1]">YC1_E_src2[1]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[1]">YC1_E_src1[1]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[1]">YC1_E_src1[1]</A>))))) # (<A HREF="#YC1_E_src2[1]">YC1_E_src2[1]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[1]">YC1_E_src1[1]</A>)))));


<P> --YC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28
<P><A NAME="YC1L381">YC1L381</A> = (!<A HREF="#YC1_E_src2[27]">YC1_E_src2[27]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[27]">YC1_E_src1[27]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[27]">YC1_E_src1[27]</A>))))) # (<A HREF="#YC1_E_src2[27]">YC1_E_src2[27]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[27]">YC1_E_src1[27]</A>)))));


<P> --YC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
<P><A NAME="YC1L584">YC1L584</A> = (!<A HREF="#YC1L355">YC1L355</A> & !<A HREF="#YC1L381">YC1L381</A>);


<P> --YC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
<P> --register power-up is low

<P><A NAME="YC1_E_src2[0]">YC1_E_src2[0]</A> = DFFEAS(<A HREF="#YC1L715">YC1L715</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~29
<P><A NAME="YC1L354">YC1L354</A> = (!<A HREF="#YC1_E_src2[0]">YC1_E_src2[0]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[0]">YC1_E_src1[0]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[0]">YC1_E_src1[0]</A>))))) # (<A HREF="#YC1_E_src2[0]">YC1_E_src2[0]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[0]">YC1_E_src1[0]</A>)))));


<P> --YC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~30
<P><A NAME="YC1L376">YC1L376</A> = (!<A HREF="#YC1_E_src2[22]">YC1_E_src2[22]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[22]">YC1_E_src1[22]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[22]">YC1_E_src1[22]</A>))))) # (<A HREF="#YC1_E_src2[22]">YC1_E_src2[22]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[22]">YC1_E_src1[22]</A>)))));


<P> --YC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~31
<P><A NAME="YC1L375">YC1L375</A> = (!<A HREF="#YC1_E_src2[21]">YC1_E_src2[21]</A> & ((!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & (!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A> & !<A HREF="#YC1_E_src1[21]">YC1_E_src1[21]</A>)) # (<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> & ((<A HREF="#YC1_E_src1[21]">YC1_E_src1[21]</A>))))) # (<A HREF="#YC1_E_src2[21]">YC1_E_src2[21]</A> & (!<A HREF="#YC1_R_logic_op[1]">YC1_R_logic_op[1]</A> $ (((!<A HREF="#YC1_R_logic_op[0]">YC1_R_logic_op[0]</A>) # (!<A HREF="#YC1_E_src1[21]">YC1_E_src1[21]</A>)))));


<P> --YC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
<P><A NAME="YC1L585">YC1L585</A> = ( !<A HREF="#YC1L376">YC1L376</A> & ( !<A HREF="#YC1L375">YC1L375</A> & ( (!<A HREF="#YC1L356">YC1L356</A> & (!<A HREF="#YC1L357">YC1L357</A> & (!<A HREF="#YC1L365">YC1L365</A> & !<A HREF="#YC1L354">YC1L354</A>))) ) ) );


<P> --YC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
<P><A NAME="YC1L586">YC1L586</A> = ( <A HREF="#YC1L584">YC1L584</A> & ( <A HREF="#YC1L585">YC1L585</A> & ( (!<A HREF="#YC1L374">YC1L374</A> & (!<A HREF="#YC1L373">YC1L373</A> & (!<A HREF="#YC1L372">YC1L372</A> & !<A HREF="#YC1L371">YC1L371</A>))) ) ) );


<P> --YC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
<P> --register power-up is low

<P><A NAME="YC1_R_compare_op[1]">YC1_R_compare_op[1]</A> = DFFEAS(<A HREF="#YC1L305">YC1L305</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
<P><A NAME="YC1L346">YC1L346</A> = ( <A HREF="#YC1L586">YC1L586</A> & ( <A HREF="#YC1_R_compare_op[1]">YC1_R_compare_op[1]</A> & ( (!<A HREF="#YC1_R_compare_op[0]">YC1_R_compare_op[0]</A> & (<A HREF="#YC1L130">YC1L130</A>)) # (<A HREF="#YC1_R_compare_op[0]">YC1_R_compare_op[0]</A> & (((!<A HREF="#YC1L580">YC1L580</A>) # (!<A HREF="#YC1L583">YC1L583</A>)))) ) ) ) # ( !<A HREF="#YC1L586">YC1L586</A> & ( <A HREF="#YC1_R_compare_op[1]">YC1_R_compare_op[1]</A> & ( (<A HREF="#YC1_R_compare_op[0]">YC1_R_compare_op[0]</A>) # (<A HREF="#YC1L130">YC1L130</A>) ) ) ) # ( <A HREF="#YC1L586">YC1L586</A> & ( !<A HREF="#YC1_R_compare_op[1]">YC1_R_compare_op[1]</A> & ( (!<A HREF="#YC1_R_compare_op[0]">YC1_R_compare_op[0]</A> & (((<A HREF="#YC1L580">YC1L580</A> & <A HREF="#YC1L583">YC1L583</A>)))) # (<A HREF="#YC1_R_compare_op[0]">YC1_R_compare_op[0]</A> & (!<A HREF="#YC1L130">YC1L130</A>)) ) ) ) # ( !<A HREF="#YC1L586">YC1L586</A> & ( !<A HREF="#YC1_R_compare_op[1]">YC1_R_compare_op[1]</A> & ( (!<A HREF="#YC1L130">YC1L130</A> & <A HREF="#YC1_R_compare_op[0]">YC1_R_compare_op[0]</A>) ) ) );


<P> --YC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
<P><A NAME="YC1L587">YC1L587</A> = ( !<A HREF="#YC1_D_iw[10]">YC1_D_iw[10]</A> & ( (!<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A> & (!<A HREF="#YC1_D_iw[8]">YC1_D_iw[8]</A> & (!<A HREF="#YC1_D_iw[7]">YC1_D_iw[7]</A> & !<A HREF="#YC1_D_iw[9]">YC1_D_iw[9]</A>))) ) );


<P> --YC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
<P> --register power-up is low

<P><A NAME="YC1_W_estatus_reg">YC1_W_estatus_reg</A> = DFFEAS(<A HREF="#YC1L773">YC1L773</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --YC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
<P><A NAME="YC1L588">YC1L588</A> = ( !<A HREF="#YC1_D_iw[10]">YC1_D_iw[10]</A> & ( (<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A> & (!<A HREF="#YC1_D_iw[8]">YC1_D_iw[8]</A> & (!<A HREF="#YC1_D_iw[7]">YC1_D_iw[7]</A> & !<A HREF="#YC1_D_iw[9]">YC1_D_iw[9]</A>))) ) );


<P> --YC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
<P> --register power-up is low

<P><A NAME="YC1_W_bstatus_reg">YC1_W_bstatus_reg</A> = DFFEAS(<A HREF="#YC1L764">YC1L764</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --YC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
<P><A NAME="YC1L589">YC1L589</A> = (!<A HREF="#YC1_D_iw[8]">YC1_D_iw[8]</A> & (<A HREF="#YC1_D_iw[7]">YC1_D_iw[7]</A> & (!<A HREF="#YC1_D_iw[9]">YC1_D_iw[9]</A> & !<A HREF="#YC1_D_iw[10]">YC1_D_iw[10]</A>)));


<P> --YC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
<P> --register power-up is low

<P><A NAME="YC1_W_ienable_reg[0]">YC1_W_ienable_reg[0]</A> = DFFEAS(<A HREF="#YC1_E_src1[0]">YC1_E_src1[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L777">YC1L777</A>,  ,  ,  ,  );


<P> --YC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
<P><A NAME="YC1L347">YC1L347</A> = ( !<A HREF="#YC1_D_iw[10]">YC1_D_iw[10]</A> & ( <A HREF="#YC1_W_ipending_reg[0]">YC1_W_ipending_reg[0]</A> & ( (!<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A> & (<A HREF="#YC1_D_iw[8]">YC1_D_iw[8]</A> & (!<A HREF="#YC1_D_iw[7]">YC1_D_iw[7]</A> & !<A HREF="#YC1_D_iw[9]">YC1_D_iw[9]</A>))) ) ) );


<P> --YC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
<P><A NAME="YC1L348">YC1L348</A> = ( <A HREF="#YC1L347">YC1L347</A> & ( (!<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A> & (!<A HREF="#YC1_W_bstatus_reg">YC1_W_bstatus_reg</A> & <A HREF="#YC1L589">YC1L589</A>)) ) ) # ( !<A HREF="#YC1L347">YC1L347</A> & ( (!<A HREF="#YC1L589">YC1L589</A>) # ((!<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A> & (!<A HREF="#YC1_W_bstatus_reg">YC1_W_bstatus_reg</A>)) # (<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A> & ((!<A HREF="#YC1_W_ienable_reg[0]">YC1_W_ienable_reg[0]</A>)))) ) );


<P> --YC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
<P><A NAME="YC1L349">YC1L349</A> = ( <A HREF="#YC1L348">YC1L348</A> & ( (!<A HREF="#YC1L587">YC1L587</A> & (((<A HREF="#YC1_W_estatus_reg">YC1_W_estatus_reg</A> & <A HREF="#YC1L588">YC1L588</A>)))) # (<A HREF="#YC1L587">YC1L587</A> & (<A HREF="#YC1_W_status_reg_pie">YC1_W_status_reg_pie</A>)) ) ) # ( !<A HREF="#YC1L348">YC1L348</A> & ( (!<A HREF="#YC1L587">YC1L587</A> & (((!<A HREF="#YC1L588">YC1L588</A>) # (<A HREF="#YC1_W_estatus_reg">YC1_W_estatus_reg</A>)))) # (<A HREF="#YC1L587">YC1L587</A> & (<A HREF="#YC1_W_status_reg_pie">YC1_W_status_reg_pie</A>)) ) );


<P> --YC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16
<P><A NAME="YC1L311">YC1L311</A> = ( <A HREF="#YC1_E_shift_rot_result[0]">YC1_E_shift_rot_result[0]</A> & ( ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L126">YC1L126</A>)) # (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L354">YC1L354</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#YC1_E_shift_rot_result[0]">YC1_E_shift_rot_result[0]</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L126">YC1L126</A>)) # (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L354">YC1L354</A>))))) ) );


<P> --UB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[22]">UB4_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#BD1_readdata[22]">BD1_readdata[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~5
<P><A NAME="YC1L612">YC1L612</A> = ( <A HREF="#EE1_q_a[22]">EE1_q_a[22]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[22]">UB4_av_readdata_pre[22]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[22]">EE1_q_a[22]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[22]">UB4_av_readdata_pre[22]</A>)) ) );


<P> --UB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[23]">UB4_av_readdata_pre[23]</A> = DFFEAS(<A HREF="#BD1_readdata[23]">BD1_readdata[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~6
<P><A NAME="YC1L613">YC1L613</A> = ( <A HREF="#EE1_q_a[23]">EE1_q_a[23]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[23]">UB4_av_readdata_pre[23]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[23]">EE1_q_a[23]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[23]">UB4_av_readdata_pre[23]</A>)) ) );


<P> --UB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[24]">UB4_av_readdata_pre[24]</A> = DFFEAS(<A HREF="#BD1_readdata[24]">BD1_readdata[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~7
<P><A NAME="YC1L614">YC1L614</A> = ( <A HREF="#EE1_q_a[24]">EE1_q_a[24]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[24]">UB4_av_readdata_pre[24]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[24]">EE1_q_a[24]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[24]">UB4_av_readdata_pre[24]</A>)) ) );


<P> --UB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[25]">UB4_av_readdata_pre[25]</A> = DFFEAS(<A HREF="#BD1_readdata[25]">BD1_readdata[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~8
<P><A NAME="YC1L615">YC1L615</A> = ( <A HREF="#EE1_q_a[25]">EE1_q_a[25]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[25]">UB4_av_readdata_pre[25]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[25]">EE1_q_a[25]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[25]">UB4_av_readdata_pre[25]</A>)) ) );


<P> --UB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[26]">UB4_av_readdata_pre[26]</A> = DFFEAS(<A HREF="#BD1_readdata[26]">BD1_readdata[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~9
<P><A NAME="YC1L616">YC1L616</A> = ( <A HREF="#EE1_q_a[26]">EE1_q_a[26]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[26]">UB4_av_readdata_pre[26]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[26]">EE1_q_a[26]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[26]">UB4_av_readdata_pre[26]</A>)) ) );


<P> --AB1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
<P> --register power-up is low

<P><A NAME="AB1_altera_reset_synchronizer_int_chain[1]">AB1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#AB1_altera_reset_synchronizer_int_chain[0]">AB1_altera_reset_synchronizer_int_chain[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
<P> --register power-up is low

<P><A NAME="AB1_r_sync_rst_chain[3]">AB1_r_sync_rst_chain[3]</A> = DFFEAS(<A HREF="#AB1_altera_reset_synchronizer_int_chain[2]">AB1_altera_reset_synchronizer_int_chain[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1L18 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1
<P><A NAME="AB1L18">AB1L18</A> = (<A HREF="#AB1_altera_reset_synchronizer_int_chain[2]">AB1_altera_reset_synchronizer_int_chain[2]</A> & <A HREF="#AB1_r_sync_rst_chain[3]">AB1_r_sync_rst_chain[3]</A>);


<P> --YC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
<P> --register power-up is low

<P><A NAME="YC1_D_valid">YC1_D_valid</A> = DFFEAS(<A HREF="#YC1L643">YC1L643</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2
<P><A NAME="YC1L387">YC1L387</A> = (!<A HREF="#YC1L238">YC1L238</A> & (((<A HREF="#YC1L122">YC1L122</A> & !<A HREF="#YC1L126">YC1L126</A>)) # (<A HREF="#YC1L240">YC1L240</A>))) # (<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L240">YC1L240</A>)) # (<A HREF="#YC1L122">YC1L122</A>)));


<P> --YC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3
<P><A NAME="YC1L388">YC1L388</A> = (!<A HREF="#YC1L238">YC1L238</A> & (((<A HREF="#YC1L122">YC1L122</A> & <A HREF="#YC1L126">YC1L126</A>)) # (<A HREF="#YC1L240">YC1L240</A>))) # (<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L240">YC1L240</A>)) # (<A HREF="#YC1L122">YC1L122</A>)));


<P> --RB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="RB3L3">RB3L3</A> = (!<A HREF="#RB3_mem_used[1]">RB3_mem_used[1]</A> & (((!<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & <A HREF="#RB3_mem_used[0]">RB3_mem_used[0]</A>)) # (<A HREF="#XB1L5">XB1L5</A>))) # (<A HREF="#RB3_mem_used[1]">RB3_mem_used[1]</A> & (((<A HREF="#RB3_mem_used[0]">RB3_mem_used[0]</A>))));


<P> --YC1L984 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
<P><A NAME="YC1L984">YC1L984</A> = (!<A HREF="#YC1_W_valid">YC1_W_valid</A> & (((<A HREF="#YB3L2">YB3L2</A>) # (<A HREF="#YB2L2">YB2L2</A>)) # (<A HREF="#YC1_i_read">YC1_i_read</A>)));


<P> --CC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
<P><A NAME="CC2L2">CC2L2</A> = ( <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & ( (!<A HREF="#EC1L1">EC1L1</A> & (((!<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A>)))) # (<A HREF="#EC1L1">EC1L1</A> & (<A HREF="#RB4L15">RB4L15</A> & ((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>)))) ) ) # ( !<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & ( (<A HREF="#RB4L15">RB4L15</A> & (<A HREF="#EC1L1">EC1L1</A> & <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>)) ) );


<P> --CC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
<P><A NAME="CC2L3">CC2L3</A> = ( !<A HREF="#YB3L2">YB3L2</A> & ( <A HREF="#CC2L2">CC2L2</A> & ( (!<A HREF="#YB2L2">YB2L2</A> & (((<A HREF="#CB1_rst1">CB1_rst1</A> & !<A HREF="#YC1_i_read">YC1_i_read</A>)) # (<A HREF="#CC2_read_accepted">CC2_read_accepted</A>))) ) ) ) # ( !<A HREF="#YB3L2">YB3L2</A> & ( !<A HREF="#CC2L2">CC2L2</A> & ( (<A HREF="#CC2_read_accepted">CC2_read_accepted</A> & !<A HREF="#YB2L2">YB2L2</A>) ) ) );


<P> --YC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_uncond_cti_non_br">YC1_R_ctrl_uncond_cti_non_br</A> = DFFEAS(<A HREF="#YC1L256">YC1L256</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_br_uncond">YC1_R_ctrl_br_uncond</A> = DFFEAS(<A HREF="#YC1L551">YC1L551</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
<P><A NAME="YC1L642">YC1L642</A> = (!<A HREF="#YC1_R_ctrl_uncond_cti_non_br">YC1_R_ctrl_uncond_cti_non_br</A> & (!<A HREF="#YC1_R_ctrl_br_uncond">YC1_R_ctrl_br_uncond</A> & ((!<A HREF="#YC1_W_cmp_result">YC1_W_cmp_result</A>) # (!<A HREF="#YC1_R_ctrl_br">YC1_R_ctrl_br</A>))));


<P> --YC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_exception">YC1_R_ctrl_exception</A> = DFFEAS(<A HREF="#YC1L216">YC1L216</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_break">YC1_R_ctrl_break</A> = DFFEAS(<A HREF="#YC1L213">YC1L213</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
<P><A NAME="YC1L640">YC1L640</A> = (!<A HREF="#YC1_R_ctrl_exception">YC1_R_ctrl_exception</A> & !<A HREF="#YC1_R_ctrl_break">YC1_R_ctrl_break</A>);


<P> --YC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0
<P><A NAME="YC1L639">YC1L639</A> = (<A HREF="#YC1L640">YC1L640</A> & ((!<A HREF="#YC1L642">YC1L642</A> & (!<A HREF="#YC1L70">YC1L70</A>)) # (<A HREF="#YC1L642">YC1L642</A> & ((!<A HREF="#YC1L10">YC1L10</A>)))));


<P> --YC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1
<P><A NAME="YC1L641">YC1L641</A> = (!<A HREF="#YC1L640">YC1L640</A>) # (<A HREF="#YC1L642">YC1L642</A>);


<P> --RC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1
<P><A NAME="RC2L2">RC2L2</A> = (<A HREF="#YB1L2">YB1L2</A> & (((!<A HREF="#XB1L9">XB1L9</A> & !<A HREF="#RC2_top_priority_reg[0]">RC2_top_priority_reg[0]</A>)) # (<A HREF="#RC2_top_priority_reg[1]">RC2_top_priority_reg[1]</A>)));


<P> --RB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4
<P><A NAME="RB5L9">RB5L9</A> = (<A HREF="#RB5_mem_used[0]">RB5_mem_used[0]</A> & ((!<A HREF="#UB5_read_latency_shift_reg[0]">UB5_read_latency_shift_reg[0]</A>) # (<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A>)));


<P> --RB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5
<P><A NAME="RB5L10">RB5L10</A> = ( <A HREF="#UB5L3">UB5L3</A> & ( <A HREF="#RB5L9">RB5L9</A> ) ) # ( !<A HREF="#UB5L3">UB5L3</A> & ( <A HREF="#RB5L9">RB5L9</A> ) ) # ( <A HREF="#UB5L3">UB5L3</A> & ( !<A HREF="#RB5L9">RB5L9</A> & ( (<A HREF="#RB5L16">RB5L16</A> & (((<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#XB1L9">XB1L9</A>)) # (<A HREF="#AC2L56">AC2L56</A>))) ) ) );


<P> --RC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
<P><A NAME="RC2L5">RC2L5</A> = ( <A HREF="#AC2_packet_in_progress">AC2_packet_in_progress</A> & ( <A HREF="#UB5L3">UB5L3</A> & ( (!<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YB1L2">YB1L2</A>)))) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YB1L2">YB1L2</A>)) # (<A HREF="#XB1L9">XB1L9</A>))) ) ) ) # ( !<A HREF="#AC2_packet_in_progress">AC2_packet_in_progress</A> & ( <A HREF="#UB5L3">UB5L3</A> & ( (<A HREF="#YB1L2">YB1L2</A>) # (<A HREF="#XB1L9">XB1L9</A>) ) ) ) # ( !<A HREF="#AC2_packet_in_progress">AC2_packet_in_progress</A> & ( !<A HREF="#UB5L3">UB5L3</A> & ( (!<A HREF="#XB1L9">XB1L9</A> & (((!<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YB1L2">YB1L2</A>)))) # (<A HREF="#XB1L9">XB1L9</A> & (!<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & ((!<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>) # (!<A HREF="#YB1L2">YB1L2</A>)))) ) ) );


<P> --RB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="RB1L3">RB1L3</A> = ((<A HREF="#RB1_mem_used[0]">RB1_mem_used[0]</A> & ((!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A>) # (<A HREF="#RB1_mem_used[1]">RB1_mem_used[1]</A>)))) # (<A HREF="#UB1L28">UB1L28</A>);


<P> --RC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
<P><A NAME="RC1L2">RC1L2</A> = (<A HREF="#YB1L1">YB1L1</A> & (((!<A HREF="#XB1L8">XB1L8</A> & !<A HREF="#RC1_top_priority_reg[0]">RC1_top_priority_reg[0]</A>)) # (<A HREF="#RC1_top_priority_reg[1]">RC1_top_priority_reg[1]</A>)));


<P> --RC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
<P><A NAME="RC1L5">RC1L5</A> = ( <A HREF="#AC1_packet_in_progress">AC1_packet_in_progress</A> & ( <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & ( (<A HREF="#RB4L15">RB4L15</A> & (((<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#XB1L8">XB1L8</A>)) # (<A HREF="#YB1L1">YB1L1</A>))) ) ) ) # ( !<A HREF="#AC1_packet_in_progress">AC1_packet_in_progress</A> & ( <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & ( (!<A HREF="#YB1L1">YB1L1</A> & (<A HREF="#XB1L8">XB1L8</A> & ((!<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>) # (<A HREF="#RB4L15">RB4L15</A>)))) # (<A HREF="#YB1L1">YB1L1</A> & (((<A HREF="#RB4L15">RB4L15</A>)))) ) ) ) # ( <A HREF="#AC1_packet_in_progress">AC1_packet_in_progress</A> & ( !<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & ( (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & (<A HREF="#RB4L15">RB4L15</A> & <A HREF="#XB1L8">XB1L8</A>)) ) ) ) # ( !<A HREF="#AC1_packet_in_progress">AC1_packet_in_progress</A> & ( !<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & ( (!<A HREF="#XB1L8">XB1L8</A> & (((<A HREF="#YB1L1">YB1L1</A>)))) # (<A HREF="#XB1L8">XB1L8</A> & ((!<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>) # ((<A HREF="#RB4L15">RB4L15</A>)))) ) ) );


<P> --BD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
<P><A NAME="BD1L90">BD1L90</A> = ( <A HREF="#AC1_WideOr1">AC1_WideOr1</A> & ( <A HREF="#BD1_write">BD1_write</A> & ( <A HREF="#SD1_waitrequest">SD1_waitrequest</A> ) ) ) # ( !<A HREF="#AC1_WideOr1">AC1_WideOr1</A> & ( <A HREF="#BD1_write">BD1_write</A> & ( <A HREF="#SD1_waitrequest">SD1_waitrequest</A> ) ) ) # ( <A HREF="#AC1_WideOr1">AC1_WideOr1</A> & ( !<A HREF="#BD1_write">BD1_write</A> & ( (<A HREF="#W1L1">W1L1</A> & (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & !<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A>)) ) ) );


<P> --AC1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46]
<P><A NAME="AC1_src_data[46]">AC1_src_data[46]</A> = (!<A HREF="#YC1_W_alu_result[10]">YC1_W_alu_result[10]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[8]">YC1_F_pc[8]</A>)))) # (<A HREF="#YC1_W_alu_result[10]">YC1_W_alu_result[10]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[8]">YC1_F_pc[8]</A>)) # (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)));


<P> --UD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
<P><A NAME="UD1L49">UD1L49</A> = (!<A HREF="#UD1_ir[1]">UD1_ir[1]</A> & (!<A HREF="#UD1_ir[0]">UD1_ir[0]</A> & <A HREF="#UD1_enable_action_strobe">UD1_enable_action_strobe</A>));


<P> --UD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
<P> --register power-up is low

<P><A NAME="UD1_jdo[34]">UD1_jdo[34]</A> = DFFEAS(<A HREF="#VD1_sr[34]">VD1_sr[34]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
<P> --register power-up is low

<P><A NAME="UD1_jdo[17]">UD1_jdo[17]</A> = DFFEAS(<A HREF="#VD1_sr[17]">VD1_sr[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
<P><A NAME="SD1L107">SD1L107</A> = ( <A HREF="#SD1L2">SD1L2</A> & ( (<A HREF="#UD1L49">UD1L49</A> & (((!<A HREF="#UD1_jdo[34]">UD1_jdo[34]</A>) # (!<A HREF="#UD1_jdo[17]">UD1_jdo[17]</A>)) # (<A HREF="#UD1_jdo[35]">UD1_jdo[35]</A>))) ) ) # ( !<A HREF="#SD1L2">SD1L2</A> & ( (<A HREF="#UD1L49">UD1L49</A> & (!<A HREF="#UD1_jdo[35]">UD1_jdo[35]</A> & (<A HREF="#UD1_jdo[34]">UD1_jdo[34]</A> & !<A HREF="#UD1_jdo[17]">UD1_jdo[17]</A>))) ) );


<P> --BD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
<P><A NAME="BD1L55">BD1L55</A> = (!<A HREF="#BD1_read">BD1_read</A> & (((!<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A> & <A HREF="#QB4L2">QB4L2</A>)))) # (<A HREF="#BD1_read">BD1_read</A> & (<A HREF="#SD1_waitrequest">SD1_waitrequest</A>));


<P> --SD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
<P><A NAME="SD1L105">SD1L105</A> = ( <A HREF="#SD1_avalon_ociram_readdata_ready">SD1_avalon_ociram_readdata_ready</A> & ( (<A HREF="#SD1_waitrequest">SD1_waitrequest</A> & (((!<A HREF="#SD1L163">SD1L163</A> & <A HREF="#BD1_read">BD1_read</A>)) # (<A HREF="#BD1_write">BD1_write</A>))) ) ) # ( !<A HREF="#SD1_avalon_ociram_readdata_ready">SD1_avalon_ociram_readdata_ready</A> & ( (<A HREF="#SD1_waitrequest">SD1_waitrequest</A> & (!<A HREF="#BD1_write">BD1_write</A> & (!<A HREF="#SD1L163">SD1L163</A> & <A HREF="#BD1_read">BD1_read</A>))) ) );


<P> --RB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
<P><A NAME="RB4L9">RB4L9</A> = ( <A HREF="#RB4_mem_used[0]">RB4_mem_used[0]</A> & ( ((!<A HREF="#UB4_read_latency_shift_reg[0]">UB4_read_latency_shift_reg[0]</A>) # ((!<A HREF="#SD1_waitrequest">SD1_waitrequest</A> & <A HREF="#QB4L2">QB4L2</A>))) # (<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A>) ) ) # ( !<A HREF="#RB4_mem_used[0]">RB4_mem_used[0]</A> & ( (!<A HREF="#SD1_waitrequest">SD1_waitrequest</A> & (!<A HREF="#RB4_mem_used[1]">RB4_mem_used[1]</A> & <A HREF="#QB4L2">QB4L2</A>)) ) );


<P> --TB2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg~0
<P><A NAME="TB2L12">TB2L12</A> = ( <A HREF="#TB2_address_reg[1]">TB2_address_reg[1]</A> & ( ((<A HREF="#T1L65">T1L65</A> & ((<A HREF="#QB2L4">QB2L4</A>) # (<A HREF="#UB2L3">UB2L3</A>)))) # (<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A>) ) ) # ( !<A HREF="#TB2_address_reg[1]">TB2_address_reg[1]</A> & ( (!<A HREF="#RB2_mem_used[1]">RB2_mem_used[1]</A> & ((!<A HREF="#T1L65">T1L65</A>) # ((!<A HREF="#UB2L3">UB2L3</A> & !<A HREF="#QB2L4">QB2L4</A>)))) ) );


<P> --TB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|endofpacket_reg~0
<P><A NAME="TB2L38">TB2L38</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A>) # (<A HREF="#TB2_endofpacket_reg">TB2_endofpacket_reg</A>);


<P> --UB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[11]">UB4_av_readdata_pre[11]</A> = DFFEAS(<A HREF="#BD1_readdata[11]">BD1_readdata[11]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~10
<P><A NAME="YC1L601">YC1L601</A> = ( <A HREF="#EE1_q_a[11]">EE1_q_a[11]</A> & ( ((!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[11]">UB4_av_readdata_pre[11]</A>))) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[11]">EE1_q_a[11]</A> & ( (!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[11]">UB4_av_readdata_pre[11]</A>)) ) );


<P> --UB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[12]">UB4_av_readdata_pre[12]</A> = DFFEAS(<A HREF="#BD1_readdata[12]">BD1_readdata[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~11
<P><A NAME="YC1L602">YC1L602</A> = ( <A HREF="#EE1_q_a[12]">EE1_q_a[12]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[12]">UB4_av_readdata_pre[12]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[12]">EE1_q_a[12]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[12]">UB4_av_readdata_pre[12]</A>)) ) );


<P> --UB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[13]">UB4_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#BD1_readdata[13]">BD1_readdata[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~12
<P><A NAME="YC1L603">YC1L603</A> = ( <A HREF="#EE1_q_a[13]">EE1_q_a[13]</A> & ( ((!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[13]">UB4_av_readdata_pre[13]</A>))) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[13]">EE1_q_a[13]</A> & ( (!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[13]">UB4_av_readdata_pre[13]</A>)) ) );


<P> --UB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[14]">UB4_av_readdata_pre[14]</A> = DFFEAS(<A HREF="#BD1_readdata[14]">BD1_readdata[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~13
<P><A NAME="YC1L604">YC1L604</A> = ( <A HREF="#EE1_q_a[14]">EE1_q_a[14]</A> & ( (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[14]">UB4_av_readdata_pre[14]</A>)) # (<A HREF="#YC1_intr_req">YC1_intr_req</A>)) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[14]">EE1_q_a[14]</A> & ( ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[14]">UB4_av_readdata_pre[14]</A>)) # (<A HREF="#YC1_intr_req">YC1_intr_req</A>) ) );


<P> --UB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[15]">UB4_av_readdata_pre[15]</A> = DFFEAS(<A HREF="#BD1_readdata[15]">BD1_readdata[15]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~14
<P><A NAME="YC1L605">YC1L605</A> = ( <A HREF="#EE1_q_a[15]">EE1_q_a[15]</A> & ( ((!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[15]">UB4_av_readdata_pre[15]</A>))) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[15]">EE1_q_a[15]</A> & ( (!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[15]">UB4_av_readdata_pre[15]</A>)) ) );


<P> --UB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[16]">UB4_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#BD1_readdata[16]">BD1_readdata[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~15
<P><A NAME="YC1L606">YC1L606</A> = ( <A HREF="#EE1_q_a[16]">EE1_q_a[16]</A> & ( ((!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[16]">UB4_av_readdata_pre[16]</A>))) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[16]">EE1_q_a[16]</A> & ( (!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[16]">UB4_av_readdata_pre[16]</A>)) ) );


<P> --UB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[5]">UB4_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#BD1_readdata[5]">BD1_readdata[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
<P><A NAME="YC1L595">YC1L595</A> = ( <A HREF="#EE1_q_a[5]">EE1_q_a[5]</A> & ( ((!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[5]">UB4_av_readdata_pre[5]</A>))) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[5]">EE1_q_a[5]</A> & ( (!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[5]">UB4_av_readdata_pre[5]</A>)) ) );


<P> --YC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
<P><A NAME="YC1L247">YC1L247</A> = (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (((<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A>)) # (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>)));


<P> --YC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
<P><A NAME="YC1L248">YC1L248</A> = (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & (<A HREF="#YC1L547">YC1L547</A> & <A HREF="#YC1L247">YC1L247</A>)));


<P> --YC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
<P><A NAME="YC1L546">YC1L546</A> = (((<A HREF="#YC1L544">YC1L544</A>) # (<A HREF="#YC1L542">YC1L542</A>)) # (<A HREF="#YC1_R_valid">YC1_R_valid</A>)) # (<A HREF="#YC1_E_st_stall">YC1_E_st_stall</A>);


<P> --YC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
<P><A NAME="YC1L215">YC1L215</A> = (!<A HREF="#YC1L559">YC1L559</A> & (!<A HREF="#YC1L220">YC1L220</A> & (!<A HREF="#YC1L219">YC1L219</A> & !<A HREF="#YC1L218">YC1L218</A>)));


<P> --YC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
<P><A NAME="YC1L570">YC1L570</A> = ( <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & !<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
<P><A NAME="YC1L571">YC1L571</A> = ( <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & !<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
<P><A NAME="YC1L572">YC1L572</A> = ( <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
<P><A NAME="YC1L573">YC1L573</A> = ( <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
<P><A NAME="YC1L242">YC1L242</A> = (!<A HREF="#YC1L556">YC1L556</A> & (!<A HREF="#YC1L557">YC1L557</A> & ((!<A HREF="#YC1L547">YC1L547</A>) # (!<A HREF="#YC1L244">YC1L244</A>))));


<P> --YC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
<P><A NAME="YC1L243">YC1L243</A> = ( <A HREF="#YC1L245">YC1L245</A> & ( <A HREF="#YC1L242">YC1L242</A> & ( ((!<A HREF="#YC1L215">YC1L215</A>) # (<A HREF="#YC1L558">YC1L558</A>)) # (<A HREF="#YC1L547">YC1L547</A>) ) ) ) # ( !<A HREF="#YC1L245">YC1L245</A> & ( <A HREF="#YC1L242">YC1L242</A> & ( ((!<A HREF="#YC1L215">YC1L215</A>) # ((<A HREF="#YC1L547">YC1L547</A> & <A HREF="#YC1L227">YC1L227</A>))) # (<A HREF="#YC1L558">YC1L558</A>) ) ) ) # ( <A HREF="#YC1L245">YC1L245</A> & ( !<A HREF="#YC1L242">YC1L242</A> ) ) # ( !<A HREF="#YC1L245">YC1L245</A> & ( !<A HREF="#YC1L242">YC1L242</A> ) );


<P> --YC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
<P><A NAME="YC1L231">YC1L231</A> = ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) );


<P> --UB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[8]">UB4_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#BD1_readdata[8]">BD1_readdata[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~17
<P><A NAME="YC1L598">YC1L598</A> = ( <A HREF="#EE1_q_a[8]">EE1_q_a[8]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[8]">UB4_av_readdata_pre[8]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[8]">EE1_q_a[8]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[8]">UB4_av_readdata_pre[8]</A>)) ) );


<P> --YC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
<P><A NAME="YC1L722">YC1L722</A> = ( <A HREF="#YC1L727">YC1L727</A> ) # ( !<A HREF="#YC1L727">YC1L727</A> & ( (((<A HREF="#YC1_R_valid">YC1_R_valid</A> & <A HREF="#YC1L650">YC1L650</A>)) # (<A HREF="#YC1L723">YC1L723</A>)) # (<A HREF="#YC1L208">YC1L208</A>) ) );


<P> --YC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
<P><A NAME="YC1L252">YC1L252</A> = (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ((!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & ((!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A>))) # (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>))));


<P> --YC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
<P><A NAME="YC1L253">YC1L253</A> = (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & (<A HREF="#YC1L547">YC1L547</A> & <A HREF="#YC1L252">YC1L252</A>)));


<P> --YC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
<P><A NAME="YC1L224">YC1L224</A> = ( <A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & ( <A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ((<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>) # (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>)))) ) ) );


<P> --YC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
<P><A NAME="YC1L225">YC1L225</A> = ( !<A HREF="#YC1L228">YC1L228</A> & ( (!<A HREF="#YC1L568">YC1L568</A> & (!<A HREF="#YC1L569">YC1L569</A> & (!<A HREF="#YC1L230">YC1L230</A> & !<A HREF="#YC1L229">YC1L229</A>))) ) );


<P> --YC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
<P><A NAME="YC1L574">YC1L574</A> = ( !<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & !<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
<P><A NAME="YC1L575">YC1L575</A> = ( !<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
<P><A NAME="YC1L221">YC1L221</A> = ( !<A HREF="#YC1L575">YC1L575</A> & ( (!<A HREF="#YC1L570">YC1L570</A> & (!<A HREF="#YC1L571">YC1L571</A> & (!<A HREF="#YC1L572">YC1L572</A> & !<A HREF="#YC1L574">YC1L574</A>))) ) );


<P> --YC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
<P><A NAME="YC1L576">YC1L576</A> = ( !<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & !<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
<P><A NAME="YC1L577">YC1L577</A> = ( !<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( !<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
<P><A NAME="YC1L222">YC1L222</A> = (!<A HREF="#YC1L560">YC1L560</A> & ((!<A HREF="#YC1L547">YC1L547</A>) # ((!<A HREF="#YC1L576">YC1L576</A> & !<A HREF="#YC1L577">YC1L577</A>))));


<P> --YC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
<P><A NAME="YC1L223">YC1L223</A> = ( <A HREF="#YC1L242">YC1L242</A> & ( <A HREF="#YC1L222">YC1L222</A> & ( (!<A HREF="#YC1L215">YC1L215</A>) # ((<A HREF="#YC1L547">YC1L547</A> & ((!<A HREF="#YC1L225">YC1L225</A>) # (!<A HREF="#YC1L221">YC1L221</A>)))) ) ) ) # ( !<A HREF="#YC1L242">YC1L242</A> & ( <A HREF="#YC1L222">YC1L222</A> ) ) # ( <A HREF="#YC1L242">YC1L242</A> & ( !<A HREF="#YC1L222">YC1L222</A> ) ) # ( !<A HREF="#YC1L242">YC1L242</A> & ( !<A HREF="#YC1L222">YC1L222</A> ) );


<P> --UB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[10]">UB4_av_readdata_pre[10]</A> = DFFEAS(<A HREF="#BD1_readdata[10]">BD1_readdata[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18
<P><A NAME="YC1L600">YC1L600</A> = ( <A HREF="#EE1_q_a[10]">EE1_q_a[10]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[10]">UB4_av_readdata_pre[10]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[10]">EE1_q_a[10]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[10]">UB4_av_readdata_pre[10]</A>)) ) );


<P> --YC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14
<P><A NAME="YC1L561">YC1L561</A> = ( <A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ( !<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ( (!<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & (<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & !<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) ) ) );


<P> --YC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
<P><A NAME="YC1L345">YC1L345</A> = ( <A HREF="#YC1L205">YC1L205</A> & ( <A HREF="#YC1_R_valid">YC1_R_valid</A> ) ) # ( !<A HREF="#YC1L205">YC1L205</A> & ( (<A HREF="#YC1_R_valid">YC1_R_valid</A> & (((<A HREF="#YC1L547">YC1L547</A> & <A HREF="#YC1L206">YC1L206</A>)) # (<A HREF="#YC1L207">YC1L207</A>))) ) );


<P> --YC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte1_data[2]">YC1_av_ld_byte1_data[2]</A> = DFFEAS(<A HREF="#YC1L865">YC1L865</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L853">YC1L853</A>,  ,  ,  ,  );


<P> --YC1L794 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~9
<P><A NAME="YC1L794">YC1L794</A> = ( <A HREF="#YC1_av_ld_byte1_data[2]">YC1_av_ld_byte1_data[2]</A> & ( ((<A HREF="#YC1_W_alu_result[10]">YC1_W_alu_result[10]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte1_data[2]">YC1_av_ld_byte1_data[2]</A> & ( (<A HREF="#YC1_W_alu_result[10]">YC1_W_alu_result[10]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --YC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte1_data[4]">YC1_av_ld_byte1_data[4]</A> = DFFEAS(<A HREF="#YC1L873">YC1L873</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L853">YC1L853</A>,  ,  ,  ,  );


<P> --YC1L796 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~10
<P><A NAME="YC1L796">YC1L796</A> = ( <A HREF="#YC1_av_ld_byte1_data[4]">YC1_av_ld_byte1_data[4]</A> & ( ((<A HREF="#YC1_W_alu_result[12]">YC1_W_alu_result[12]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte1_data[4]">YC1_av_ld_byte1_data[4]</A> & ( (<A HREF="#YC1_W_alu_result[12]">YC1_W_alu_result[12]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --UB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[18]">UB4_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#BD1_readdata[18]">BD1_readdata[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~19
<P><A NAME="YC1L608">YC1L608</A> = ( <A HREF="#UB4_av_readdata_pre[18]">UB4_av_readdata_pre[18]</A> & ( <A HREF="#EE1_q_a[18]">EE1_q_a[18]</A> & ( ((!<A HREF="#YC1_intr_req">YC1_intr_req</A> & ((<A HREF="#YB3L2">YB3L2</A>) # (<A HREF="#YB2L2">YB2L2</A>)))) # (<A HREF="#YC1L982">YC1L982</A>) ) ) ) # ( !<A HREF="#UB4_av_readdata_pre[18]">UB4_av_readdata_pre[18]</A> & ( <A HREF="#EE1_q_a[18]">EE1_q_a[18]</A> & ( ((<A HREF="#YB3L2">YB3L2</A> & !<A HREF="#YC1_intr_req">YC1_intr_req</A>)) # (<A HREF="#YC1L982">YC1L982</A>) ) ) ) # ( <A HREF="#UB4_av_readdata_pre[18]">UB4_av_readdata_pre[18]</A> & ( !<A HREF="#EE1_q_a[18]">EE1_q_a[18]</A> & ( ((<A HREF="#YB2L2">YB2L2</A> & !<A HREF="#YC1_intr_req">YC1_intr_req</A>)) # (<A HREF="#YC1L982">YC1L982</A>) ) ) ) # ( !<A HREF="#UB4_av_readdata_pre[18]">UB4_av_readdata_pre[18]</A> & ( !<A HREF="#EE1_q_a[18]">EE1_q_a[18]</A> & ( <A HREF="#YC1L982">YC1L982</A> ) ) );


<P> --UB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[9]">UB4_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#BD1_readdata[9]">BD1_readdata[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~20
<P><A NAME="YC1L599">YC1L599</A> = ( <A HREF="#EE1_q_a[9]">EE1_q_a[9]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[9]">UB4_av_readdata_pre[9]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[9]">EE1_q_a[9]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[9]">UB4_av_readdata_pre[9]</A>)) ) );


<P> --YC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
<P> --register power-up is low

<P><A NAME="YC1_F_pc[3]">YC1_F_pc[3]</A> = DFFEAS(<A HREF="#YC1L638">YC1L638</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1_W_valid">YC1_W_valid</A>,  ,  ,  ,  );


<P> --UB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[17]">UB4_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#BD1_readdata[17]">BD1_readdata[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~21
<P><A NAME="YC1L607">YC1L607</A> = ( <A HREF="#EE1_q_a[17]">EE1_q_a[17]</A> & ( (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[17]">UB4_av_readdata_pre[17]</A>)) # (<A HREF="#YC1_intr_req">YC1_intr_req</A>)) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[17]">EE1_q_a[17]</A> & ( ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[17]">UB4_av_readdata_pre[17]</A>)) # (<A HREF="#YC1_intr_req">YC1_intr_req</A>) ) );


<P> --YC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte1_data[3]">YC1_av_ld_byte1_data[3]</A> = DFFEAS(<A HREF="#YC1L869">YC1L869</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L853">YC1L853</A>,  ,  ,  ,  );


<P> --YC1L795 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~11
<P><A NAME="YC1L795">YC1L795</A> = ( <A HREF="#YC1_av_ld_byte1_data[3]">YC1_av_ld_byte1_data[3]</A> & ( ((<A HREF="#YC1_W_alu_result[11]">YC1_W_alu_result[11]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte1_data[3]">YC1_av_ld_byte1_data[3]</A> & ( (<A HREF="#YC1_W_alu_result[11]">YC1_W_alu_result[11]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --YC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte1_data[5]">YC1_av_ld_byte1_data[5]</A> = DFFEAS(<A HREF="#YC1L877">YC1L877</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L853">YC1L853</A>,  ,  ,  ,  );


<P> --YC1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~12
<P><A NAME="YC1L797">YC1L797</A> = ( <A HREF="#YC1_av_ld_byte1_data[5]">YC1_av_ld_byte1_data[5]</A> & ( ((<A HREF="#YC1_W_alu_result[13]">YC1_W_alu_result[13]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte1_data[5]">YC1_av_ld_byte1_data[5]</A> & ( (<A HREF="#YC1_W_alu_result[13]">YC1_W_alu_result[13]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --UB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[19]">UB4_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#BD1_readdata[19]">BD1_readdata[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22
<P><A NAME="YC1L609">YC1L609</A> = ( <A HREF="#EE1_q_a[19]">EE1_q_a[19]</A> & ( ((!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[19]">UB4_av_readdata_pre[19]</A>))) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[19]">EE1_q_a[19]</A> & ( (!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[19]">UB4_av_readdata_pre[19]</A>)) ) );


<P> --YC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte1_data[6]">YC1_av_ld_byte1_data[6]</A> = DFFEAS(<A HREF="#YC1L881">YC1L881</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L853">YC1L853</A>,  ,  ,  ,  );


<P> --YC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13
<P><A NAME="YC1L798">YC1L798</A> = ( <A HREF="#YC1_av_ld_byte1_data[6]">YC1_av_ld_byte1_data[6]</A> & ( ((<A HREF="#YC1_W_alu_result[14]">YC1_W_alu_result[14]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte1_data[6]">YC1_av_ld_byte1_data[6]</A> & ( (<A HREF="#YC1_W_alu_result[14]">YC1_W_alu_result[14]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --UB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[20]">UB4_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#BD1_readdata[20]">BD1_readdata[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~23
<P><A NAME="YC1L610">YC1L610</A> = ( <A HREF="#EE1_q_a[20]">EE1_q_a[20]</A> & ( ((!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[20]">UB4_av_readdata_pre[20]</A>))) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[20]">EE1_q_a[20]</A> & ( (!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[20]">UB4_av_readdata_pre[20]</A>)) ) );


<P> --YC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte1_data[7]">YC1_av_ld_byte1_data[7]</A> = DFFEAS(<A HREF="#YC1L885">YC1L885</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L853">YC1L853</A>,  ,  ,  ,  );


<P> --YC1L799 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~14
<P><A NAME="YC1L799">YC1L799</A> = ( <A HREF="#YC1_av_ld_byte1_data[7]">YC1_av_ld_byte1_data[7]</A> & ( ((<A HREF="#YC1_W_alu_result[15]">YC1_W_alu_result[15]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte1_data[7]">YC1_av_ld_byte1_data[7]</A> & ( (<A HREF="#YC1_W_alu_result[15]">YC1_W_alu_result[15]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --UB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[21]">UB4_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#BD1_readdata[21]">BD1_readdata[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~24
<P><A NAME="YC1L611">YC1L611</A> = ( <A HREF="#EE1_q_a[21]">EE1_q_a[21]</A> & ( ((!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[21]">UB4_av_readdata_pre[21]</A>))) # (<A HREF="#YB3L2">YB3L2</A>) ) ) # ( !<A HREF="#EE1_q_a[21]">EE1_q_a[21]</A> & ( (!<A HREF="#YC1L271">YC1L271</A>) # ((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[21]">UB4_av_readdata_pre[21]</A>)) ) );


<P> --YC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15
<P><A NAME="YC1L449">YC1L449</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[16]">YC1_E_shift_rot_result[16]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[18]">YC1_E_shift_rot_result[18]</A>)));


<P> --YC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte2_data[0]">YC1_av_ld_byte2_data[0]</A> = DFFEAS(<A HREF="#YC1L898">YC1L898</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L800 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15
<P><A NAME="YC1L800">YC1L800</A> = ( <A HREF="#YC1_av_ld_byte2_data[0]">YC1_av_ld_byte2_data[0]</A> & ( ((<A HREF="#YC1_W_alu_result[16]">YC1_W_alu_result[16]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#YC1_av_ld_byte2_data[0]">YC1_av_ld_byte2_data[0]</A> & ( (<A HREF="#YC1_W_alu_result[16]">YC1_W_alu_result[16]</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A> & !<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A>))) ) );


<P> --UB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[6]">UB4_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#BD1_readdata[6]">BD1_readdata[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~25
<P><A NAME="YC1L596">YC1L596</A> = ( <A HREF="#EE1_q_a[6]">EE1_q_a[6]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[6]">UB4_av_readdata_pre[6]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[6]">EE1_q_a[6]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[6]">UB4_av_readdata_pre[6]</A>)) ) );


<P> --YC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
<P><A NAME="YC1L257">YC1L257</A> = (((<A HREF="#YC1L236">YC1L236</A>) # (<A HREF="#YC1L723">YC1L723</A>)) # (<A HREF="#YC1L554">YC1L554</A>)) # (<A HREF="#YC1L548">YC1L548</A>);


<P> --YC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~16
<P><A NAME="YC1L433">YC1L433</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[0]">YC1_E_shift_rot_result[0]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[2]">YC1_E_shift_rot_result[2]</A>));


<P> --UB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[7]">UB4_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#BD1_readdata[7]">BD1_readdata[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~26
<P><A NAME="YC1L597">YC1L597</A> = ( <A HREF="#EE1_q_a[7]">EE1_q_a[7]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[7]">UB4_av_readdata_pre[7]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[7]">EE1_q_a[7]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[7]">UB4_av_readdata_pre[7]</A>)) ) );


<P> --KC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~4
<P><A NAME="KC1L8">KC1L8</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[1]">T1_avalon_readdata[1]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[1]">T1_avalon_readdata[1]</A>)) # (<A HREF="#TB1_data_reg[1]">TB1_data_reg[1]</A>)));


<P> --UB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="UB6_av_readdata_pre[1]">UB6_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#W1_readdata[1]">W1_readdata[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --KC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~5
<P><A NAME="KC1L9">KC1L9</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & (<A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & <A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>)) # (<A HREF="#UB1_av_readdata_pre[1]">UB1_av_readdata_pre[1]</A>)));


<P> --KC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~6
<P><A NAME="KC1L10">KC1L10</A> = ( !<A HREF="#KC1L9">KC1L9</A> & ( (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # ((!<A HREF="#UB4_av_readdata_pre[1]">UB4_av_readdata_pre[1]</A>)))) # (<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_av_readdata_pre[1]">UB6_av_readdata_pre[1]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[1]">UB4_av_readdata_pre[1]</A>)))) ) );


<P> --KC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~7
<P><A NAME="KC1L11">KC1L11</A> = ( <A HREF="#KC1L10">KC1L10</A> & ( (!<A HREF="#TB1L36">TB1L36</A> & (<A HREF="#YB3L1">YB3L1</A> & (<A HREF="#EE1_q_a[1]">EE1_q_a[1]</A>))) # (<A HREF="#TB1L36">TB1L36</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[1]">EE1_q_a[1]</A>)) # (<A HREF="#KC1L8">KC1L8</A>))) ) ) # ( !<A HREF="#KC1L10">KC1L10</A> );


<P> --YC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
<P> --register power-up is low

<P><A NAME="YC1_W_ienable_reg[1]">YC1_W_ienable_reg[1]</A> = DFFEAS(<A HREF="#YC1_E_src1[1]">YC1_E_src1[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YC1L777">YC1L777</A>,  ,  ,  ,  );


<P> --YC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3
<P><A NAME="YC1L350">YC1L350</A> = (<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A> & (<A HREF="#YC1L589">YC1L589</A> & <A HREF="#YC1_W_ienable_reg[1]">YC1_W_ienable_reg[1]</A>));


<P> --YC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17
<P><A NAME="YC1L312">YC1L312</A> = ( <A HREF="#YC1L355">YC1L355</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1L122">YC1L122</A>)) # (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[1]">YC1_E_shift_rot_result[1]</A>)))) ) ) # ( !<A HREF="#YC1L355">YC1L355</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L122">YC1L122</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[1]">YC1_E_shift_rot_result[1]</A>)))) ) );


<P> --UB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[2]
<P> --register power-up is low

<P><A NAME="UB6_av_readdata_pre[2]">UB6_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#W1_readdata[2]">W1_readdata[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --KC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~8
<P><A NAME="KC1L12">KC1L12</A> = ( <A HREF="#KC1L14">KC1L14</A> & ( ((!<A HREF="#KC1L13">KC1L13</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[2]">EE1_q_a[2]</A>))) # (<A HREF="#TB1L36">TB1L36</A>) ) ) # ( !<A HREF="#KC1L14">KC1L14</A> & ( (!<A HREF="#KC1L13">KC1L13</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[2]">EE1_q_a[2]</A>)) ) );


<P> --UB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[3]
<P> --register power-up is low

<P><A NAME="UB6_av_readdata_pre[3]">UB6_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#W1_readdata[3]">W1_readdata[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --KC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~9
<P><A NAME="KC1L15">KC1L15</A> = ( <A HREF="#KC1L17">KC1L17</A> & ( ((!<A HREF="#KC1L16">KC1L16</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[3]">EE1_q_a[3]</A>))) # (<A HREF="#TB1L36">TB1L36</A>) ) ) # ( !<A HREF="#KC1L17">KC1L17</A> & ( (!<A HREF="#KC1L16">KC1L16</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[3]">EE1_q_a[3]</A>)) ) );


<P> --UB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[4]
<P> --register power-up is low

<P><A NAME="UB6_av_readdata_pre[4]">UB6_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#W1_readdata[4]">W1_readdata[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --KC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~10
<P><A NAME="KC1L18">KC1L18</A> = ( <A HREF="#KC1L20">KC1L20</A> & ( ((!<A HREF="#KC1L19">KC1L19</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[4]">EE1_q_a[4]</A>))) # (<A HREF="#TB1L36">TB1L36</A>) ) ) # ( !<A HREF="#KC1L20">KC1L20</A> & ( (!<A HREF="#KC1L19">KC1L19</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[4]">EE1_q_a[4]</A>)) ) );


<P> --KC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~11
<P><A NAME="KC1L21">KC1L21</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[5]">T1_avalon_readdata[5]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[5]">T1_avalon_readdata[5]</A>)) # (<A HREF="#TB1_data_reg[5]">TB1_data_reg[5]</A>)));


<P> --UB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[5]
<P> --register power-up is low

<P><A NAME="UB6_av_readdata_pre[5]">UB6_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#W1_readdata[5]">W1_readdata[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --KC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~12
<P><A NAME="KC1L22">KC1L22</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & (<A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & <A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>)) # (<A HREF="#UB1_av_readdata_pre[5]">UB1_av_readdata_pre[5]</A>)));


<P> --KC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~13
<P><A NAME="KC1L23">KC1L23</A> = ( !<A HREF="#KC1L22">KC1L22</A> & ( (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # ((!<A HREF="#UB4_av_readdata_pre[5]">UB4_av_readdata_pre[5]</A>)))) # (<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_av_readdata_pre[5]">UB6_av_readdata_pre[5]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[5]">UB4_av_readdata_pre[5]</A>)))) ) );


<P> --KC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~14
<P><A NAME="KC1L24">KC1L24</A> = ( <A HREF="#KC1L23">KC1L23</A> & ( (!<A HREF="#TB1L36">TB1L36</A> & (<A HREF="#YB3L1">YB3L1</A> & (<A HREF="#EE1_q_a[5]">EE1_q_a[5]</A>))) # (<A HREF="#TB1L36">TB1L36</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[5]">EE1_q_a[5]</A>)) # (<A HREF="#KC1L21">KC1L21</A>))) ) ) # ( !<A HREF="#KC1L23">KC1L23</A> );


<P> --UB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[6]
<P> --register power-up is low

<P><A NAME="UB6_av_readdata_pre[6]">UB6_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#W1_readdata[6]">W1_readdata[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --KC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~15
<P><A NAME="KC1L25">KC1L25</A> = ( <A HREF="#KC1L27">KC1L27</A> & ( ((!<A HREF="#KC1L26">KC1L26</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[6]">EE1_q_a[6]</A>))) # (<A HREF="#TB1L36">TB1L36</A>) ) ) # ( !<A HREF="#KC1L27">KC1L27</A> & ( (!<A HREF="#KC1L26">KC1L26</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[6]">EE1_q_a[6]</A>)) ) );


<P> --KC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~16
<P><A NAME="KC1L28">KC1L28</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[7]">T1_avalon_readdata[7]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[7]">T1_avalon_readdata[7]</A>)) # (<A HREF="#TB1_data_reg[7]">TB1_data_reg[7]</A>)));


<P> --UB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[7]
<P> --register power-up is low

<P><A NAME="UB6_av_readdata_pre[7]">UB6_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#W1_readdata[7]">W1_readdata[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --KC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~17
<P><A NAME="KC1L29">KC1L29</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & (<A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & <A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>)) # (<A HREF="#UB1_av_readdata_pre[7]">UB1_av_readdata_pre[7]</A>)));


<P> --KC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~18
<P><A NAME="KC1L30">KC1L30</A> = ( !<A HREF="#KC1L29">KC1L29</A> & ( (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # ((!<A HREF="#UB4_av_readdata_pre[7]">UB4_av_readdata_pre[7]</A>)))) # (<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_av_readdata_pre[7]">UB6_av_readdata_pre[7]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[7]">UB4_av_readdata_pre[7]</A>)))) ) );


<P> --KC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~19
<P><A NAME="KC1L31">KC1L31</A> = ( <A HREF="#KC1L30">KC1L30</A> & ( (!<A HREF="#TB1L36">TB1L36</A> & (<A HREF="#YB3L1">YB3L1</A> & (<A HREF="#EE1_q_a[7]">EE1_q_a[7]</A>))) # (<A HREF="#TB1L36">TB1L36</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[7]">EE1_q_a[7]</A>)) # (<A HREF="#KC1L28">KC1L28</A>))) ) ) # ( !<A HREF="#KC1L30">KC1L30</A> );


<P> --YC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
<P><A NAME="YC1L644">YC1L644</A> = (!<A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> & (<A HREF="#YC1_W_alu_result[0]">YC1_W_alu_result[0]</A> & (!<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A> & !<A HREF="#YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A>))) # (<A HREF="#YC1_W_alu_result[1]">YC1_W_alu_result[1]</A> & ((!<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A>) # ((<A HREF="#YC1_W_alu_result[0]">YC1_W_alu_result[0]</A> & !<A HREF="#YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A>))));


<P> --UB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[8]">UB1_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#V1L64">V1L64</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB6_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[8]
<P> --register power-up is low

<P><A NAME="UB6_av_readdata_pre[8]">UB6_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#W1_readdata[8]">W1_readdata[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0
<P><A NAME="YC1L854">YC1L854</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((<A HREF="#UB6_av_readdata_pre[8]">UB6_av_readdata_pre[8]</A>)))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & <A HREF="#UB6_av_readdata_pre[8]">UB6_av_readdata_pre[8]</A>)) # (<A HREF="#UB1_av_readdata_pre[8]">UB1_av_readdata_pre[8]</A>)));


<P> --YC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_ld_signed">YC1_R_ctrl_ld_signed</A> = DFFEAS(<A HREF="#YC1L232">YC1L232</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
<P><A NAME="YC1L825">YC1L825</A> = (<A HREF="#YC1_R_ctrl_ld_signed">YC1_R_ctrl_ld_signed</A> & ((!<A HREF="#YC1L240">YC1L240</A> & (<A HREF="#YC1_av_ld_byte0_data[7]">YC1_av_ld_byte0_data[7]</A>)) # (<A HREF="#YC1L240">YC1L240</A> & ((<A HREF="#YC1_av_ld_byte1_data[7]">YC1_av_ld_byte1_data[7]</A>)))));


<P> --YC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1
<P><A NAME="YC1L855">YC1L855</A> = ( <A HREF="#YC1L858">YC1L858</A> & ( ((!<A HREF="#YC1L857">YC1L857</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[8]">EE1_q_a[8]</A>))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) ) ) # ( !<A HREF="#YC1L858">YC1L858</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & ((!<A HREF="#YC1L857">YC1L857</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[8]">EE1_q_a[8]</A>)))) ) );


<P> --YC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
<P><A NAME="YC1L853">YC1L853</A> = ((!<A HREF="#YC1L239">YC1L239</A>) # (<A HREF="#YC1L841">YC1L841</A>)) # (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>);


<P> --Z1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
<P><A NAME="Z1L1">Z1L1</A> = ( <A HREF="#AC2L56">AC2L56</A> & ( (!<A HREF="#W1L1">W1L1</A>) # ((!<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>) # (<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A>)) ) ) # ( !<A HREF="#AC2L56">AC2L56</A> & ( (!<A HREF="#W1L1">W1L1</A>) # (((!<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>) # (!<A HREF="#XB1L9">XB1L9</A>)) # (<A HREF="#RB5_mem_used[1]">RB5_mem_used[1]</A>)) ) );


<P> --AB1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst
<P> --register power-up is low

<P><A NAME="AB1_r_early_rst">AB1_r_early_rst</A> = DFFEAS(<A HREF="#AB1L9">AB1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AC2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0
<P><A NAME="AC2L24">AC2L24</A> = (<A HREF="#YC1_d_writedata[4]">YC1_d_writedata[4]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>);


<P> --AC2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38]
<P><A NAME="AC2_src_data[38]">AC2_src_data[38]</A> = (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & (((<A HREF="#YC1_F_pc[0]">YC1_F_pc[0]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)))) # (<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & (((<A HREF="#YC1_F_pc[0]">YC1_F_pc[0]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39]
<P><A NAME="AC2_src_data[39]">AC2_src_data[39]</A> = (!<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A> & (((<A HREF="#YC1_F_pc[1]">YC1_F_pc[1]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)))) # (<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A> & (((<A HREF="#YC1_F_pc[1]">YC1_F_pc[1]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40]
<P><A NAME="AC2_src_data[40]">AC2_src_data[40]</A> = (!<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[2]">YC1_F_pc[2]</A>)))) # (<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[2]">YC1_F_pc[2]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41]
<P><A NAME="AC2_src_data[41]">AC2_src_data[41]</A> = (!<A HREF="#YC1_W_alu_result[5]">YC1_W_alu_result[5]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[3]">YC1_F_pc[3]</A>)))) # (<A HREF="#YC1_W_alu_result[5]">YC1_W_alu_result[5]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[3]">YC1_F_pc[3]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42]
<P><A NAME="AC2_src_data[42]">AC2_src_data[42]</A> = (!<A HREF="#YC1_W_alu_result[6]">YC1_W_alu_result[6]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[4]">YC1_F_pc[4]</A>)))) # (<A HREF="#YC1_W_alu_result[6]">YC1_W_alu_result[6]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[4]">YC1_F_pc[4]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43]
<P><A NAME="AC2_src_data[43]">AC2_src_data[43]</A> = (!<A HREF="#YC1_W_alu_result[7]">YC1_W_alu_result[7]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[5]">YC1_F_pc[5]</A>)))) # (<A HREF="#YC1_W_alu_result[7]">YC1_W_alu_result[7]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[5]">YC1_F_pc[5]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44]
<P><A NAME="AC2_src_data[44]">AC2_src_data[44]</A> = (!<A HREF="#YC1_W_alu_result[8]">YC1_W_alu_result[8]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[6]">YC1_F_pc[6]</A>)))) # (<A HREF="#YC1_W_alu_result[8]">YC1_W_alu_result[8]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[6]">YC1_F_pc[6]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45]
<P><A NAME="AC2_src_data[45]">AC2_src_data[45]</A> = (!<A HREF="#YC1_W_alu_result[9]">YC1_W_alu_result[9]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[7]">YC1_F_pc[7]</A>)))) # (<A HREF="#YC1_W_alu_result[9]">YC1_W_alu_result[9]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[7]">YC1_F_pc[7]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46]
<P><A NAME="AC2_src_data[46]">AC2_src_data[46]</A> = (!<A HREF="#YC1_W_alu_result[10]">YC1_W_alu_result[10]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[8]">YC1_F_pc[8]</A>)))) # (<A HREF="#YC1_W_alu_result[10]">YC1_W_alu_result[10]</A> & (((<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A> & <A HREF="#YC1_F_pc[8]">YC1_F_pc[8]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47]
<P><A NAME="AC2_src_data[47]">AC2_src_data[47]</A> = (!<A HREF="#YC1_W_alu_result[11]">YC1_W_alu_result[11]</A> & (((<A HREF="#YC1_F_pc[9]">YC1_F_pc[9]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)))) # (<A HREF="#YC1_W_alu_result[11]">YC1_W_alu_result[11]</A> & (((<A HREF="#YC1_F_pc[9]">YC1_F_pc[9]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48]
<P><A NAME="AC2_src_data[48]">AC2_src_data[48]</A> = (!<A HREF="#YC1_W_alu_result[12]">YC1_W_alu_result[12]</A> & (((!<A HREF="#YC1_F_pc[10]">YC1_F_pc[10]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)))) # (<A HREF="#YC1_W_alu_result[12]">YC1_W_alu_result[12]</A> & (((!<A HREF="#YC1_F_pc[10]">YC1_F_pc[10]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49]
<P><A NAME="AC2_src_data[49]">AC2_src_data[49]</A> = (!<A HREF="#YC1_W_alu_result[13]">YC1_W_alu_result[13]</A> & (((<A HREF="#YC1_F_pc[11]">YC1_F_pc[11]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)))) # (<A HREF="#YC1_W_alu_result[13]">YC1_W_alu_result[13]</A> & (((<A HREF="#YC1_F_pc[11]">YC1_F_pc[11]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[50]
<P><A NAME="AC2_src_data[50]">AC2_src_data[50]</A> = (!<A HREF="#YC1_W_alu_result[14]">YC1_W_alu_result[14]</A> & (((<A HREF="#YC1_F_pc[12]">YC1_F_pc[12]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)))) # (<A HREF="#YC1_W_alu_result[14]">YC1_W_alu_result[14]</A> & (((<A HREF="#YC1_F_pc[12]">YC1_F_pc[12]</A> & <A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>)) # (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)));


<P> --AC2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32]
<P><A NAME="AC2_src_data[32]">AC2_src_data[32]</A> = ((<A HREF="#YC1_d_byteenable[0]">YC1_d_byteenable[0]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)) # (<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>);


<P> --YC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_wrctl_inst">YC1_R_ctrl_wrctl_inst</A> = DFFEAS(<A HREF="#YC1_D_op_wrctl">YC1_D_op_wrctl</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
<P><A NAME="YC1L818">YC1L818</A> = (!<A HREF="#YC1L587">YC1L587</A> & (((<A HREF="#YC1_W_status_reg_pie">YC1_W_status_reg_pie</A>)))) # (<A HREF="#YC1L587">YC1L587</A> & ((!<A HREF="#YC1_R_ctrl_wrctl_inst">YC1_R_ctrl_wrctl_inst</A> & ((<A HREF="#YC1_W_status_reg_pie">YC1_W_status_reg_pie</A>))) # (<A HREF="#YC1_R_ctrl_wrctl_inst">YC1_R_ctrl_wrctl_inst</A> & (<A HREF="#YC1_E_src1[0]">YC1_E_src1[0]</A>))));


<P> --GD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
<P> --register power-up is low

<P><A NAME="GD1_oci_ienable[0]">GD1_oci_ienable[0]</A> = DFFEAS(<A HREF="#GD1L5">GD1L5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#GD1L12">GD1L12</A>,  ,  ,  ,  );


<P> --V1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
<P> --register power-up is low

<P><A NAME="V1_fifo_AE">V1_fifo_AE</A> = DFFEAS(<A HREF="#V1L58">V1L58</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
<P> --register power-up is low

<P><A NAME="V1_ien_AE">V1_ien_AE</A> = DFFEAS(<A HREF="#YC1_d_writedata[1]">YC1_d_writedata[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L77">V1L77</A>,  ,  ,  ,  );


<P> --V1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
<P><A NAME="V1_av_readdata[9]">V1_av_readdata[9]</A> = (<A HREF="#V1_fifo_AE">V1_fifo_AE</A> & <A HREF="#V1_ien_AE">V1_ien_AE</A>);


<P> --V1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
<P> --register power-up is low

<P><A NAME="V1_ien_AF">V1_ien_AF</A> = DFFEAS(<A HREF="#YC1_d_writedata[0]">YC1_d_writedata[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L77">V1L77</A>,  ,  ,  ,  );


<P> --V1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
<P> --register power-up is low

<P><A NAME="V1_pause_irq">V1_pause_irq</A> = DFFEAS(<A HREF="#V1L80">V1L80</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
<P> --register power-up is low

<P><A NAME="V1_fifo_AF">V1_fifo_AF</A> = DFFEAS(<A HREF="#V1L60">V1L60</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
<P><A NAME="V1L64">V1L64</A> = (<A HREF="#V1_ien_AF">V1_ien_AF</A> & ((<A HREF="#V1_fifo_AF">V1_fifo_AF</A>) # (<A HREF="#V1_pause_irq">V1_pause_irq</A>)));


<P> --YC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
<P><A NAME="YC1L780">YC1L780</A> = (<A HREF="#YC1_W_ienable_reg[0]">YC1_W_ienable_reg[0]</A> & (!<A HREF="#GD1_oci_ienable[0]">GD1_oci_ienable[0]</A> & ((<A HREF="#V1L64">V1L64</A>) # (<A HREF="#V1_av_readdata[9]">V1_av_readdata[9]</A>))));


<P> --YC1L979 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
<P><A NAME="YC1L979">YC1L979</A> = ((<A HREF="#YC1_hbreak_enabled">YC1_hbreak_enabled</A> & ((!<A HREF="#YC1L547">YC1L547</A>) # (!<A HREF="#YC1L577">YC1L577</A>)))) # (<A HREF="#YC1_R_ctrl_break">YC1_R_ctrl_break</A>);


<P> --YC1L981 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
<P><A NAME="YC1L981">YC1L981</A> = (!<A HREF="#YC1_hbreak_pending">YC1_hbreak_pending</A> & ((<A HREF="#YC1L982">YC1L982</A>))) # (<A HREF="#YC1_hbreak_pending">YC1_hbreak_pending</A> & (!<A HREF="#YC1_hbreak_enabled">YC1_hbreak_enabled</A>));


<P> --UD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
<P><A NAME="UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> = ( <A HREF="#UD1_jdo[34]">UD1_jdo[34]</A> & ( (!<A HREF="#UD1_ir[1]">UD1_ir[1]</A> & (!<A HREF="#UD1_ir[0]">UD1_ir[0]</A> & (<A HREF="#UD1_enable_action_strobe">UD1_enable_action_strobe</A> & !<A HREF="#UD1_jdo[35]">UD1_jdo[35]</A>))) ) );


<P> --UD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
<P> --register power-up is low

<P><A NAME="UD1_jdo[21]">UD1_jdo[21]</A> = DFFEAS(<A HREF="#VD1_sr[21]">VD1_sr[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
<P> --register power-up is low

<P><A NAME="UD1_jdo[20]">UD1_jdo[20]</A> = DFFEAS(<A HREF="#VD1_sr[20]">VD1_sr[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --KD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
<P> --register power-up is low

<P><A NAME="KD1_break_on_reset">KD1_break_on_reset</A> = DFFEAS(<A HREF="#KD1L2">KD1L2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>,  ,  ,  ,  );


<P> --XD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
<P> --register power-up is low

<P><A NAME="XD1_dreg[0]">XD1_dreg[0]</A> = DFFEAS(<A HREF="#XD1_din_s1">XD1_din_s1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
<P><A NAME="KD1L4">KD1L4</A> = ( <A HREF="#KD1_break_on_reset">KD1_break_on_reset</A> & ( <A HREF="#XD1_dreg[0]">XD1_dreg[0]</A> & ( (!<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>) # (((<A HREF="#KD1_jtag_break">KD1_jtag_break</A> & !<A HREF="#UD1_jdo[20]">UD1_jdo[20]</A>)) # (<A HREF="#UD1_jdo[21]">UD1_jdo[21]</A>)) ) ) ) # ( !<A HREF="#KD1_break_on_reset">KD1_break_on_reset</A> & ( <A HREF="#XD1_dreg[0]">XD1_dreg[0]</A> & ( (<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (((<A HREF="#KD1_jtag_break">KD1_jtag_break</A> & !<A HREF="#UD1_jdo[20]">UD1_jdo[20]</A>)) # (<A HREF="#UD1_jdo[21]">UD1_jdo[21]</A>))) ) ) ) # ( <A HREF="#KD1_break_on_reset">KD1_break_on_reset</A> & ( !<A HREF="#XD1_dreg[0]">XD1_dreg[0]</A> & ( (!<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (<A HREF="#KD1_jtag_break">KD1_jtag_break</A>)) # (<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (((<A HREF="#KD1_jtag_break">KD1_jtag_break</A> & !<A HREF="#UD1_jdo[20]">UD1_jdo[20]</A>)) # (<A HREF="#UD1_jdo[21]">UD1_jdo[21]</A>))) ) ) ) # ( !<A HREF="#KD1_break_on_reset">KD1_break_on_reset</A> & ( !<A HREF="#XD1_dreg[0]">XD1_dreg[0]</A> & ( (!<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (<A HREF="#KD1_jtag_break">KD1_jtag_break</A>)) # (<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (((<A HREF="#KD1_jtag_break">KD1_jtag_break</A> & !<A HREF="#UD1_jdo[20]">UD1_jdo[20]</A>)) # (<A HREF="#UD1_jdo[21]">UD1_jdo[21]</A>))) ) ) );


<P> --GD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
<P> --register power-up is low

<P><A NAME="GD1_oci_single_step_mode">GD1_oci_single_step_mode</A> = DFFEAS(<A HREF="#GD1L11">GD1L11</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L987 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
<P><A NAME="YC1L987">YC1L987</A> = (<A HREF="#GD1_oci_single_step_mode">GD1_oci_single_step_mode</A> & (((<A HREF="#YC1_wait_for_one_post_bret_inst">YC1_wait_for_one_post_bret_inst</A> & !<A HREF="#YC1L643">YC1L643</A>)) # (<A HREF="#YC1_hbreak_enabled">YC1_hbreak_enabled</A>)));


<P> --BD1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
<P> --register power-up is low

<P><A NAME="BD1_readdata[0]">BD1_readdata[0]</A> = DFFEAS(<A HREF="#BD1L51">BD1L51</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AC2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1
<P><A NAME="AC2L25">AC2L25</A> = (<A HREF="#YC1_d_writedata[0]">YC1_d_writedata[0]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>);


<P> --BD1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
<P> --register power-up is low

<P><A NAME="BD1_readdata[1]">BD1_readdata[1]</A> = DFFEAS(<A HREF="#BD1L52">BD1L52</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AC2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2
<P><A NAME="AC2L26">AC2L26</A> = (<A HREF="#YC1_d_writedata[1]">YC1_d_writedata[1]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>);


<P> --AC2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3
<P><A NAME="AC2L27">AC2L27</A> = (<A HREF="#YC1_d_writedata[2]">YC1_d_writedata[2]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>);


<P> --AC2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4
<P><A NAME="AC2L28">AC2L28</A> = (<A HREF="#YC1_d_writedata[3]">YC1_d_writedata[3]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>);


<P> --UB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[9]">UB1_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#V1_av_readdata[9]">V1_av_readdata[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB6_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[9]
<P> --register power-up is low

<P><A NAME="UB6_av_readdata_pre[9]">UB6_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#W1_readdata[9]">W1_readdata[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~2
<P><A NAME="YC1L859">YC1L859</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((<A HREF="#UB6_av_readdata_pre[9]">UB6_av_readdata_pre[9]</A>)))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & <A HREF="#UB6_av_readdata_pre[9]">UB6_av_readdata_pre[9]</A>)) # (<A HREF="#UB1_av_readdata_pre[9]">UB1_av_readdata_pre[9]</A>)));


<P> --YC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte2_data[1]">YC1_av_ld_byte2_data[1]</A> = DFFEAS(<A HREF="#YC1L901">YC1L901</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~3
<P><A NAME="YC1L860">YC1L860</A> = ( <A HREF="#YC1L863">YC1L863</A> & ( ((!<A HREF="#YC1L862">YC1L862</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[9]">EE1_q_a[9]</A>))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) ) ) # ( !<A HREF="#YC1L863">YC1L863</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & ((!<A HREF="#YC1L862">YC1L862</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[9]">EE1_q_a[9]</A>)))) ) );


<P> --V1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
<P> --register power-up is low

<P><A NAME="V1_r_val">V1_r_val</A> = DFFEAS(<A HREF="#V1L82">V1L82</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
<P> --register power-up is low

<P><A NAME="CB1_r_ena1">CB1_r_ena1</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1L41">CB1L41</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --CB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
<P><A NAME="CB1L22">CB1L22</A> = AMPP_FUNCTION(!<A HREF="#V1_r_val">V1_r_val</A>, !<A HREF="#CB1_r_ena1">CB1_r_ena1</A>);


<P> --LB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
<P> --register power-up is low

<P><A NAME="LB2_b_full">LB2_b_full</A> = DFFEAS(<A HREF="#LB2L6">LB2L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
<P><A NAME="CB1L96">CB1L96</A> = AMPP_FUNCTION(!<A HREF="#A1L11">A1L11</A>, !<A HREF="#CB1_tck_t_dav">CB1_tck_t_dav</A>, !<A HREF="#CB1_td_shift[10]">CB1_td_shift[10]</A>, !<A HREF="#CB1_write_stalled">CB1_write_stalled</A>);


<P> --CB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
<P><A NAME="CB1L97">CB1L97</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#CB1_state">CB1_state</A>, !<A HREF="#CB1_count[1]">CB1_count[1]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#A1L13">A1L13</A>, !<A HREF="#A1L3">A1L3</A>);


<P> --CB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
<P> --register power-up is low

<P><A NAME="CB1_rdata[0]">CB1_rdata[0]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#MB1_q_b[0]">MB1_q_b[0]</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#CB1L22">CB1L22</A>);


<P> --CB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[3]">CB1_td_shift[3]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L74">CB1L74</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --CB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
<P><A NAME="CB1L73">CB1L73</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#CB1_count[9]">CB1_count[9]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#CB1L71">CB1L71</A>, !<A HREF="#CB1_rdata[0]">CB1_rdata[0]</A>, !<A HREF="#CB1_td_shift[3]">CB1_td_shift[3]</A>);


<P> --CB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
<P><A NAME="CB1L41">CB1L41</A> = AMPP_FUNCTION(!<A HREF="#CB1_rvalid0">CB1_rvalid0</A>, !<A HREF="#V1_r_val">V1_r_val</A>, !<A HREF="#CB1_r_ena1">CB1_r_ena1</A>);


<P> --CB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
<P> --register power-up is low

<P><A NAME="CB1_read_req">CB1_read_req</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_td_shift[9]">CB1_td_shift[9]</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L97">CB1L97</A>);


<P> --CB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
<P> --register power-up is low

<P><A NAME="CB1_read1">CB1_read1</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1_read">CB1_read</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --CB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
<P> --register power-up is low

<P><A NAME="CB1_read2">CB1_read2</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1_read1">CB1_read1</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --CB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
<P> --register power-up is low

<P><A NAME="CB1_rst2">CB1_rst2</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1_rst1">CB1_rst1</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --CB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
<P><A NAME="CB1L42">CB1L42</A> = AMPP_FUNCTION(!<A HREF="#CB1_user_saw_rvalid">CB1_user_saw_rvalid</A>, !<A HREF="#CB1L41">CB1L41</A>, !<A HREF="#CB1_read_req">CB1_read_req</A>, !<A HREF="#CB1_read1">CB1_read1</A>, !<A HREF="#CB1_read2">CB1_read2</A>, !<A HREF="#CB1_rst2">CB1_rst2</A>);


<P> --UD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
<P> --register power-up is low

<P><A NAME="UD1_jdo[25]">UD1_jdo[25]</A> = DFFEAS(<A HREF="#VD1_sr[25]">VD1_sr[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --BD1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
<P> --register power-up is low

<P><A NAME="BD1_writedata[0]">BD1_writedata[0]</A> = DFFEAS(<A HREF="#AC1L21">AC1L21</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
<P> --register power-up is low

<P><A NAME="BD1_address[0]">BD1_address[0]</A> = DFFEAS(<A HREF="#AC1_src_data[38]">AC1_src_data[38]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
<P> --register power-up is low

<P><A NAME="BD1_address[3]">BD1_address[3]</A> = DFFEAS(<A HREF="#AC1_src_data[41]">AC1_src_data[41]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
<P> --register power-up is low

<P><A NAME="BD1_address[2]">BD1_address[2]</A> = DFFEAS(<A HREF="#AC1_src_data[40]">AC1_src_data[40]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
<P> --register power-up is low

<P><A NAME="BD1_address[1]">BD1_address[1]</A> = DFFEAS(<A HREF="#AC1_src_data[39]">AC1_src_data[39]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
<P> --register power-up is low

<P><A NAME="BD1_address[7]">BD1_address[7]</A> = DFFEAS(<A HREF="#AC1_src_data[45]">AC1_src_data[45]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
<P> --register power-up is low

<P><A NAME="BD1_address[6]">BD1_address[6]</A> = DFFEAS(<A HREF="#AC1_src_data[44]">AC1_src_data[44]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
<P> --register power-up is low

<P><A NAME="BD1_address[5]">BD1_address[5]</A> = DFFEAS(<A HREF="#AC1_src_data[43]">AC1_src_data[43]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
<P> --register power-up is low

<P><A NAME="BD1_address[4]">BD1_address[4]</A> = DFFEAS(<A HREF="#AC1_src_data[42]">AC1_src_data[42]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --GD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
<P><A NAME="GD1L1">GD1L1</A> = ( !<A HREF="#BD1_address[4]">BD1_address[4]</A> & ( (<A HREF="#BD1_address[8]">BD1_address[8]</A> & (!<A HREF="#BD1_address[7]">BD1_address[7]</A> & (!<A HREF="#BD1_address[6]">BD1_address[6]</A> & !<A HREF="#BD1_address[5]">BD1_address[5]</A>))) ) );


<P> --GD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
<P><A NAME="GD1L2">GD1L2</A> = (!<A HREF="#BD1_address[3]">BD1_address[3]</A> & (!<A HREF="#BD1_address[2]">BD1_address[2]</A> & (!<A HREF="#BD1_address[1]">BD1_address[1]</A> & <A HREF="#GD1L1">GD1L1</A>)));


<P> --BD1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
<P> --register power-up is low

<P><A NAME="BD1_debugaccess">BD1_debugaccess</A> = DFFEAS(<A HREF="#AC1L22">AC1L22</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
<P><A NAME="SD1L160">SD1L160</A> = (<A HREF="#BD1_write">BD1_write</A> & <A HREF="#BD1_debugaccess">BD1_debugaccess</A>);


<P> --GD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
<P><A NAME="GD1L13">GD1L13</A> = (!<A HREF="#BD1_address[0]">BD1_address[0]</A> & (<A HREF="#GD1L2">GD1L2</A> & <A HREF="#SD1L160">SD1L160</A>));


<P> --KD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
<P><A NAME="KD1L10">KD1L10</A> = ( <A HREF="#GD1L13">GD1L13</A> & ( (!<A HREF="#KD1_monitor_ready">KD1_monitor_ready</A> & (<A HREF="#BD1_writedata[0]">BD1_writedata[0]</A> & ((!<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>) # (!<A HREF="#UD1_jdo[25]">UD1_jdo[25]</A>)))) # (<A HREF="#KD1_monitor_ready">KD1_monitor_ready</A> & ((!<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>) # ((!<A HREF="#UD1_jdo[25]">UD1_jdo[25]</A>)))) ) ) # ( !<A HREF="#GD1L13">GD1L13</A> & ( (<A HREF="#KD1_monitor_ready">KD1_monitor_ready</A> & ((!<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>) # (!<A HREF="#UD1_jdo[25]">UD1_jdo[25]</A>))) ) );


<P> --VD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
<P><A NAME="VD1L59">VD1L59</A> = ( <A HREF="#SD1_MonDReg[2]">SD1_MonDReg[2]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[2]">HD1_break_readreg[2]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[4]">VD1_sr[4]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[2]">SD1_MonDReg[2]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[2]">HD1_break_readreg[2]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[4]">VD1_sr[4]</A>)))) ) );


<P> --UD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
<P> --register power-up is low

<P><A NAME="UD1_jdo[1]">UD1_jdo[1]</A> = DFFEAS(<A HREF="#VD1_sr[1]">VD1_sr[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
<P> --register power-up is low

<P><A NAME="UD1_jdo[4]">UD1_jdo[4]</A> = DFFEAS(<A HREF="#VD1_sr[4]">VD1_sr[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~3
<P><A NAME="SD1L73">SD1L73</A> = (!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & !<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A>);


<P> --UD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
<P> --register power-up is low

<P><A NAME="UD1_update_jdo_strobe">UD1_update_jdo_strobe</A> = DFFEAS(<A HREF="#UD1L53">UD1L53</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
<P> --register power-up is low

<P><A NAME="VD1_sr[36]">VD1_sr[36]</A> = DFFEAS(<A HREF="#VD1L61">VD1L61</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L53">VD1L53</A>,  ,  ,  ,  );


<P> --VD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
<P> --register power-up is low

<P><A NAME="VD1_sr[37]">VD1_sr[37]</A> = DFFEAS(<A HREF="#VD1L62">VD1L62</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L53">VD1L53</A>,  ,  ,  ,  );


<P> --UD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
<P> --register power-up is low

<P><A NAME="UD1_jxuir">UD1_jxuir</A> = DFFEAS(<A HREF="#UD1L45">UD1L45</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
<P> --register power-up is low

<P><A NAME="VD1_sr[35]">VD1_sr[35]</A> = DFFEAS(<A HREF="#VD1L63">VD1L63</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
<P> --register power-up is low

<P><A NAME="SD1_jtag_ram_rd">SD1_jtag_ram_rd</A> = DFFEAS(<A HREF="#SD1L110">SD1L110</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --SD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
<P> --register power-up is low

<P><A NAME="SD1_jtag_ram_wr">SD1_jtag_ram_wr</A> = DFFEAS(<A HREF="#SD1L112">SD1L112</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1
<P><A NAME="SD1L161">SD1L161</A> = ( <A HREF="#SD1_jtag_ram_wr">SD1_jtag_ram_wr</A> & ( ((<A HREF="#BD1_write">BD1_write</A> & (!<A HREF="#BD1_address[8]">BD1_address[8]</A> & <A HREF="#BD1_debugaccess">BD1_debugaccess</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#SD1_jtag_ram_wr">SD1_jtag_ram_wr</A> & ( (<A HREF="#BD1_write">BD1_write</A> & (!<A HREF="#BD1_address[8]">BD1_address[8]</A> & (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & <A HREF="#BD1_debugaccess">BD1_debugaccess</A>))) ) );


<P> --SD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
<P><A NAME="SD1_ociram_reset_req">SD1_ociram_reset_req</A> = (!<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A>);


<P> --SD1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
<P><A NAME="SD1L128">SD1L128</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[0]">BD1_writedata[0]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[0]">SD1_MonDReg[0]</A>));


<P> --SD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
<P><A NAME="SD1L115">SD1L115</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_address[0]">BD1_address[0]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A>));


<P> --SD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
<P><A NAME="SD1L116">SD1L116</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_address[1]">BD1_address[1]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonAReg[3]">SD1_MonAReg[3]</A>));


<P> --SD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
<P><A NAME="SD1L117">SD1L117</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_address[2]">BD1_address[2]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A>));


<P> --SD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
<P><A NAME="SD1L118">SD1L118</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_address[3]">BD1_address[3]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonAReg[5]">SD1_MonAReg[5]</A>));


<P> --SD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
<P><A NAME="SD1L119">SD1L119</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_address[4]">BD1_address[4]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonAReg[6]">SD1_MonAReg[6]</A>));


<P> --SD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
<P><A NAME="SD1L120">SD1L120</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_address[5]">BD1_address[5]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonAReg[7]">SD1_MonAReg[7]</A>));


<P> --SD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
<P><A NAME="SD1L121">SD1L121</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_address[6]">BD1_address[6]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonAReg[8]">SD1_MonAReg[8]</A>));


<P> --SD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
<P><A NAME="SD1L122">SD1L122</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_address[7]">BD1_address[7]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonAReg[9]">SD1_MonAReg[9]</A>));


<P> --BD1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
<P> --register power-up is low

<P><A NAME="BD1_byteenable[0]">BD1_byteenable[0]</A> = DFFEAS(<A HREF="#AC1_src_data[32]">AC1_src_data[32]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
<P><A NAME="SD1L123">SD1L123</A> = (<A HREF="#BD1_byteenable[0]">BD1_byteenable[0]</A>) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A>);


<P> --UD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
<P> --register power-up is low

<P><A NAME="UD1_jdo[26]">UD1_jdo[26]</A> = DFFEAS(<A HREF="#VD1_sr[26]">VD1_sr[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
<P> --register power-up is low

<P><A NAME="UD1_jdo[28]">UD1_jdo[28]</A> = DFFEAS(<A HREF="#VD1_sr[28]">VD1_sr[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
<P> --register power-up is low

<P><A NAME="UD1_jdo[27]">UD1_jdo[27]</A> = DFFEAS(<A HREF="#VD1_sr[27]">VD1_sr[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
<P> --register power-up is low

<P><A NAME="SD1_jtag_rd">SD1_jtag_rd</A> = DFFEAS(<A HREF="#UD1L50">UD1L50</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , !<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --YC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
<P><A NAME="YC1L830">YC1L830</A> = (!<A HREF="#YC1_d_read">YC1_d_read</A> & ((!<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A> $ (!<A HREF="#YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A>)))) # (<A HREF="#YC1_d_read">YC1_d_read</A> & (<A HREF="#KC1_WideOr1">KC1_WideOr1</A> & (!<A HREF="#YC1_av_ld_align_cycle[1]">YC1_av_ld_align_cycle[1]</A> $ (!<A HREF="#YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A>))));


<P> --YC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
<P><A NAME="YC1L829">YC1L829</A> = (!<A HREF="#YC1_av_ld_align_cycle[0]">YC1_av_ld_align_cycle[0]</A> & ((!<A HREF="#YC1_d_read">YC1_d_read</A>) # (<A HREF="#KC1_WideOr1">KC1_WideOr1</A>)));


<P> --YC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
<P><A NAME="YC1L197">YC1L197</A> = !<A HREF="#YC1_E_shift_rot_cnt[4]">YC1_E_shift_rot_cnt[4]</A> $ (!<A HREF="#YC1L543">YC1L543</A>);


<P> --YC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
<P><A NAME="YC1L198">YC1L198</A> = !<A HREF="#YC1_E_shift_rot_cnt[3]">YC1_E_shift_rot_cnt[3]</A> $ ((((<A HREF="#YC1_E_shift_rot_cnt[0]">YC1_E_shift_rot_cnt[0]</A>) # (<A HREF="#YC1_E_shift_rot_cnt[1]">YC1_E_shift_rot_cnt[1]</A>)) # (<A HREF="#YC1_E_shift_rot_cnt[2]">YC1_E_shift_rot_cnt[2]</A>)));


<P> --YC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
<P><A NAME="YC1L199">YC1L199</A> = !<A HREF="#YC1_E_shift_rot_cnt[2]">YC1_E_shift_rot_cnt[2]</A> $ (((<A HREF="#YC1_E_shift_rot_cnt[0]">YC1_E_shift_rot_cnt[0]</A>) # (<A HREF="#YC1_E_shift_rot_cnt[1]">YC1_E_shift_rot_cnt[1]</A>)));


<P> --YC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
<P><A NAME="YC1L200">YC1L200</A> = !<A HREF="#YC1_E_shift_rot_cnt[1]">YC1_E_shift_rot_cnt[1]</A> $ (<A HREF="#YC1_E_shift_rot_cnt[0]">YC1_E_shift_rot_cnt[0]</A>);


<P> --T1L48 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[0]~0
<P><A NAME="T1L48">T1L48</A> = (!<A HREF="#T1L66">T1L66</A>) # (<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --TB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~0
<P><A NAME="TB1L20">TB1L20</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[0]">T1_avalon_readdata[0]</A>)) # (<A HREF="#TB1_data_reg[0]">TB1_data_reg[0]</A>);


<P> --TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|always10~1
<P><A NAME="TB1L2">TB1L2</A> = ( <A HREF="#TB1L1">TB1L1</A> & ( (!<A HREF="#QB2L1">QB2L1</A> & (((<A HREF="#MC2_burst_uncompress_address_offset[1]">MC2_burst_uncompress_address_offset[1]</A>) # (<A HREF="#MC2_burst_uncompress_address_base[1]">MC2_burst_uncompress_address_base[1]</A>)))) # (<A HREF="#QB2L1">QB2L1</A> & (<A HREF="#RB2_mem[0][19]">RB2_mem[0][19]</A>)) ) ) # ( !<A HREF="#TB1L1">TB1L1</A> );


<P> --W1_readdata[0] is nios_system:u0|nios_system_LEDR:ledr|readdata[0]
<P><A NAME="W1_readdata[0]">W1_readdata[0]</A> = (<A HREF="#W1_data_out[0]">W1_data_out[0]</A> & (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>));


<P> --V1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
<P> --register power-up is low

<P><A NAME="V1_read_0">V1_read_0</A> = DFFEAS(<A HREF="#V1L73">V1L73</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~2
<P><A NAME="YC1L708">YC1L708</A> = ( <A HREF="#ED2_q_b[26]">ED2_q_b[26]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # (<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A>)) ) ) # ( !<A HREF="#ED2_q_b[26]">ED2_q_b[26]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & <A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A>)) ) );


<P> --YC1L496 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~0
<P><A NAME="YC1L496">YC1L496</A> = (<A HREF="#YC1L697">YC1L697</A>) # (<A HREF="#YC1L696">YC1L696</A>);


<P> --YC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~3
<P><A NAME="YC1L707">YC1L707</A> = ( <A HREF="#ED2_q_b[25]">ED2_q_b[25]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # (<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>)) ) ) # ( !<A HREF="#ED2_q_b[25]">ED2_q_b[25]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & <A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>)) ) );


<P> --YC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~4
<P><A NAME="YC1L706">YC1L706</A> = ( <A HREF="#ED2_q_b[24]">ED2_q_b[24]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # (<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>)) ) ) # ( !<A HREF="#ED2_q_b[24]">ED2_q_b[24]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & <A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>)) ) );


<P> --YC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~5
<P><A NAME="YC1L705">YC1L705</A> = ( <A HREF="#ED2_q_b[23]">ED2_q_b[23]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # (<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>)) ) ) # ( !<A HREF="#ED2_q_b[23]">ED2_q_b[23]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & <A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>)) ) );


<P> --YC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~6
<P><A NAME="YC1L713">YC1L713</A> = ( <A HREF="#ED2_q_b[31]">ED2_q_b[31]</A> & ( (!<A HREF="#YC1L714">YC1L714</A> & (((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & !<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A>)) # (<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>))) ) ) # ( !<A HREF="#ED2_q_b[31]">ED2_q_b[31]</A> & ( (<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A> & (!<A HREF="#YC1L714">YC1L714</A> & ((<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A>) # (<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>)))) ) );


<P> --YC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~7
<P><A NAME="YC1L712">YC1L712</A> = ( <A HREF="#ED2_q_b[30]">ED2_q_b[30]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[20]">YC1_D_iw[20]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[30]">ED2_q_b[30]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[20]">YC1_D_iw[20]</A>)))) ) );


<P> --YC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~8
<P><A NAME="YC1L711">YC1L711</A> = ( <A HREF="#ED2_q_b[29]">ED2_q_b[29]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[19]">YC1_D_iw[19]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[29]">ED2_q_b[29]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[19]">YC1_D_iw[19]</A>)))) ) );


<P> --YC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~9
<P><A NAME="YC1L710">YC1L710</A> = ( <A HREF="#ED2_q_b[28]">ED2_q_b[28]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[18]">YC1_D_iw[18]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[28]">ED2_q_b[28]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[18]">YC1_D_iw[18]</A>)))) ) );


<P> --YC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~10
<P><A NAME="YC1L702">YC1L702</A> = ( <A HREF="#ED2_q_b[20]">ED2_q_b[20]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[10]">YC1_D_iw[10]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[20]">ED2_q_b[20]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[10]">YC1_D_iw[10]</A>)))) ) );


<P> --YC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~11
<P><A NAME="YC1L701">YC1L701</A> = ( <A HREF="#ED2_q_b[19]">ED2_q_b[19]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[9]">YC1_D_iw[9]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[19]">ED2_q_b[19]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[9]">YC1_D_iw[9]</A>)))) ) );


<P> --YC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~12
<P><A NAME="YC1L700">YC1L700</A> = ( <A HREF="#ED2_q_b[18]">ED2_q_b[18]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[8]">YC1_D_iw[8]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[18]">ED2_q_b[18]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[8]">YC1_D_iw[8]</A>)))) ) );


<P> --YC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~13
<P><A NAME="YC1L699">YC1L699</A> = ( <A HREF="#ED2_q_b[17]">ED2_q_b[17]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[7]">YC1_D_iw[7]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[17]">ED2_q_b[17]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[7]">YC1_D_iw[7]</A>)))) ) );


<P> --YC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
<P><A NAME="YC1L716">YC1L716</A> = ( <A HREF="#YC1_D_iw[7]">YC1_D_iw[7]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (!<A HREF="#YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#YC1L720">YC1L720</A>) # (<A HREF="#ED2_q_b[1]">ED2_q_b[1]</A>)))) ) ) # ( !<A HREF="#YC1_D_iw[7]">YC1_D_iw[7]</A> & ( (<A HREF="#ED2_q_b[1]">ED2_q_b[1]</A> & (<A HREF="#YC1L720">YC1L720</A> & (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & !<A HREF="#YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A>))) ) );


<P> --YC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~14
<P><A NAME="YC1L709">YC1L709</A> = ( <A HREF="#ED2_q_b[27]">ED2_q_b[27]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[17]">YC1_D_iw[17]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[27]">ED2_q_b[27]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & ((<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_D_iw[17]">YC1_D_iw[17]</A>)))) ) );


<P> --YC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
<P><A NAME="YC1L715">YC1L715</A> = ( !<A HREF="#YC1_R_ctrl_force_src2_zero">YC1_R_ctrl_force_src2_zero</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YC1L720">YC1L720</A> & ((<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A>))) # (<A HREF="#YC1L720">YC1L720</A> & (<A HREF="#ED2_q_b[0]">ED2_q_b[0]</A>)))) ) );


<P> --YC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~15
<P><A NAME="YC1L704">YC1L704</A> = ( <A HREF="#ED2_q_b[22]">ED2_q_b[22]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # (<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A>)) ) ) # ( !<A HREF="#ED2_q_b[22]">ED2_q_b[22]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & <A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A>)) ) );


<P> --YC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~16
<P><A NAME="YC1L703">YC1L703</A> = ( <A HREF="#ED2_q_b[21]">ED2_q_b[21]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A>) # (<A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A>)) ) ) # ( !<A HREF="#ED2_q_b[21]">ED2_q_b[21]</A> & ( (!<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC1_R_src2_use_imm">YC1_R_src2_use_imm</A> & <A HREF="#YC1_D_iw[21]">YC1_D_iw[21]</A>)))) # (<A HREF="#YC1_R_ctrl_hi_imm16">YC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A>)) ) );


<P> --YC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
<P><A NAME="YC1L773">YC1L773</A> = ( <A HREF="#YC1_R_ctrl_exception">YC1_R_ctrl_exception</A> & ( <A HREF="#YC1_R_ctrl_wrctl_inst">YC1_R_ctrl_wrctl_inst</A> & ( <A HREF="#YC1_W_status_reg_pie">YC1_W_status_reg_pie</A> ) ) ) # ( !<A HREF="#YC1_R_ctrl_exception">YC1_R_ctrl_exception</A> & ( <A HREF="#YC1_R_ctrl_wrctl_inst">YC1_R_ctrl_wrctl_inst</A> & ( (!<A HREF="#YC1L588">YC1L588</A> & ((<A HREF="#YC1_W_estatus_reg">YC1_W_estatus_reg</A>))) # (<A HREF="#YC1L588">YC1L588</A> & (<A HREF="#YC1_E_src1[0]">YC1_E_src1[0]</A>)) ) ) ) # ( <A HREF="#YC1_R_ctrl_exception">YC1_R_ctrl_exception</A> & ( !<A HREF="#YC1_R_ctrl_wrctl_inst">YC1_R_ctrl_wrctl_inst</A> & ( <A HREF="#YC1_W_status_reg_pie">YC1_W_status_reg_pie</A> ) ) ) # ( !<A HREF="#YC1_R_ctrl_exception">YC1_R_ctrl_exception</A> & ( !<A HREF="#YC1_R_ctrl_wrctl_inst">YC1_R_ctrl_wrctl_inst</A> & ( <A HREF="#YC1_W_estatus_reg">YC1_W_estatus_reg</A> ) ) );


<P> --YC1L777 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
<P><A NAME="YC1L777">YC1L777</A> = (<A HREF="#YC1_E_valid_from_R">YC1_E_valid_from_R</A> & (<A HREF="#YC1_D_iw[6]">YC1_D_iw[6]</A> & (<A HREF="#YC1L589">YC1L589</A> & <A HREF="#YC1_R_ctrl_wrctl_inst">YC1_R_ctrl_wrctl_inst</A>)));


<P> --YC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_shift_logical">YC1_R_ctrl_shift_logical</A> = DFFEAS(<A HREF="#YC1L246">YC1L246</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
<P> --register power-up is low

<P><A NAME="YC1_R_ctrl_rot_right">YC1_R_ctrl_rot_right</A> = DFFEAS(<A HREF="#YC1_R_ctrl_rot_right_nxt">YC1_R_ctrl_rot_right_nxt</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L398 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
<P><A NAME="YC1L398">YC1L398</A> = (!<A HREF="#YC1_R_ctrl_shift_logical">YC1_R_ctrl_shift_logical</A> & ((!<A HREF="#YC1_R_ctrl_rot_right">YC1_R_ctrl_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[31]">YC1_E_shift_rot_result[31]</A>))) # (<A HREF="#YC1_R_ctrl_rot_right">YC1_R_ctrl_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[0]">YC1_E_shift_rot_result[0]</A>))));


<P> --YC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17
<P><A NAME="YC1L432">YC1L432</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1L398">YC1L398</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[1]">YC1_E_shift_rot_result[1]</A>));


<P> --AC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5
<P><A NAME="AC2L29">AC2L29</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[22]">YC1_d_writedata[22]</A>);


<P> --AC2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34]
<P><A NAME="AC2_src_data[34]">AC2_src_data[34]</A> = ((<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_byteenable[2]">YC1_d_byteenable[2]</A>)) # (<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>);


<P> --AC2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6
<P><A NAME="AC2L30">AC2L30</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[23]">YC1_d_writedata[23]</A>);


<P> --YC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[24]">YC1_d_writedata[24]</A> = DFFEAS(<A HREF="#YC1L533">YC1L533</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7
<P><A NAME="AC2L31">AC2L31</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[24]">YC1_d_writedata[24]</A>);


<P> --AC2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35]
<P><A NAME="AC2_src_data[35]">AC2_src_data[35]</A> = ((<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_byteenable[3]">YC1_d_byteenable[3]</A>)) # (<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>);


<P> --YC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[25]">YC1_d_writedata[25]</A> = DFFEAS(<A HREF="#YC1L534">YC1L534</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8
<P><A NAME="AC2L32">AC2L32</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[25]">YC1_d_writedata[25]</A>);


<P> --YC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[26]">YC1_d_writedata[26]</A> = DFFEAS(<A HREF="#YC1L535">YC1L535</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9
<P><A NAME="AC2L33">AC2L33</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[26]">YC1_d_writedata[26]</A>);


<P> --AB1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
<P> --register power-up is low

<P><A NAME="AB1_altera_reset_synchronizer_int_chain[0]">AB1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#FE1_altera_reset_synchronizer_int_chain_out">FE1_altera_reset_synchronizer_int_chain_out</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
<P><A NAME="YC1L255">YC1L255</A> = (!<A HREF="#YC1L573">YC1L573</A> & (!<A HREF="#YC1L574">YC1L574</A> & !<A HREF="#YC1L575">YC1L575</A>));


<P> --YC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
<P><A NAME="YC1L256">YC1L256</A> = ( <A HREF="#YC1L231">YC1L231</A> ) # ( !<A HREF="#YC1L231">YC1L231</A> & ( (<A HREF="#YC1L547">YC1L547</A> & (((!<A HREF="#YC1L255">YC1L255</A>) # (<A HREF="#YC1L577">YC1L577</A>)) # (<A HREF="#YC1L576">YC1L576</A>))) ) );


<P> --YC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
<P><A NAME="YC1L216">YC1L216</A> = (!<A HREF="#YC1L214">YC1L214</A>) # ((<A HREF="#YC1L547">YC1L547</A> & ((<A HREF="#YC1L217">YC1L217</A>) # (<A HREF="#YC1L227">YC1L227</A>))));


<P> --YC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1
<P><A NAME="YC1L213">YC1L213</A> = ( <A HREF="#YC1L547">YC1L547</A> & ( (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & <A HREF="#YC1L212">YC1L212</A>))) ) );


<P> --VD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
<P> --register power-up is low

<P><A NAME="VD1_sr[34]">VD1_sr[34]</A> = DFFEAS(<A HREF="#VD1L64">VD1L64</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  ,  ,  );


<P> --AC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10
<P><A NAME="AC2L34">AC2L34</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[11]">YC1_d_writedata[11]</A>);


<P> --AC2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33]
<P><A NAME="AC2_src_data[33]">AC2_src_data[33]</A> = ((<A HREF="#YC1_d_byteenable[1]">YC1_d_byteenable[1]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>)) # (<A HREF="#AC2_saved_grant[1]">AC2_saved_grant[1]</A>);


<P> --AC2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11
<P><A NAME="AC2L35">AC2L35</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[12]">YC1_d_writedata[12]</A>);


<P> --AC2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12
<P><A NAME="AC2L36">AC2L36</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[13]">YC1_d_writedata[13]</A>);


<P> --AC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13
<P><A NAME="AC2L37">AC2L37</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[14]">YC1_d_writedata[14]</A>);


<P> --AC2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14
<P><A NAME="AC2L38">AC2L38</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[15]">YC1_d_writedata[15]</A>);


<P> --AC2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15
<P><A NAME="AC2L39">AC2L39</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[16]">YC1_d_writedata[16]</A>);


<P> --AC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16
<P><A NAME="AC2L40">AC2L40</A> = (<A HREF="#YC1_d_writedata[5]">YC1_d_writedata[5]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>);


<P> --AC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17
<P><A NAME="AC2L41">AC2L41</A> = (<A HREF="#YC1_d_writedata[8]">YC1_d_writedata[8]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>);


<P> --UB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[27]">UB4_av_readdata_pre[27]</A> = DFFEAS(<A HREF="#BD1_readdata[27]">BD1_readdata[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
<P><A NAME="YC1L617">YC1L617</A> = ( <A HREF="#EE1_q_a[27]">EE1_q_a[27]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[27]">UB4_av_readdata_pre[27]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[27]">EE1_q_a[27]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[27]">UB4_av_readdata_pre[27]</A>)) ) );


<P> --UB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[28]">UB4_av_readdata_pre[28]</A> = DFFEAS(<A HREF="#BD1_readdata[28]">BD1_readdata[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
<P><A NAME="YC1L618">YC1L618</A> = ( <A HREF="#EE1_q_a[28]">EE1_q_a[28]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[28]">UB4_av_readdata_pre[28]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[28]">EE1_q_a[28]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[28]">UB4_av_readdata_pre[28]</A>)) ) );


<P> --UB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[29]">UB4_av_readdata_pre[29]</A> = DFFEAS(<A HREF="#BD1_readdata[29]">BD1_readdata[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
<P><A NAME="YC1L619">YC1L619</A> = ( <A HREF="#EE1_q_a[29]">EE1_q_a[29]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[29]">UB4_av_readdata_pre[29]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[29]">EE1_q_a[29]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[29]">UB4_av_readdata_pre[29]</A>)) ) );


<P> --UB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[30]">UB4_av_readdata_pre[30]</A> = DFFEAS(<A HREF="#BD1_readdata[30]">BD1_readdata[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
<P><A NAME="YC1L620">YC1L620</A> = ( <A HREF="#EE1_q_a[30]">EE1_q_a[30]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[30]">UB4_av_readdata_pre[30]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[30]">EE1_q_a[30]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[30]">UB4_av_readdata_pre[30]</A>)) ) );


<P> --UB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
<P> --register power-up is low

<P><A NAME="UB4_av_readdata_pre[31]">UB4_av_readdata_pre[31]</A> = DFFEAS(<A HREF="#BD1_readdata[31]">BD1_readdata[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
<P><A NAME="YC1L621">YC1L621</A> = ( <A HREF="#EE1_q_a[31]">EE1_q_a[31]</A> & ( (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & (((<A HREF="#YB2L2">YB2L2</A> & <A HREF="#UB4_av_readdata_pre[31]">UB4_av_readdata_pre[31]</A>)) # (<A HREF="#YB3L2">YB3L2</A>))) ) ) # ( !<A HREF="#EE1_q_a[31]">EE1_q_a[31]</A> & ( (<A HREF="#YB2L2">YB2L2</A> & (!<A HREF="#YC1_intr_req">YC1_intr_req</A> & <A HREF="#UB4_av_readdata_pre[31]">UB4_av_readdata_pre[31]</A>)) ) );


<P> --AC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18
<P><A NAME="AC2L42">AC2L42</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[10]">YC1_d_writedata[10]</A>);


<P> --UB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[10]">UB1_av_readdata_pre[10]</A> = DFFEAS(<A HREF="#V1_ac">V1_ac</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~4
<P><A NAME="YC1L864">YC1L864</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & (<A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & <A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>)) # (<A HREF="#UB1_av_readdata_pre[10]">UB1_av_readdata_pre[10]</A>)));


<P> --YC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte2_data[2]">YC1_av_ld_byte2_data[2]</A> = DFFEAS(<A HREF="#YC1L904">YC1L904</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~5
<P><A NAME="YC1L865">YC1L865</A> = ( <A HREF="#YC1L868">YC1L868</A> & ( ((!<A HREF="#YC1L867">YC1L867</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[10]">EE1_q_a[10]</A>))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) ) ) # ( !<A HREF="#YC1L868">YC1L868</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & ((!<A HREF="#YC1L867">YC1L867</A>) # ((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[10]">EE1_q_a[10]</A>)))) ) );


<P> --UB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[12]">UB1_av_readdata_pre[12]</A> = DFFEAS(<A HREF="#LB2_b_non_empty">LB2_b_non_empty</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte2_data[4]">YC1_av_ld_byte2_data[4]</A> = DFFEAS(<A HREF="#YC1L910">YC1L910</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~6
<P><A NAME="YC1L873">YC1L873</A> = ( <A HREF="#EE1_q_a[12]">EE1_q_a[12]</A> & ( <A HREF="#YC1L876">YC1L876</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[12]">EE1_q_a[12]</A> & ( <A HREF="#YC1L876">YC1L876</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[12]">EE1_q_a[12]</A> & ( !<A HREF="#YC1L876">YC1L876</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[12]">EE1_q_a[12]</A> & ( !<A HREF="#YC1L876">YC1L876</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --AC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19
<P><A NAME="AC2L43">AC2L43</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[18]">YC1_d_writedata[18]</A>);


<P> --AC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20
<P><A NAME="AC2L44">AC2L44</A> = (<A HREF="#YC1_d_writedata[9]">YC1_d_writedata[9]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>);


<P> --YC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[3]~1
<P><A NAME="YC1L638">YC1L638</A> = (!<A HREF="#YC1L640">YC1L640</A>) # ((!<A HREF="#YC1L642">YC1L642</A> & (<A HREF="#YC1L86">YC1L86</A>)) # (<A HREF="#YC1L642">YC1L642</A> & ((<A HREF="#YC1L26">YC1L26</A>))));


<P> --AC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21
<P><A NAME="AC2L45">AC2L45</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[17]">YC1_d_writedata[17]</A>);


<P> --YC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte2_data[3]">YC1_av_ld_byte2_data[3]</A> = DFFEAS(<A HREF="#YC1L907">YC1L907</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~7
<P><A NAME="YC1L869">YC1L869</A> = ( <A HREF="#YC1L872">YC1L872</A> & ( (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[11]">EE1_q_a[11]</A>)) # (<A HREF="#YC1L871">YC1L871</A>)) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) ) ) # ( !<A HREF="#YC1L872">YC1L872</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[11]">EE1_q_a[11]</A>)) # (<A HREF="#YC1L871">YC1L871</A>))) ) );


<P> --UB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[13]">UB1_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#UB1L15">UB1L15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte2_data[5]">YC1_av_ld_byte2_data[5]</A> = DFFEAS(<A HREF="#YC1L913">YC1L913</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~8
<P><A NAME="YC1L877">YC1L877</A> = ( <A HREF="#EE1_q_a[13]">EE1_q_a[13]</A> & ( <A HREF="#YC1L880">YC1L880</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[13]">EE1_q_a[13]</A> & ( <A HREF="#YC1L880">YC1L880</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[13]">EE1_q_a[13]</A> & ( !<A HREF="#YC1L880">YC1L880</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[13]">EE1_q_a[13]</A> & ( !<A HREF="#YC1L880">YC1L880</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --AC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22
<P><A NAME="AC2L46">AC2L46</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[19]">YC1_d_writedata[19]</A>);


<P> --UB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[14]">UB1_av_readdata_pre[14]</A> = DFFEAS(<A HREF="#V1_woverflow">V1_woverflow</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte2_data[6]">YC1_av_ld_byte2_data[6]</A> = DFFEAS(<A HREF="#YC1L916">YC1L916</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~9
<P><A NAME="YC1L881">YC1L881</A> = ( <A HREF="#EE1_q_a[14]">EE1_q_a[14]</A> & ( <A HREF="#YC1L884">YC1L884</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[14]">EE1_q_a[14]</A> & ( <A HREF="#YC1L884">YC1L884</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[14]">EE1_q_a[14]</A> & ( !<A HREF="#YC1L884">YC1L884</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[14]">EE1_q_a[14]</A> & ( !<A HREF="#YC1L884">YC1L884</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --AC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23
<P><A NAME="AC2L47">AC2L47</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[20]">YC1_d_writedata[20]</A>);


<P> --UB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
<P> --register power-up is low

<P><A NAME="UB1_av_readdata_pre[15]">UB1_av_readdata_pre[15]</A> = DFFEAS(<A HREF="#V1_rvalid">V1_rvalid</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
<P> --register power-up is low

<P><A NAME="YC1_av_ld_byte2_data[7]">YC1_av_ld_byte2_data[7]</A> = DFFEAS(<A HREF="#YC1L920">YC1L920</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~10
<P><A NAME="YC1L885">YC1L885</A> = ( <A HREF="#EE1_q_a[15]">EE1_q_a[15]</A> & ( <A HREF="#YC1L888">YC1L888</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[15]">EE1_q_a[15]</A> & ( <A HREF="#YC1L888">YC1L888</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[15]">EE1_q_a[15]</A> & ( !<A HREF="#YC1L888">YC1L888</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[15]">EE1_q_a[15]</A> & ( !<A HREF="#YC1L888">YC1L888</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --AC2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24
<P><A NAME="AC2L48">AC2L48</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[21]">YC1_d_writedata[21]</A>);


<P> --YC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18
<P><A NAME="YC1L450">YC1L450</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[17]">YC1_E_shift_rot_result[17]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[19]">YC1_E_shift_rot_result[19]</A>)));


<P> --KC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
<P><A NAME="KC1L32">KC1L32</A> = (<A HREF="#QB2_rp_valid">QB2_rp_valid</A> & !<A HREF="#MC2L14">MC2L14</A>);


<P> --YC1L898 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0
<P><A NAME="YC1L898">YC1L898</A> = ( <A HREF="#EE1_q_a[16]">EE1_q_a[16]</A> & ( <A HREF="#YC1L900">YC1L900</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[16]">EE1_q_a[16]</A> & ( <A HREF="#YC1L900">YC1L900</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[16]">EE1_q_a[16]</A> & ( !<A HREF="#YC1L900">YC1L900</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[16]">EE1_q_a[16]</A> & ( !<A HREF="#YC1L900">YC1L900</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --AC2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25
<P><A NAME="AC2L49">AC2L49</A> = (<A HREF="#YC1_d_writedata[6]">YC1_d_writedata[6]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>);


<P> --AC2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26
<P><A NAME="AC2L50">AC2L50</A> = (<A HREF="#YC1_d_writedata[7]">YC1_d_writedata[7]</A> & <A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A>);


<P> --TB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~1
<P><A NAME="TB1L21">TB1L21</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[1]">T1_avalon_readdata[1]</A>)) # (<A HREF="#TB1_data_reg[1]">TB1_data_reg[1]</A>);


<P> --W1_readdata[1] is nios_system:u0|nios_system_LEDR:ledr|readdata[1]
<P><A NAME="W1_readdata[1]">W1_readdata[1]</A> = (<A HREF="#W1_data_out[1]">W1_data_out[1]</A> & (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>));


<P> --TB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~2
<P><A NAME="TB1L22">TB1L22</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[2]">T1_avalon_readdata[2]</A>)) # (<A HREF="#TB1_data_reg[2]">TB1_data_reg[2]</A>);


<P> --W1_readdata[2] is nios_system:u0|nios_system_LEDR:ledr|readdata[2]
<P><A NAME="W1_readdata[2]">W1_readdata[2]</A> = (<A HREF="#W1_data_out[2]">W1_data_out[2]</A> & (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>));


<P> --TB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~3
<P><A NAME="TB1L23">TB1L23</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[3]">T1_avalon_readdata[3]</A>)) # (<A HREF="#TB1_data_reg[3]">TB1_data_reg[3]</A>);


<P> --W1_readdata[3] is nios_system:u0|nios_system_LEDR:ledr|readdata[3]
<P><A NAME="W1_readdata[3]">W1_readdata[3]</A> = (<A HREF="#W1_data_out[3]">W1_data_out[3]</A> & (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>));


<P> --TB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~4
<P><A NAME="TB1L24">TB1L24</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[4]">T1_avalon_readdata[4]</A>)) # (<A HREF="#TB1_data_reg[4]">TB1_data_reg[4]</A>);


<P> --W1_readdata[4] is nios_system:u0|nios_system_LEDR:ledr|readdata[4]
<P><A NAME="W1_readdata[4]">W1_readdata[4]</A> = (<A HREF="#W1_data_out[4]">W1_data_out[4]</A> & (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>));


<P> --TB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~5
<P><A NAME="TB1L25">TB1L25</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[5]">T1_avalon_readdata[5]</A>)) # (<A HREF="#TB1_data_reg[5]">TB1_data_reg[5]</A>);


<P> --W1_readdata[5] is nios_system:u0|nios_system_LEDR:ledr|readdata[5]
<P><A NAME="W1_readdata[5]">W1_readdata[5]</A> = (<A HREF="#W1_data_out[5]">W1_data_out[5]</A> & (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>));


<P> --TB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~6
<P><A NAME="TB1L26">TB1L26</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[6]">T1_avalon_readdata[6]</A>)) # (<A HREF="#TB1_data_reg[6]">TB1_data_reg[6]</A>);


<P> --W1_readdata[6] is nios_system:u0|nios_system_LEDR:ledr|readdata[6]
<P><A NAME="W1_readdata[6]">W1_readdata[6]</A> = (<A HREF="#W1_data_out[6]">W1_data_out[6]</A> & (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>));


<P> --TB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~7
<P><A NAME="TB1L27">TB1L27</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[7]">T1_avalon_readdata[7]</A>)) # (<A HREF="#TB1_data_reg[7]">TB1_data_reg[7]</A>);


<P> --W1_readdata[7] is nios_system:u0|nios_system_LEDR:ledr|readdata[7]
<P><A NAME="W1_readdata[7]">W1_readdata[7]</A> = (<A HREF="#W1_data_out[7]">W1_data_out[7]</A> & (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>));


<P> --TB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~8
<P><A NAME="TB1L28">TB1L28</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[8]">T1_avalon_readdata[8]</A>)) # (<A HREF="#TB1_data_reg[8]">TB1_data_reg[8]</A>);


<P> --W1_readdata[8] is nios_system:u0|nios_system_LEDR:ledr|readdata[8]
<P><A NAME="W1_readdata[8]">W1_readdata[8]</A> = (<A HREF="#W1_data_out[8]">W1_data_out[8]</A> & (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>));


<P> --GD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
<P> --register power-up is low

<P><A NAME="GD1_oci_ienable[31]">GD1_oci_ienable[31]</A> = DFFEAS(VCC, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#GD1L12">GD1L12</A>,  ,  ,  ,  );


<P> --GD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
<P><A NAME="GD1L9">GD1L9</A> = (<A HREF="#BD1_address[0]">BD1_address[0]</A> & (<A HREF="#GD1L2">GD1L2</A> & <A HREF="#GD1_oci_ienable[31]">GD1_oci_ienable[31]</A>));


<P> --FE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
<P> --register power-up is low

<P><A NAME="FE2_altera_reset_synchronizer_int_chain_out">FE2_altera_reset_synchronizer_int_chain_out</A> = DFFEAS(<A HREF="#FE2_altera_reset_synchronizer_int_chain[0]">FE2_altera_reset_synchronizer_int_chain[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1L9 is nios_system:u0|altera_reset_controller:rst_controller|always2~0
<P><A NAME="AB1L9">AB1L9</A> = (!<A HREF="#AB1_r_sync_rst_chain[2]">AB1_r_sync_rst_chain[2]</A>) # (<A HREF="#FE2_altera_reset_synchronizer_int_chain_out">FE2_altera_reset_synchronizer_int_chain_out</A>);


<P> --YC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
<P><A NAME="YC1L578">YC1L578</A> = ( !<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( (!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
<P><A NAME="YC1_D_op_wrctl">YC1_D_op_wrctl</A> = (<A HREF="#YC1L547">YC1L547</A> & <A HREF="#YC1L578">YC1L578</A>);


<P> --GD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
<P><A NAME="GD1L12">GD1L12</A> = ( <A HREF="#GD1L1">GD1L1</A> & ( <A HREF="#SD1L160">SD1L160</A> & ( (<A HREF="#BD1_address[0]">BD1_address[0]</A> & (!<A HREF="#BD1_address[3]">BD1_address[3]</A> & (!<A HREF="#BD1_address[2]">BD1_address[2]</A> & !<A HREF="#BD1_address[1]">BD1_address[1]</A>))) ) ) );


<P> --LB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
<P> --register power-up is low

<P><A NAME="LB1_b_full">LB1_b_full</A> = DFFEAS(<A HREF="#LB1L4">LB1L4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita3">PB1_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB1L1">LB1L1</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita0">PB1_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB1L1">LB1L1</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita2">PB1_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB1L1">LB1L1</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita1">PB1_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB1L1">LB1L1</A>,  ,  ,  ,  );


<P> --V1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
<P><A NAME="V1L57">V1L57</A> = (<A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> & (((<A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>) # (<A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>)) # (<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>)));


<P> --PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita5">PB1_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB1L1">LB1L1</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita4">PB1_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB1L1">LB1L1</A>,  ,  ,  ,  );


<P> --V1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
<P><A NAME="V1L58">V1L58</A> = (!<A HREF="#LB1_b_full">LB1_b_full</A> & (!<A HREF="#V1L57">V1L57</A> & (!<A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> & !<A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>)));


<P> --V1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
<P><A NAME="V1L77">V1L77</A> = ( <A HREF="#UB1L27">UB1L27</A> & ( (<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & (<A HREF="#W1L1">W1L1</A> & (!<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & <A HREF="#DC1L6">DC1L6</A>))) ) );


<P> --LB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
<P> --register power-up is low

<P><A NAME="LB2_b_non_empty">LB2_b_non_empty</A> = DFFEAS(<A HREF="#LB2L8">LB2L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
<P> --register power-up is low

<P><A NAME="CB1L52Q">CB1L52Q</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1L51">CB1L51</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --V1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
<P><A NAME="V1L80">V1L80</A> = (!<A HREF="#V1_pause_irq">V1_pause_irq</A> & (((<A HREF="#LB2_b_non_empty">LB2_b_non_empty</A> & <A HREF="#CB1L52Q">CB1L52Q</A>)))) # (<A HREF="#V1_pause_irq">V1_pause_irq</A> & ((!<A HREF="#V1_read_0">V1_read_0</A>) # ((<A HREF="#LB2_b_non_empty">LB2_b_non_empty</A> & <A HREF="#CB1L52Q">CB1L52Q</A>))));


<P> --PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita0">PB2_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB2L3">LB2L3</A>,  ,  ,  ,  );


<P> --V1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
<P><A NAME="V1L59">V1L59</A> = (<A HREF="#V1L18">V1L18</A> & (((<A HREF="#V1L26">V1L26</A>) # (<A HREF="#V1L22">V1L22</A>)) # (<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>)));


<P> --V1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
<P><A NAME="V1L60">V1L60</A> = ( !<A HREF="#V1L59">V1L59</A> & ( (!<A HREF="#V1L2">V1L2</A> & (!<A HREF="#V1L6">V1L6</A> & (!<A HREF="#V1L10">V1L10</A> & !<A HREF="#V1L14">V1L14</A>))) ) );


<P> --UD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
<P> --register power-up is low

<P><A NAME="UD1_jdo[19]">UD1_jdo[19]</A> = DFFEAS(<A HREF="#VD1_sr[19]">VD1_sr[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
<P> --register power-up is low

<P><A NAME="UD1_jdo[18]">UD1_jdo[18]</A> = DFFEAS(<A HREF="#VD1_sr[18]">VD1_sr[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --KD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
<P><A NAME="KD1L2">KD1L2</A> = ((<A HREF="#KD1_break_on_reset">KD1_break_on_reset</A> & !<A HREF="#UD1_jdo[18]">UD1_jdo[18]</A>)) # (<A HREF="#UD1_jdo[19]">UD1_jdo[19]</A>);


<P> --XD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
<P> --register power-up is low

<P><A NAME="XD1_din_s1">XD1_din_s1</A> = DFFEAS(<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
<P> --register power-up is low

<P><A NAME="BD1_writedata[3]">BD1_writedata[3]</A> = DFFEAS(<A HREF="#AC1L23">AC1L23</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --GD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
<P><A NAME="GD1L11">GD1L11</A> = (!<A HREF="#GD1L13">GD1L13</A> & (<A HREF="#GD1_oci_single_step_mode">GD1_oci_single_step_mode</A>)) # (<A HREF="#GD1L13">GD1L13</A> & ((<A HREF="#BD1_writedata[3]">BD1_writedata[3]</A>)));


<P> --KD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
<P> --register power-up is low

<P><A NAME="KD1_monitor_error">KD1_monitor_error</A> = DFFEAS(<A HREF="#KD1L6">KD1L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
<P><A NAME="BD1L51">BD1L51</A> = ( <A HREF="#GD1L2">GD1L2</A> & ( <A HREF="#KD1_monitor_error">KD1_monitor_error</A> & ( (!<A HREF="#BD1_address[8]">BD1_address[8]</A> & (<A HREF="#DE1_q_a[0]">DE1_q_a[0]</A>)) # (<A HREF="#BD1_address[8]">BD1_address[8]</A> & (((!<A HREF="#GD1_oci_ienable[0]">GD1_oci_ienable[0]</A>) # (!<A HREF="#BD1_address[0]">BD1_address[0]</A>)))) ) ) ) # ( !<A HREF="#GD1L2">GD1L2</A> & ( <A HREF="#KD1_monitor_error">KD1_monitor_error</A> & ( (!<A HREF="#BD1_address[8]">BD1_address[8]</A> & <A HREF="#DE1_q_a[0]">DE1_q_a[0]</A>) ) ) ) # ( <A HREF="#GD1L2">GD1L2</A> & ( !<A HREF="#KD1_monitor_error">KD1_monitor_error</A> & ( (!<A HREF="#BD1_address[8]">BD1_address[8]</A> & (<A HREF="#DE1_q_a[0]">DE1_q_a[0]</A>)) # (<A HREF="#BD1_address[8]">BD1_address[8]</A> & (((!<A HREF="#GD1_oci_ienable[0]">GD1_oci_ienable[0]</A> & <A HREF="#BD1_address[0]">BD1_address[0]</A>)))) ) ) ) # ( !<A HREF="#GD1L2">GD1L2</A> & ( !<A HREF="#KD1_monitor_error">KD1_monitor_error</A> & ( (!<A HREF="#BD1_address[8]">BD1_address[8]</A> & <A HREF="#DE1_q_a[0]">DE1_q_a[0]</A>) ) ) );


<P> --GD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
<P> --register power-up is low

<P><A NAME="GD1_oci_ienable[1]">GD1_oci_ienable[1]</A> = DFFEAS(<A HREF="#GD1L7">GD1L7</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#GD1L12">GD1L12</A>,  ,  ,  ,  );


<P> --BD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
<P><A NAME="BD1L52">BD1L52</A> = ( <A HREF="#DE1_q_a[1]">DE1_q_a[1]</A> & ( <A HREF="#GD1_oci_ienable[1]">GD1_oci_ienable[1]</A> & ( (!<A HREF="#BD1_address[8]">BD1_address[8]</A>) # ((<A HREF="#KD1_monitor_ready">KD1_monitor_ready</A> & (!<A HREF="#BD1_address[0]">BD1_address[0]</A> & <A HREF="#GD1L2">GD1L2</A>))) ) ) ) # ( !<A HREF="#DE1_q_a[1]">DE1_q_a[1]</A> & ( <A HREF="#GD1_oci_ienable[1]">GD1_oci_ienable[1]</A> & ( (<A HREF="#BD1_address[8]">BD1_address[8]</A> & (<A HREF="#KD1_monitor_ready">KD1_monitor_ready</A> & (!<A HREF="#BD1_address[0]">BD1_address[0]</A> & <A HREF="#GD1L2">GD1L2</A>))) ) ) ) # ( <A HREF="#DE1_q_a[1]">DE1_q_a[1]</A> & ( !<A HREF="#GD1_oci_ienable[1]">GD1_oci_ienable[1]</A> & ( (!<A HREF="#BD1_address[8]">BD1_address[8]</A>) # ((<A HREF="#GD1L2">GD1L2</A> & ((<A HREF="#BD1_address[0]">BD1_address[0]</A>) # (<A HREF="#KD1_monitor_ready">KD1_monitor_ready</A>)))) ) ) ) # ( !<A HREF="#DE1_q_a[1]">DE1_q_a[1]</A> & ( !<A HREF="#GD1_oci_ienable[1]">GD1_oci_ienable[1]</A> & ( (<A HREF="#BD1_address[8]">BD1_address[8]</A> & (<A HREF="#GD1L2">GD1L2</A> & ((<A HREF="#BD1_address[0]">BD1_address[0]</A>) # (<A HREF="#KD1_monitor_ready">KD1_monitor_ready</A>)))) ) ) );


<P> --KD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
<P> --register power-up is low

<P><A NAME="KD1_monitor_go">KD1_monitor_go</A> = DFFEAS(<A HREF="#KD1L8">KD1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
<P><A NAME="BD1L53">BD1L53</A> = (<A HREF="#GD1L2">GD1L2</A> & ((!<A HREF="#BD1_address[0]">BD1_address[0]</A> & ((<A HREF="#KD1_monitor_go">KD1_monitor_go</A>))) # (<A HREF="#BD1_address[0]">BD1_address[0]</A> & (<A HREF="#GD1_oci_ienable[31]">GD1_oci_ienable[31]</A>))));


<P> --BD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3
<P><A NAME="BD1L54">BD1L54</A> = (<A HREF="#GD1L2">GD1L2</A> & ((!<A HREF="#BD1_address[0]">BD1_address[0]</A> & (<A HREF="#GD1_oci_single_step_mode">GD1_oci_single_step_mode</A>)) # (<A HREF="#BD1_address[0]">BD1_address[0]</A> & ((<A HREF="#GD1_oci_ienable[31]">GD1_oci_ienable[31]</A>)))));


<P> --TB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~9
<P><A NAME="TB1L29">TB1L29</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[9]">T1_avalon_readdata[9]</A>)) # (<A HREF="#TB1_data_reg[9]">TB1_data_reg[9]</A>);


<P> --W1_readdata[9] is nios_system:u0|nios_system_LEDR:ledr|readdata[9]
<P><A NAME="W1_readdata[9]">W1_readdata[9]</A> = (<A HREF="#W1_data_out[9]">W1_data_out[9]</A> & (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & !<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>));


<P> --KC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
<P><A NAME="KC1L33">KC1L33</A> = (<A HREF="#UB3_read_latency_shift_reg[0]">UB3_read_latency_shift_reg[0]</A> & <A HREF="#UB3_av_readdata_pre[30]">UB3_av_readdata_pre[30]</A>);


<P> --YC1L901 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1
<P><A NAME="YC1L901">YC1L901</A> = ( <A HREF="#EE1_q_a[17]">EE1_q_a[17]</A> & ( <A HREF="#YC1L903">YC1L903</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[17]">EE1_q_a[17]</A> & ( <A HREF="#YC1L903">YC1L903</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[17]">EE1_q_a[17]</A> & ( !<A HREF="#YC1L903">YC1L903</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[17]">EE1_q_a[17]</A> & ( !<A HREF="#YC1L903">YC1L903</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --V1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
<P> --register power-up is low

<P><A NAME="V1_fifo_wr">V1_fifo_wr</A> = DFFEAS(<A HREF="#V1L75">V1L75</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
<P> --register power-up is low

<P><A NAME="LB1_b_non_empty">LB1_b_non_empty</A> = DFFEAS(<A HREF="#LB1L8">LB1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
<P><A NAME="V1L82">V1L82</A> = (!<A HREF="#CB1_rvalid0">CB1_rvalid0</A> & (<A HREF="#LB1_b_non_empty">LB1_b_non_empty</A> & ((!<A HREF="#V1_r_val">V1_r_val</A>) # (!<A HREF="#CB1_r_ena1">CB1_r_ena1</A>))));


<P> --NB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="NB2_counter_reg_bit[0]">NB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#NB2_counter_comb_bita0">NB2_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --NB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="NB2_counter_reg_bit[1]">NB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#NB2_counter_comb_bita1">NB2_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --NB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="NB2_counter_reg_bit[2]">NB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#NB2_counter_comb_bita2">NB2_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --NB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="NB2_counter_reg_bit[3]">NB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#NB2_counter_comb_bita3">NB2_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --NB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="NB2_counter_reg_bit[4]">NB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#NB2_counter_comb_bita4">NB2_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --NB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="NB2_counter_reg_bit[5]">NB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#NB2_counter_comb_bita5">NB2_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_fifo_wr">V1_fifo_wr</A>,  ,  ,  ,  );


<P> --NB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="NB1_counter_reg_bit[0]">NB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#NB1_counter_comb_bita0">NB1_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L82">V1L82</A>,  ,  ,  ,  );


<P> --NB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="NB1_counter_reg_bit[1]">NB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#NB1_counter_comb_bita1">NB1_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L82">V1L82</A>,  ,  ,  ,  );


<P> --NB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="NB1_counter_reg_bit[2]">NB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#NB1_counter_comb_bita2">NB1_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L82">V1L82</A>,  ,  ,  ,  );


<P> --NB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="NB1_counter_reg_bit[3]">NB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#NB1_counter_comb_bita3">NB1_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L82">V1L82</A>,  ,  ,  ,  );


<P> --NB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="NB1_counter_reg_bit[4]">NB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#NB1_counter_comb_bita4">NB1_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L82">V1L82</A>,  ,  ,  ,  );


<P> --NB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="NB1_counter_reg_bit[5]">NB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#NB1_counter_comb_bita5">NB1_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L82">V1L82</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita1">PB2_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB2L3">LB2L3</A>,  ,  ,  ,  );


<P> --V1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
<P><A NAME="V1L71">V1L71</A> = (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & (<A HREF="#YC1_d_read">YC1_d_read</A> & !<A HREF="#CC1_read_accepted">CC1_read_accepted</A>));


<P> --V1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
<P><A NAME="V1L72">V1L72</A> = ( <A HREF="#V1L71">V1L71</A> & ( (!<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & (<A HREF="#DC1L6">DC1L6</A> & (<A HREF="#UB1L27">UB1L27</A> & <A HREF="#LB2_b_non_empty">LB2_b_non_empty</A>))) ) );


<P> --CB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
<P> --register power-up is low

<P><A NAME="CB1L50Q">CB1L50Q</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1L49">CB1L49</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita4">PB2_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB2L3">LB2L3</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita3">PB2_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB2L3">LB2L3</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita2">PB2_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB2L3">LB2L3</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita5">PB2_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LB2L3">LB2L3</A>,  ,  ,  ,  );


<P> --LB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
<P><A NAME="LB2L5">LB2L5</A> = ( <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> & ( (<A HREF="#LB2_b_non_empty">LB2_b_non_empty</A> & (<A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> & (<A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> & <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>))) ) );


<P> --LB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
<P><A NAME="LB2L6">LB2L6</A> = ( <A HREF="#CB1L50Q">CB1L50Q</A> & ( <A HREF="#LB2L5">LB2L5</A> & ( (!<A HREF="#V1L72">V1L72</A> & (((<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> & <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>)) # (<A HREF="#LB2_b_full">LB2_b_full</A>))) ) ) ) # ( !<A HREF="#CB1L50Q">CB1L50Q</A> & ( <A HREF="#LB2L5">LB2L5</A> & ( (<A HREF="#LB2_b_full">LB2_b_full</A> & !<A HREF="#V1L72">V1L72</A>) ) ) ) # ( <A HREF="#CB1L50Q">CB1L50Q</A> & ( !<A HREF="#LB2L5">LB2L5</A> & ( (<A HREF="#LB2_b_full">LB2_b_full</A> & !<A HREF="#V1L72">V1L72</A>) ) ) ) # ( !<A HREF="#CB1L50Q">CB1L50Q</A> & ( !<A HREF="#LB2L5">LB2L5</A> & ( (<A HREF="#LB2_b_full">LB2_b_full</A> & !<A HREF="#V1L72">V1L72</A>) ) ) );


<P> --CB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[4]">CB1_td_shift[4]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L75">CB1L75</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --CB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
<P> --register power-up is low

<P><A NAME="CB1_rdata[1]">CB1_rdata[1]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#MB1_q_b[1]">MB1_q_b[1]</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#CB1L22">CB1L22</A>);


<P> --CB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
<P><A NAME="CB1L74">CB1L74</A> = AMPP_FUNCTION(!<A HREF="#CB1_count[9]">CB1_count[9]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#CB1L71">CB1L71</A>, !<A HREF="#CB1_td_shift[4]">CB1_td_shift[4]</A>, !<A HREF="#CB1_rdata[1]">CB1_rdata[1]</A>);


<P> --CB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
<P> --register power-up is low

<P><A NAME="CB1_read">CB1_read</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L36">CB1L36</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L97">CB1L97</A>);


<P> --AC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0
<P><A NAME="AC1L21">AC1L21</A> = (<A HREF="#YC1_d_writedata[0]">YC1_d_writedata[0]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --AC1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]
<P><A NAME="AC1_src_data[38]">AC1_src_data[38]</A> = (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & (((<A HREF="#YC1_F_pc[0]">YC1_F_pc[0]</A> & <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>)))) # (<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & (((<A HREF="#YC1_F_pc[0]">YC1_F_pc[0]</A> & <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>)) # (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)));


<P> --AC1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]
<P><A NAME="AC1_src_data[41]">AC1_src_data[41]</A> = (!<A HREF="#YC1_W_alu_result[5]">YC1_W_alu_result[5]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[3]">YC1_F_pc[3]</A>)))) # (<A HREF="#YC1_W_alu_result[5]">YC1_W_alu_result[5]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[3]">YC1_F_pc[3]</A>)) # (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)));


<P> --AC1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]
<P><A NAME="AC1_src_data[40]">AC1_src_data[40]</A> = (!<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[2]">YC1_F_pc[2]</A>)))) # (<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[2]">YC1_F_pc[2]</A>)) # (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)));


<P> --AC1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]
<P><A NAME="AC1_src_data[39]">AC1_src_data[39]</A> = (!<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A> & (((<A HREF="#YC1_F_pc[1]">YC1_F_pc[1]</A> & <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>)))) # (<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A> & (((<A HREF="#YC1_F_pc[1]">YC1_F_pc[1]</A> & <A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>)) # (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)));


<P> --AC1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45]
<P><A NAME="AC1_src_data[45]">AC1_src_data[45]</A> = (!<A HREF="#YC1_W_alu_result[9]">YC1_W_alu_result[9]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[7]">YC1_F_pc[7]</A>)))) # (<A HREF="#YC1_W_alu_result[9]">YC1_W_alu_result[9]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[7]">YC1_F_pc[7]</A>)) # (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)));


<P> --AC1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44]
<P><A NAME="AC1_src_data[44]">AC1_src_data[44]</A> = (!<A HREF="#YC1_W_alu_result[8]">YC1_W_alu_result[8]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[6]">YC1_F_pc[6]</A>)))) # (<A HREF="#YC1_W_alu_result[8]">YC1_W_alu_result[8]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[6]">YC1_F_pc[6]</A>)) # (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)));


<P> --AC1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43]
<P><A NAME="AC1_src_data[43]">AC1_src_data[43]</A> = (!<A HREF="#YC1_W_alu_result[7]">YC1_W_alu_result[7]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[5]">YC1_F_pc[5]</A>)))) # (<A HREF="#YC1_W_alu_result[7]">YC1_W_alu_result[7]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[5]">YC1_F_pc[5]</A>)) # (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)));


<P> --AC1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42]
<P><A NAME="AC1_src_data[42]">AC1_src_data[42]</A> = (!<A HREF="#YC1_W_alu_result[6]">YC1_W_alu_result[6]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[4]">YC1_F_pc[4]</A>)))) # (<A HREF="#YC1_W_alu_result[6]">YC1_W_alu_result[6]</A> & (((<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A> & <A HREF="#YC1_F_pc[4]">YC1_F_pc[4]</A>)) # (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)));


<P> --AC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1
<P><A NAME="AC1L22">AC1L22</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_hbreak_enabled">YC1_hbreak_enabled</A>);


<P> --VD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
<P><A NAME="VD1L60">VD1L60</A> = ( <A HREF="#SD1_MonDReg[3]">SD1_MonDReg[3]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[3]">HD1_break_readreg[3]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[5]">VD1_sr[5]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[3]">SD1_MonDReg[3]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[3]">HD1_break_readreg[3]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[5]">VD1_sr[5]</A>)))) ) );


<P> --UD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
<P> --register power-up is low

<P><A NAME="UD1_jdo[2]">UD1_jdo[2]</A> = DFFEAS(<A HREF="#VD1_sr[2]">VD1_sr[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
<P> --register power-up is low

<P><A NAME="UD1_jdo[5]">UD1_jdo[5]</A> = DFFEAS(<A HREF="#VD1_sr[5]">VD1_sr[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --BD1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
<P> --register power-up is low

<P><A NAME="BD1_writedata[1]">BD1_writedata[1]</A> = DFFEAS(<A HREF="#AC1L24">AC1L24</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
<P><A NAME="SD1L129">SD1L129</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[1]">BD1_writedata[1]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[1]">SD1_MonDReg[1]</A>));


<P> --UD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
<P> --register power-up is low

<P><A NAME="UD1_sync2_udr">UD1_sync2_udr</A> = DFFEAS(<A HREF="#XD4_dreg[0]">XD4_dreg[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --XD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
<P> --register power-up is low

<P><A NAME="XD4_dreg[0]">XD4_dreg[0]</A> = DFFEAS(<A HREF="#XD4_din_s1">XD4_din_s1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --UD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
<P><A NAME="UD1L53">UD1L53</A> = (!<A HREF="#UD1_sync2_udr">UD1_sync2_udr</A> & <A HREF="#XD4_dreg[0]">XD4_dreg[0]</A>);


<P> --VD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
<P><A NAME="VD1L61">VD1L61</A> = (<A HREF="#A1L29">A1L29</A> & (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & <A HREF="#VD1_sr[37]">VD1_sr[37]</A>)));


<P> --VD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15
<P><A NAME="VD1L53">VD1L53</A> = ( <A HREF="#A1L16">A1L16</A> & ( <A HREF="#A1L17">A1L17</A> & ( (<A HREF="#A1L29">A1L29</A> & (!<A HREF="#A1L40">A1L40</A> & <A HREF="#A1L15">A1L15</A>)) ) ) ) # ( !<A HREF="#A1L16">A1L16</A> & ( <A HREF="#A1L17">A1L17</A> & ( (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & ((<A HREF="#A1L20">A1L20</A>) # (<A HREF="#A1L29">A1L29</A>)))) ) ) ) # ( <A HREF="#A1L16">A1L16</A> & ( !<A HREF="#A1L17">A1L17</A> & ( (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & ((<A HREF="#A1L20">A1L20</A>) # (<A HREF="#A1L29">A1L29</A>)))) ) ) ) # ( !<A HREF="#A1L16">A1L16</A> & ( !<A HREF="#A1L17">A1L17</A> & ( (<A HREF="#A1L29">A1L29</A> & (!<A HREF="#A1L40">A1L40</A> & <A HREF="#A1L15">A1L15</A>)) ) ) );


<P> --VD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
<P><A NAME="VD1L62">VD1L62</A> = (<A HREF="#A1L29">A1L29</A> & (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & <A HREF="#A1L38">A1L38</A>)));


<P> --UD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
<P> --register power-up is low

<P><A NAME="UD1_sync2_uir">UD1_sync2_uir</A> = DFFEAS(<A HREF="#XD5_dreg[0]">XD5_dreg[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --XD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
<P> --register power-up is low

<P><A NAME="XD5_dreg[0]">XD5_dreg[0]</A> = DFFEAS(<A HREF="#XD5_din_s1">XD5_din_s1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --UD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
<P><A NAME="UD1L45">UD1L45</A> = (!<A HREF="#UD1_sync2_uir">UD1_sync2_uir</A> & <A HREF="#XD5_dreg[0]">XD5_dreg[0]</A>);


<P> --TD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
<P><A NAME="TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> = (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & <A HREF="#A1L20">A1L20</A>));


<P> --VD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
<P> --register power-up is low

<P><A NAME="VD1_DRsize.100">VD1_DRsize.100</A> = DFFEAS(<A HREF="#VD1L4">VD1L4</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#TD1_virtual_state_uir">TD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --VD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
<P><A NAME="VD1L63">VD1L63</A> = ( <A HREF="#VD1L98">VD1L98</A> & ( (!<A HREF="#TD1L2">TD1L2</A>) # ((!<A HREF="#VD1_DRsize.100">VD1_DRsize.100</A> & ((<A HREF="#VD1_sr[36]">VD1_sr[36]</A>))) # (<A HREF="#VD1_DRsize.100">VD1_DRsize.100</A> & (<A HREF="#A1L38">A1L38</A>))) ) ) # ( !<A HREF="#VD1L98">VD1L98</A> & ( (<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#VD1_DRsize.100">VD1_DRsize.100</A> & ((<A HREF="#VD1_sr[36]">VD1_sr[36]</A>))) # (<A HREF="#VD1_DRsize.100">VD1_DRsize.100</A> & (<A HREF="#A1L38">A1L38</A>)))) ) );


<P> --UD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
<P><A NAME="UD1L50">UD1L50</A> = (!<A HREF="#UD1_ir[1]">UD1_ir[1]</A> & (!<A HREF="#UD1_ir[0]">UD1_ir[0]</A> & (<A HREF="#UD1_enable_action_strobe">UD1_enable_action_strobe</A> & !<A HREF="#UD1_jdo[35]">UD1_jdo[35]</A>)));


<P> --SD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
<P><A NAME="SD1L110">SD1L110</A> = (<A HREF="#UD1L50">UD1L50</A> & ((!<A HREF="#UD1_jdo[34]">UD1_jdo[34]</A> & ((<A HREF="#SD1L2">SD1L2</A>))) # (<A HREF="#UD1_jdo[34]">UD1_jdo[34]</A> & (!<A HREF="#UD1_jdo[17]">UD1_jdo[17]</A>))));


<P> --SD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
<P><A NAME="SD1L112">SD1L112</A> = (<A HREF="#UD1L49">UD1L49</A> & ((!<A HREF="#UD1_jdo[35]">UD1_jdo[35]</A> & ((<A HREF="#SD1_jtag_ram_wr">SD1_jtag_ram_wr</A>))) # (<A HREF="#UD1_jdo[35]">UD1_jdo[35]</A> & (<A HREF="#SD1L2">SD1L2</A>))));


<P> --UD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
<P> --register power-up is low

<P><A NAME="UD1_jdo[29]">UD1_jdo[29]</A> = DFFEAS(<A HREF="#VD1_sr[29]">VD1_sr[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
<P> --register power-up is low

<P><A NAME="UD1_jdo[30]">UD1_jdo[30]</A> = DFFEAS(<A HREF="#VD1_sr[30]">VD1_sr[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
<P> --register power-up is low

<P><A NAME="UD1_jdo[31]">UD1_jdo[31]</A> = DFFEAS(<A HREF="#VD1_sr[31]">VD1_sr[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
<P> --register power-up is low

<P><A NAME="UD1_jdo[32]">UD1_jdo[32]</A> = DFFEAS(<A HREF="#VD1_sr[32]">VD1_sr[32]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
<P> --register power-up is low

<P><A NAME="UD1_jdo[33]">UD1_jdo[33]</A> = DFFEAS(<A HREF="#VD1_sr[33]">VD1_sr[33]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --AC1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32]
<P><A NAME="AC1_src_data[32]">AC1_src_data[32]</A> = ((<A HREF="#YC1_d_byteenable[0]">YC1_d_byteenable[0]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)) # (<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>);


<P> --D1_ram_wren is RAM_controller:u1|ram_wren
<P><A NAME="D1_ram_wren">D1_ram_wren</A> = (<A HREF="#T1_bus_enable">T1_bus_enable</A> & !<A HREF="#T1_rw">T1_rw</A>);


<P> --V1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
<P><A NAME="V1_wr_rfifo">V1_wr_rfifo</A> = (!<A HREF="#LB2_b_full">LB2_b_full</A> & <A HREF="#CB1L50Q">CB1L50Q</A>);


<P> --CB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
<P> --register power-up is low

<P><A NAME="CB1_wdata[0]">CB1_wdata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#A1L11">A1L11</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L97">CB1L97</A>);


<P> --NB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="NB4_counter_reg_bit[0]">NB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#NB4_counter_comb_bita0">NB4_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --NB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="NB4_counter_reg_bit[1]">NB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#NB4_counter_comb_bita1">NB4_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --NB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="NB4_counter_reg_bit[2]">NB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#NB4_counter_comb_bita2">NB4_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --NB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="NB4_counter_reg_bit[3]">NB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#NB4_counter_comb_bita3">NB4_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --NB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="NB4_counter_reg_bit[4]">NB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#NB4_counter_comb_bita4">NB4_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --NB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="NB4_counter_reg_bit[5]">NB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#NB4_counter_comb_bita5">NB4_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>,  ,  ,  ,  );


<P> --NB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="NB3_counter_reg_bit[0]">NB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#NB3_counter_comb_bita0">NB3_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L72">V1L72</A>,  ,  ,  ,  );


<P> --NB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="NB3_counter_reg_bit[1]">NB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#NB3_counter_comb_bita1">NB3_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L72">V1L72</A>,  ,  ,  ,  );


<P> --NB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="NB3_counter_reg_bit[2]">NB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#NB3_counter_comb_bita2">NB3_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L72">V1L72</A>,  ,  ,  ,  );


<P> --NB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="NB3_counter_reg_bit[3]">NB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#NB3_counter_comb_bita3">NB3_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L72">V1L72</A>,  ,  ,  ,  );


<P> --NB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="NB3_counter_reg_bit[4]">NB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#NB3_counter_comb_bita4">NB3_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L72">V1L72</A>,  ,  ,  ,  );


<P> --NB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="NB3_counter_reg_bit[5]">NB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#NB3_counter_comb_bita5">NB3_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#V1L72">V1L72</A>,  ,  ,  ,  );


<P> --V1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
<P><A NAME="V1L73">V1L73</A> = (!<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & (<A HREF="#DC1L6">DC1L6</A> & (<A HREF="#UB1L27">UB1L27</A> & <A HREF="#V1L71">V1L71</A>)));


<P> --YC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
<P> --register power-up is low

<P><A NAME="YC1_E_invert_arith_src_msb">YC1_E_invert_arith_src_msb</A> = DFFEAS(<A HREF="#YC1L353">YC1L353</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~16
<P><A NAME="YC1L810">YC1L810</A> = ( <A HREF="#YC1_W_alu_result[26]">YC1_W_alu_result[26]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte3_data[2]">YC1_av_ld_byte3_data[2]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[26]">YC1_W_alu_result[26]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte3_data[2]">YC1_av_ld_byte3_data[2]</A>) ) );


<P> --YC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~17
<P><A NAME="YC1L809">YC1L809</A> = ( <A HREF="#YC1_W_alu_result[25]">YC1_W_alu_result[25]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte3_data[1]">YC1_av_ld_byte3_data[1]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[25]">YC1_W_alu_result[25]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte3_data[1]">YC1_av_ld_byte3_data[1]</A>) ) );


<P> --YC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~18
<P><A NAME="YC1L808">YC1L808</A> = ( <A HREF="#YC1_W_alu_result[24]">YC1_W_alu_result[24]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte3_data[0]">YC1_av_ld_byte3_data[0]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[24]">YC1_W_alu_result[24]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte3_data[0]">YC1_av_ld_byte3_data[0]</A>) ) );


<P> --YC1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~19
<P><A NAME="YC1L807">YC1L807</A> = ( <A HREF="#YC1_W_alu_result[23]">YC1_W_alu_result[23]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte2_data[7]">YC1_av_ld_byte2_data[7]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[23]">YC1_W_alu_result[23]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte2_data[7]">YC1_av_ld_byte2_data[7]</A>) ) );


<P> --YC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~20
<P><A NAME="YC1L815">YC1L815</A> = ( <A HREF="#YC1_W_alu_result[31]">YC1_W_alu_result[31]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte3_data[7]">YC1_av_ld_byte3_data[7]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[31]">YC1_W_alu_result[31]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte3_data[7]">YC1_av_ld_byte3_data[7]</A>) ) );


<P> --YC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~21
<P><A NAME="YC1L814">YC1L814</A> = ( <A HREF="#YC1_W_alu_result[30]">YC1_W_alu_result[30]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte3_data[6]">YC1_av_ld_byte3_data[6]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[30]">YC1_W_alu_result[30]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte3_data[6]">YC1_av_ld_byte3_data[6]</A>) ) );


<P> --YC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~22
<P><A NAME="YC1L813">YC1L813</A> = ( <A HREF="#YC1_W_alu_result[29]">YC1_W_alu_result[29]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte3_data[5]">YC1_av_ld_byte3_data[5]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[29]">YC1_W_alu_result[29]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte3_data[5]">YC1_av_ld_byte3_data[5]</A>) ) );


<P> --YC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~23
<P><A NAME="YC1L812">YC1L812</A> = ( <A HREF="#YC1_W_alu_result[28]">YC1_W_alu_result[28]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte3_data[4]">YC1_av_ld_byte3_data[4]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[28]">YC1_W_alu_result[28]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte3_data[4]">YC1_av_ld_byte3_data[4]</A>) ) );


<P> --YC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~24
<P><A NAME="YC1L804">YC1L804</A> = ( <A HREF="#YC1_W_alu_result[20]">YC1_W_alu_result[20]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte2_data[4]">YC1_av_ld_byte2_data[4]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[20]">YC1_W_alu_result[20]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte2_data[4]">YC1_av_ld_byte2_data[4]</A>) ) );


<P> --YC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~25
<P><A NAME="YC1L803">YC1L803</A> = ( <A HREF="#YC1_W_alu_result[19]">YC1_W_alu_result[19]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte2_data[3]">YC1_av_ld_byte2_data[3]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[19]">YC1_W_alu_result[19]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte2_data[3]">YC1_av_ld_byte2_data[3]</A>) ) );


<P> --YC1L802 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~26
<P><A NAME="YC1L802">YC1L802</A> = ( <A HREF="#YC1_W_alu_result[18]">YC1_W_alu_result[18]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte2_data[2]">YC1_av_ld_byte2_data[2]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[18]">YC1_W_alu_result[18]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte2_data[2]">YC1_av_ld_byte2_data[2]</A>) ) );


<P> --YC1L801 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~27
<P><A NAME="YC1L801">YC1L801</A> = ( <A HREF="#YC1_W_alu_result[17]">YC1_W_alu_result[17]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte2_data[1]">YC1_av_ld_byte2_data[1]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[17]">YC1_W_alu_result[17]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte2_data[1]">YC1_av_ld_byte2_data[1]</A>) ) );


<P> --YC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~28
<P><A NAME="YC1L811">YC1L811</A> = ( <A HREF="#YC1_W_alu_result[27]">YC1_W_alu_result[27]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte3_data[3]">YC1_av_ld_byte3_data[3]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[27]">YC1_W_alu_result[27]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte3_data[3]">YC1_av_ld_byte3_data[3]</A>) ) );


<P> --YC1L806 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~29
<P><A NAME="YC1L806">YC1L806</A> = ( <A HREF="#YC1_W_alu_result[22]">YC1_W_alu_result[22]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte2_data[6]">YC1_av_ld_byte2_data[6]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[22]">YC1_W_alu_result[22]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte2_data[6]">YC1_av_ld_byte2_data[6]</A>) ) );


<P> --YC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~30
<P><A NAME="YC1L805">YC1L805</A> = ( <A HREF="#YC1_W_alu_result[21]">YC1_W_alu_result[21]</A> & ( (!<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (!<A HREF="#YC1_R_ctrl_rd_ctl_reg">YC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YC1_R_ctrl_br_cmp">YC1_R_ctrl_br_cmp</A>))) # (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & (((<A HREF="#YC1_av_ld_byte2_data[5]">YC1_av_ld_byte2_data[5]</A>)))) ) ) # ( !<A HREF="#YC1_W_alu_result[21]">YC1_W_alu_result[21]</A> & ( (<A HREF="#YC1_R_ctrl_ld">YC1_R_ctrl_ld</A> & <A HREF="#YC1_av_ld_byte2_data[5]">YC1_av_ld_byte2_data[5]</A>) ) );


<P> --YC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
<P><A NAME="YC1L246">YC1L246</A> = (<A HREF="#YC1L547">YC1L547</A> & ((<A HREF="#YC1L251">YC1L251</A>) # (<A HREF="#YC1L562">YC1L562</A>)));


<P> --YC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
<P><A NAME="YC1_R_ctrl_rot_right_nxt">YC1_R_ctrl_rot_right_nxt</A> = (<A HREF="#YC1L563">YC1L563</A> & <A HREF="#YC1L547">YC1L547</A>);


<P> --YC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19
<P><A NAME="YC1L463">YC1L463</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[30]">YC1_E_shift_rot_result[30]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1L398">YC1L398</A>));


<P> --YC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
<P><A NAME="YC1L532">YC1L532</A> = ((!<A HREF="#YC1L237">YC1L237</A> & !<A HREF="#YC1L239">YC1L239</A>)) # (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>);


<P> --YC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
<P><A NAME="YC1L533">YC1L533</A> = ( <A HREF="#ED2_q_b[24]">ED2_q_b[24]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[0]">ED2_q_b[0]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L240">YC1L240</A>) # (<A HREF="#ED2_q_b[8]">ED2_q_b[8]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[24]">ED2_q_b[24]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[0]">ED2_q_b[0]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((<A HREF="#ED2_q_b[8]">ED2_q_b[8]</A> & <A HREF="#YC1L240">YC1L240</A>)))) ) );


<P> --YC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
<P><A NAME="YC1L534">YC1L534</A> = ( <A HREF="#ED2_q_b[25]">ED2_q_b[25]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[1]">ED2_q_b[1]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L240">YC1L240</A>) # (<A HREF="#ED2_q_b[9]">ED2_q_b[9]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[25]">ED2_q_b[25]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[1]">ED2_q_b[1]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((<A HREF="#ED2_q_b[9]">ED2_q_b[9]</A> & <A HREF="#YC1L240">YC1L240</A>)))) ) );


<P> --YC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
<P><A NAME="YC1L535">YC1L535</A> = ( <A HREF="#ED2_q_b[26]">ED2_q_b[26]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[2]">ED2_q_b[2]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L240">YC1L240</A>) # (<A HREF="#ED2_q_b[10]">ED2_q_b[10]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[26]">ED2_q_b[26]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[2]">ED2_q_b[2]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((<A HREF="#YC1L240">YC1L240</A> & <A HREF="#ED2_q_b[10]">ED2_q_b[10]</A>)))) ) );


<P> --FE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
<P> --register power-up is low

<P><A NAME="FE1_altera_reset_synchronizer_int_chain_out">FE1_altera_reset_synchronizer_int_chain_out</A> = DFFEAS(<A HREF="#FE1_altera_reset_synchronizer_int_chain[0]">FE1_altera_reset_synchronizer_int_chain[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1L10">AB1L10</A>,  ,  ,  ,  ,  ,  );


<P> --VD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
<P><A NAME="VD1L4">VD1L4</A> = (!<A HREF="#A1L16">A1L16</A> & !<A HREF="#A1L17">A1L17</A>);


<P> --VD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
<P><A NAME="VD1L64">VD1L64</A> = (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#VD1L4">VD1L4</A> & ((<A HREF="#KD1_monitor_error">KD1_monitor_error</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[35]">VD1_sr[35]</A>))));


<P> --VD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~19
<P><A NAME="VD1L33">VD1L33</A> = ( <A HREF="#A1L16">A1L16</A> & ( <A HREF="#A1L17">A1L17</A> & ( (<A HREF="#A1L29">A1L29</A> & (!<A HREF="#A1L40">A1L40</A> & <A HREF="#A1L15">A1L15</A>)) ) ) ) # ( !<A HREF="#A1L16">A1L16</A> & ( <A HREF="#A1L17">A1L17</A> & ( (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & ((<A HREF="#A1L20">A1L20</A>) # (<A HREF="#A1L29">A1L29</A>)))) ) ) ) # ( <A HREF="#A1L16">A1L16</A> & ( !<A HREF="#A1L17">A1L17</A> & ( (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & ((<A HREF="#A1L20">A1L20</A>) # (<A HREF="#A1L29">A1L29</A>)))) ) ) ) # ( !<A HREF="#A1L16">A1L16</A> & ( !<A HREF="#A1L17">A1L17</A> & ( (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & ((<A HREF="#A1L20">A1L20</A>) # (<A HREF="#A1L29">A1L29</A>)))) ) ) );


<P> --VD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
<P><A NAME="VD1L65">VD1L65</A> = ( <A HREF="#SD1_MonDReg[16]">SD1_MonDReg[16]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[16]">HD1_break_readreg[16]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[18]">VD1_sr[18]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[16]">SD1_MonDReg[16]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[16]">HD1_break_readreg[16]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[18]">VD1_sr[18]</A>)))) ) );


<P> --VD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~21
<P><A NAME="VD1L34">VD1L34</A> = ( !<A HREF="#A1L17">A1L17</A> & ( (<A HREF="#A1L16">A1L16</A> & ((!<A HREF="#A1L29">A1L29</A>) # ((!<A HREF="#A1L15">A1L15</A>) # (<A HREF="#A1L40">A1L40</A>)))) ) );


<P> --YC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[27]">YC1_d_writedata[27]</A> = DFFEAS(<A HREF="#YC1L536">YC1L536</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27
<P><A NAME="AC2L51">AC2L51</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[27]">YC1_d_writedata[27]</A>);


<P> --YC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[28]">YC1_d_writedata[28]</A> = DFFEAS(<A HREF="#YC1L537">YC1L537</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28
<P><A NAME="AC2L52">AC2L52</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[28]">YC1_d_writedata[28]</A>);


<P> --YC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[29]">YC1_d_writedata[29]</A> = DFFEAS(<A HREF="#YC1L538">YC1L538</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29
<P><A NAME="AC2L53">AC2L53</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[29]">YC1_d_writedata[29]</A>);


<P> --YC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[30]">YC1_d_writedata[30]</A> = DFFEAS(<A HREF="#YC1L539">YC1L539</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30
<P><A NAME="AC2L54">AC2L54</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[30]">YC1_d_writedata[30]</A>);


<P> --YC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
<P> --register power-up is low

<P><A NAME="YC1_d_writedata[31]">YC1_d_writedata[31]</A> = DFFEAS(<A HREF="#YC1L540">YC1L540</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31
<P><A NAME="AC2L55">AC2L55</A> = (<A HREF="#AC2_saved_grant[0]">AC2_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[31]">YC1_d_writedata[31]</A>);


<P> --TB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~10
<P><A NAME="TB1L30">TB1L30</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[10]">T1_avalon_readdata[10]</A>)) # (<A HREF="#TB1_data_reg[10]">TB1_data_reg[10]</A>);


<P> --V1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
<P> --register power-up is low

<P><A NAME="V1_ac">V1_ac</A> = DFFEAS(<A HREF="#V1L62">V1L62</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~2
<P><A NAME="YC1L904">YC1L904</A> = ( <A HREF="#EE1_q_a[18]">EE1_q_a[18]</A> & ( <A HREF="#YC1L906">YC1L906</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[18]">EE1_q_a[18]</A> & ( <A HREF="#YC1L906">YC1L906</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[18]">EE1_q_a[18]</A> & ( !<A HREF="#YC1L906">YC1L906</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[18]">EE1_q_a[18]</A> & ( !<A HREF="#YC1L906">YC1L906</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --TB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~11
<P><A NAME="TB1L31">TB1L31</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[12]">T1_avalon_readdata[12]</A>)) # (<A HREF="#TB1_data_reg[12]">TB1_data_reg[12]</A>);


<P> --YC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~3
<P><A NAME="YC1L910">YC1L910</A> = ( <A HREF="#EE1_q_a[20]">EE1_q_a[20]</A> & ( <A HREF="#YC1L912">YC1L912</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[20]">EE1_q_a[20]</A> & ( <A HREF="#YC1L912">YC1L912</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[20]">EE1_q_a[20]</A> & ( !<A HREF="#YC1L912">YC1L912</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[20]">EE1_q_a[20]</A> & ( !<A HREF="#YC1L912">YC1L912</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --TB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~12
<P><A NAME="TB1L32">TB1L32</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[11]">T1_avalon_readdata[11]</A>)) # (<A HREF="#TB1_data_reg[11]">TB1_data_reg[11]</A>);


<P> --YC1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~4
<P><A NAME="YC1L907">YC1L907</A> = ( <A HREF="#EE1_q_a[19]">EE1_q_a[19]</A> & ( <A HREF="#YC1L909">YC1L909</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[19]">EE1_q_a[19]</A> & ( <A HREF="#YC1L909">YC1L909</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[19]">EE1_q_a[19]</A> & ( !<A HREF="#YC1L909">YC1L909</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[19]">EE1_q_a[19]</A> & ( !<A HREF="#YC1L909">YC1L909</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --TB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~13
<P><A NAME="TB1L33">TB1L33</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[13]">T1_avalon_readdata[13]</A>)) # (<A HREF="#TB1_data_reg[13]">TB1_data_reg[13]</A>);


<P> --YC1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~5
<P><A NAME="YC1L913">YC1L913</A> = ( <A HREF="#EE1_q_a[21]">EE1_q_a[21]</A> & ( <A HREF="#YC1L915">YC1L915</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[21]">EE1_q_a[21]</A> & ( <A HREF="#YC1L915">YC1L915</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[21]">EE1_q_a[21]</A> & ( !<A HREF="#YC1L915">YC1L915</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[21]">EE1_q_a[21]</A> & ( !<A HREF="#YC1L915">YC1L915</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --TB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~14
<P><A NAME="TB1L34">TB1L34</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[14]">T1_avalon_readdata[14]</A>)) # (<A HREF="#TB1_data_reg[14]">TB1_data_reg[14]</A>);


<P> --V1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
<P> --register power-up is low

<P><A NAME="V1_woverflow">V1_woverflow</A> = DFFEAS(<A HREF="#V1L88">V1L88</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~6
<P><A NAME="YC1L916">YC1L916</A> = ( <A HREF="#EE1_q_a[22]">EE1_q_a[22]</A> & ( <A HREF="#YC1L918">YC1L918</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((<A HREF="#YB3L1">YB3L1</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>))) ) ) ) # ( !<A HREF="#EE1_q_a[22]">EE1_q_a[22]</A> & ( <A HREF="#YC1L918">YC1L918</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1L644">YC1L644</A> & <A HREF="#YC1L825">YC1L825</A>)) ) ) ) # ( <A HREF="#EE1_q_a[22]">EE1_q_a[22]</A> & ( !<A HREF="#YC1L918">YC1L918</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) ) # ( !<A HREF="#EE1_q_a[22]">EE1_q_a[22]</A> & ( !<A HREF="#YC1L918">YC1L918</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A>) # ((<A HREF="#YC1L825">YC1L825</A>) # (<A HREF="#YC1L644">YC1L644</A>)) ) ) );


<P> --TB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~15
<P><A NAME="TB1L35">TB1L35</A> = ((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[15]">T1_avalon_readdata[15]</A>)) # (<A HREF="#TB1_data_reg[15]">TB1_data_reg[15]</A>);


<P> --V1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
<P> --register power-up is low

<P><A NAME="V1_rvalid">V1_rvalid</A> = DFFEAS(<A HREF="#V1L85">V1L85</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20
<P><A NAME="YC1L451">YC1L451</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[18]">YC1_E_shift_rot_result[18]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[20]">YC1_E_shift_rot_result[20]</A>)));


<P> --KC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
<P><A NAME="KC1L34">KC1L34</A> = (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[24]">UB4_av_readdata_pre[24]</A>)));


<P> --KC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
<P><A NAME="KC1L35">KC1L35</A> = ( <A HREF="#KC1L34">KC1L34</A> & ( (!<A HREF="#YB3L1">YB3L1</A> & (((<A HREF="#T1_avalon_readdata[8]">T1_avalon_readdata[8]</A> & <A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YB3L1">YB3L1</A> & (((<A HREF="#T1_avalon_readdata[8]">T1_avalon_readdata[8]</A> & <A HREF="#KC1L32">KC1L32</A>)) # (<A HREF="#EE1_q_a[24]">EE1_q_a[24]</A>))) ) ) # ( !<A HREF="#KC1L34">KC1L34</A> );


<P> --CB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
<P> --register power-up is low

<P><A NAME="CB1_wdata[1]">CB1_wdata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_td_shift[5]">CB1_td_shift[5]</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L85">CB1L85</A>);


<P> --CB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
<P> --register power-up is low

<P><A NAME="CB1_wdata[2]">CB1_wdata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_td_shift[6]">CB1_td_shift[6]</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L85">CB1L85</A>);


<P> --CB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
<P> --register power-up is low

<P><A NAME="CB1_wdata[3]">CB1_wdata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_td_shift[7]">CB1_td_shift[7]</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L85">CB1L85</A>);


<P> --CB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
<P> --register power-up is low

<P><A NAME="CB1_wdata[4]">CB1_wdata[4]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_td_shift[8]">CB1_td_shift[8]</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L85">CB1L85</A>);


<P> --CB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
<P> --register power-up is low

<P><A NAME="CB1_wdata[5]">CB1_wdata[5]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_td_shift[9]">CB1_td_shift[9]</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L85">CB1L85</A>);


<P> --CB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
<P> --register power-up is low

<P><A NAME="CB1_wdata[6]">CB1_wdata[6]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_td_shift[10]">CB1_td_shift[10]</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L85">CB1L85</A>);


<P> --CB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
<P> --register power-up is low

<P><A NAME="CB1_wdata[7]">CB1_wdata[7]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#A1L11">A1L11</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L85">CB1L85</A>);


<P> --SD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[4]">SD1_MonDReg[4]</A> = DFFEAS(<A HREF="#SD1L91">SD1L91</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>,  ,  ,  ,  );


<P> --BD1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
<P> --register power-up is low

<P><A NAME="BD1_writedata[4]">BD1_writedata[4]</A> = DFFEAS(<A HREF="#AC1L25">AC1L25</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2
<P><A NAME="SD1L132">SD1L132</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[4]">BD1_writedata[4]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[4]">SD1_MonDReg[4]</A>));


<P> --FE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
<P> --register power-up is low

<P><A NAME="FE2_altera_reset_synchronizer_int_chain[0]">FE2_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#FE2_altera_reset_synchronizer_int_chain[1]">FE2_altera_reset_synchronizer_int_chain[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --LB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
<P><A NAME="LB1L3">LB1L3</A> = ( <A HREF="#LB1_b_non_empty">LB1_b_non_empty</A> & ( (<A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> & (<A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> & (<A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> & <A HREF="#V1_fifo_wr">V1_fifo_wr</A>))) ) );


<P> --LB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
<P><A NAME="LB1L4">LB1L4</A> = ( !<A HREF="#V1L82">V1L82</A> & ( <A HREF="#LB1L3">LB1L3</A> & ( ((<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> & (<A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> & <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>))) # (<A HREF="#LB1_b_full">LB1_b_full</A>) ) ) ) # ( !<A HREF="#V1L82">V1L82</A> & ( !<A HREF="#LB1L3">LB1L3</A> & ( <A HREF="#LB1_b_full">LB1_b_full</A> ) ) );


<P> --LB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
<P><A NAME="LB1L1">LB1L1</A> = ( <A HREF="#LB1_b_non_empty">LB1_b_non_empty</A> & ( !<A HREF="#V1_fifo_wr">V1_fifo_wr</A> $ ((((<A HREF="#V1_r_val">V1_r_val</A> & <A HREF="#CB1_r_ena1">CB1_r_ena1</A>)) # (<A HREF="#CB1_rvalid0">CB1_rvalid0</A>))) ) ) # ( !<A HREF="#LB1_b_non_empty">LB1_b_non_empty</A> & ( <A HREF="#V1_fifo_wr">V1_fifo_wr</A> ) );


<P> --LB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
<P><A NAME="LB2L1">LB2L1</A> = (!<A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> & (!<A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> & !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A>));


<P> --LB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
<P><A NAME="LB2L2">LB2L2</A> = ( <A HREF="#LB2L1">LB2L1</A> & ( (!<A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> & (!<A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> & (<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> & !<A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>))) ) );


<P> --LB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
<P><A NAME="LB2L8">LB2L8</A> = ( <A HREF="#LB2L2">LB2L2</A> & ( ((!<A HREF="#LB2_b_non_empty">LB2_b_non_empty</A> & ((<A HREF="#CB1L50Q">CB1L50Q</A>))) # (<A HREF="#LB2_b_non_empty">LB2_b_non_empty</A> & (!<A HREF="#V1L72">V1L72</A>))) # (<A HREF="#LB2_b_full">LB2_b_full</A>) ) ) # ( !<A HREF="#LB2L2">LB2L2</A> & ( ((<A HREF="#CB1L50Q">CB1L50Q</A>) # (<A HREF="#LB2_b_non_empty">LB2_b_non_empty</A>)) # (<A HREF="#LB2_b_full">LB2_b_full</A>) ) );


<P> --CB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
<P> --register power-up is low

<P><A NAME="CB1_jupdate1">CB1_jupdate1</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1_jupdate">CB1_jupdate</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --CB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
<P> --register power-up is low

<P><A NAME="CB1_jupdate2">CB1_jupdate2</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1_jupdate1">CB1_jupdate1</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --CB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
<P><A NAME="CB1L2">CB1L2</A> = AMPP_FUNCTION(!<A HREF="#CB1_jupdate1">CB1_jupdate1</A>, !<A HREF="#CB1_jupdate2">CB1_jupdate2</A>);


<P> --CB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
<P> --register power-up is low

<P><A NAME="CB1_write1">CB1_write1</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1_write">CB1_write</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --CB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
<P> --register power-up is low

<P><A NAME="CB1_write2">CB1_write2</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#CB1_write1">CB1_write1</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --CB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
<P><A NAME="CB1L3">CB1L3</A> = AMPP_FUNCTION(!<A HREF="#CB1_write1">CB1_write1</A>, !<A HREF="#CB1_write2">CB1_write2</A>);


<P> --CB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
<P> --register power-up is low

<P><A NAME="CB1_write_valid">CB1_write_valid</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1_td_shift[10]">CB1_td_shift[10]</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L97">CB1L97</A>);


<P> --CB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
<P><A NAME="CB1L51">CB1L51</A> = AMPP_FUNCTION(!<A HREF="#V1_t_dav">V1_t_dav</A>, !<A HREF="#CB1_write_stalled">CB1_write_stalled</A>, !<A HREF="#CB1_rst2">CB1_rst2</A>, !<A HREF="#CB1L2">CB1L2</A>, !<A HREF="#CB1L3">CB1L3</A>, !<A HREF="#CB1_write_valid">CB1_write_valid</A>);


<P> --LB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
<P><A NAME="LB2L3">LB2L3</A> = ( <A HREF="#V1L71">V1L71</A> & ( <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> & ( ((!<A HREF="#DC1L6">DC1L6</A>) # ((!<A HREF="#UB1L27">UB1L27</A>) # (!<A HREF="#LB2_b_non_empty">LB2_b_non_empty</A>))) # (<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A>) ) ) ) # ( !<A HREF="#V1L71">V1L71</A> & ( <A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> ) ) # ( <A HREF="#V1L71">V1L71</A> & ( !<A HREF="#V1_wr_rfifo">V1_wr_rfifo</A> & ( (!<A HREF="#V1_av_waitrequest">V1_av_waitrequest</A> & (<A HREF="#DC1L6">DC1L6</A> & (<A HREF="#UB1L27">UB1L27</A> & <A HREF="#LB2_b_non_empty">LB2_b_non_empty</A>))) ) ) );


<P> --VD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
<P><A NAME="VD1L66">VD1L66</A> = ( <A HREF="#SD1_MonDReg[20]">SD1_MonDReg[20]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[20]">HD1_break_readreg[20]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[22]">VD1_sr[22]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[20]">SD1_MonDReg[20]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[20]">HD1_break_readreg[20]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[22]">VD1_sr[22]</A>)))) ) );


<P> --VD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
<P><A NAME="VD1L67">VD1L67</A> = ( <A HREF="#SD1_MonDReg[19]">SD1_MonDReg[19]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[19]">HD1_break_readreg[19]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[21]">VD1_sr[21]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[19]">SD1_MonDReg[19]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[19]">HD1_break_readreg[19]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[21]">VD1_sr[21]</A>)))) ) );


<P> --AC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2
<P><A NAME="AC1L23">AC1L23</A> = (<A HREF="#YC1_d_writedata[3]">YC1_d_writedata[3]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --KD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
<P><A NAME="KD1L6">KD1L6</A> = ( <A HREF="#BD1_writedata[1]">BD1_writedata[1]</A> & ( (!<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (((<A HREF="#KD1_monitor_error">KD1_monitor_error</A>) # (<A HREF="#GD1L13">GD1L13</A>)))) # (<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (!<A HREF="#UD1_jdo[25]">UD1_jdo[25]</A> & ((<A HREF="#KD1_monitor_error">KD1_monitor_error</A>) # (<A HREF="#GD1L13">GD1L13</A>)))) ) ) # ( !<A HREF="#BD1_writedata[1]">BD1_writedata[1]</A> & ( (<A HREF="#KD1_monitor_error">KD1_monitor_error</A> & ((!<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>) # (!<A HREF="#UD1_jdo[25]">UD1_jdo[25]</A>))) ) );


<P> --UD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
<P> --register power-up is low

<P><A NAME="UD1_jdo[23]">UD1_jdo[23]</A> = DFFEAS(<A HREF="#VD1_sr[23]">VD1_sr[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --A1L28 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
<P><A NAME="A1L28">A1L28</A> = INPUT();


<P> --KD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
<P><A NAME="KD1L8">KD1L8</A> = (!<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (<A HREF="#KD1_monitor_go">KD1_monitor_go</A> & ((!<A HREF="#A1L28">A1L28</A>)))) # (<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (((<A HREF="#KD1_monitor_go">KD1_monitor_go</A> & !<A HREF="#A1L28">A1L28</A>)) # (<A HREF="#UD1_jdo[23]">UD1_jdo[23]</A>)));


<P> --BD1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
<P> --register power-up is low

<P><A NAME="BD1_writedata[2]">BD1_writedata[2]</A> = DFFEAS(<A HREF="#AC1L26">AC1L26</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3
<P><A NAME="SD1L130">SD1L130</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[2]">BD1_writedata[2]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[2]">SD1_MonDReg[2]</A>));


<P> --SD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4
<P><A NAME="SD1L131">SD1L131</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#BD1_writedata[3]">BD1_writedata[3]</A>)) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#SD1_MonDReg[3]">SD1_MonDReg[3]</A>)));


<P> --KC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
<P><A NAME="KC1L36">KC1L36</A> = (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[25]">UB4_av_readdata_pre[25]</A>)));


<P> --KC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
<P><A NAME="KC1L37">KC1L37</A> = ( <A HREF="#KC1L36">KC1L36</A> & ( (!<A HREF="#YB3L1">YB3L1</A> & (((<A HREF="#T1_avalon_readdata[9]">T1_avalon_readdata[9]</A> & <A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YB3L1">YB3L1</A> & (((<A HREF="#T1_avalon_readdata[9]">T1_avalon_readdata[9]</A> & <A HREF="#KC1L32">KC1L32</A>)) # (<A HREF="#EE1_q_a[25]">EE1_q_a[25]</A>))) ) ) # ( !<A HREF="#KC1L36">KC1L36</A> );


<P> --V1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
<P><A NAME="V1L75">V1L75</A> = (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & (<A HREF="#W1L1">W1L1</A> & (<A HREF="#V1L67">V1L67</A> & !<A HREF="#LB1_b_full">LB1_b_full</A>)));


<P> --LB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
<P><A NAME="LB1L6">LB1L6</A> = (!<A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> & (!<A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> & (!<A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> & !<A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>)));


<P> --LB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
<P><A NAME="LB1L7">LB1L7</A> = (!<A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> & (<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> & (<A HREF="#V1L82">V1L82</A> & <A HREF="#LB1L6">LB1L6</A>)));


<P> --LB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
<P><A NAME="LB1L8">LB1L8</A> = (((<A HREF="#LB1_b_non_empty">LB1_b_non_empty</A> & !<A HREF="#LB1L7">LB1L7</A>)) # (<A HREF="#V1_fifo_wr">V1_fifo_wr</A>)) # (<A HREF="#LB1_b_full">LB1_b_full</A>);


<P> --CB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
<P><A NAME="CB1L49">CB1L49</A> = AMPP_FUNCTION(!<A HREF="#V1_t_dav">V1_t_dav</A>, !<A HREF="#CB1_write_stalled">CB1_write_stalled</A>, !<A HREF="#CB1_rst2">CB1_rst2</A>, !<A HREF="#CB1L50Q">CB1L50Q</A>, !<A HREF="#CB1L3">CB1L3</A>, !<A HREF="#CB1_write_valid">CB1_write_valid</A>);


<P> --CB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[5]">CB1_td_shift[5]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L76">CB1L76</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --CB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
<P> --register power-up is low

<P><A NAME="CB1_rdata[2]">CB1_rdata[2]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#MB1_q_b[2]">MB1_q_b[2]</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#CB1L22">CB1L22</A>);


<P> --CB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
<P><A NAME="CB1L75">CB1L75</A> = AMPP_FUNCTION(!<A HREF="#CB1_count[9]">CB1_count[9]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#CB1L71">CB1L71</A>, !<A HREF="#CB1_td_shift[5]">CB1_td_shift[5]</A>, !<A HREF="#CB1_rdata[2]">CB1_rdata[2]</A>);


<P> --VD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
<P><A NAME="VD1L68">VD1L68</A> = ( <A HREF="#SD1_MonDReg[24]">SD1_MonDReg[24]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[24]">HD1_break_readreg[24]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[26]">VD1_sr[26]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[24]">SD1_MonDReg[24]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[24]">HD1_break_readreg[24]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[26]">VD1_sr[26]</A>)))) ) );


<P> --VD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
<P><A NAME="VD1L69">VD1L69</A> = ( <A HREF="#HD1_break_readreg[4]">HD1_break_readreg[4]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[4]">SD1_MonDReg[4]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[6]">VD1_sr[6]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[4]">HD1_break_readreg[4]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[4]">SD1_MonDReg[4]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[6]">VD1_sr[6]</A>)))) ) );


<P> --UD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
<P> --register power-up is low

<P><A NAME="UD1_jdo[6]">UD1_jdo[6]</A> = DFFEAS(<A HREF="#VD1_sr[6]">VD1_sr[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --AC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3
<P><A NAME="AC1L24">AC1L24</A> = (<A HREF="#YC1_d_writedata[1]">YC1_d_writedata[1]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --XD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
<P> --register power-up is low

<P><A NAME="XD4_din_s1">XD4_din_s1</A> = DFFEAS(<A HREF="#TD1L3">TD1L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --XD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
<P> --register power-up is low

<P><A NAME="XD5_din_s1">XD5_din_s1</A> = DFFEAS(<A HREF="#TD1_virtual_state_uir">TD1_virtual_state_uir</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
<P> --register power-up is low

<P><A NAME="VD1_sr[31]">VD1_sr[31]</A> = DFFEAS(<A HREF="#VD1L81">VD1L81</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
<P> --register power-up is low

<P><A NAME="VD1_sr[33]">VD1_sr[33]</A> = DFFEAS(<A HREF="#VD1L83">VD1L83</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#VD1L33">VD1L33</A>,  ,  ,  ,  );


<P> --VD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
<P><A NAME="VD1L70">VD1L70</A> = ( <A HREF="#SD1_MonDReg[25]">SD1_MonDReg[25]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[25]">HD1_break_readreg[25]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[27]">VD1_sr[27]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[25]">SD1_MonDReg[25]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[25]">HD1_break_readreg[25]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[27]">VD1_sr[27]</A>)))) ) );


<P> --VD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
<P><A NAME="VD1L71">VD1L71</A> = ( <A HREF="#SD1_MonDReg[27]">SD1_MonDReg[27]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[27]">HD1_break_readreg[27]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[29]">VD1_sr[29]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[27]">SD1_MonDReg[27]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[27]">HD1_break_readreg[27]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[29]">VD1_sr[29]</A>)))) ) );


<P> --VD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
<P><A NAME="VD1L72">VD1L72</A> = ( <A HREF="#SD1_MonDReg[26]">SD1_MonDReg[26]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[26]">HD1_break_readreg[26]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[28]">VD1_sr[28]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[26]">SD1_MonDReg[26]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[26]">HD1_break_readreg[26]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[28]">VD1_sr[28]</A>)))) ) );


<P> --T1L71 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|rw~0
<P><A NAME="T1L71">T1L71</A> = (!<A HREF="#QB2L4">QB2L4</A>) # (<A HREF="#UB2L3">UB2L3</A>);


<P> --TB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[17]~1
<P><A NAME="TB2L39">TB2L39</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & ((<A HREF="#YC1_d_byteenable[1]">YC1_d_byteenable[1]</A>))) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#TB2_byteen_reg[1]">TB2_byteen_reg[1]</A>));


<P> --TB2_address_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[2]
<P> --register power-up is low

<P><A NAME="TB2_address_reg[2]">TB2_address_reg[2]</A> = DFFEAS(<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  ,  ,  );


<P> --TB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[20]~2
<P><A NAME="TB2L41">TB2L41</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A>)) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & ((<A HREF="#TB2_address_reg[2]">TB2_address_reg[2]</A>)));


<P> --TB2_address_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[3]
<P> --register power-up is low

<P><A NAME="TB2_address_reg[3]">TB2_address_reg[3]</A> = DFFEAS(<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  ,  ,  );


<P> --TB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[21]~3
<P><A NAME="TB2L42">TB2L42</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#YC1_W_alu_result[3]">YC1_W_alu_result[3]</A>)) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & ((<A HREF="#TB2_address_reg[3]">TB2_address_reg[3]</A>)));


<P> --TB2_address_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[4]
<P> --register power-up is low

<P><A NAME="TB2_address_reg[4]">TB2_address_reg[4]</A> = DFFEAS(<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  ,  ,  );


<P> --TB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[22]~4
<P><A NAME="TB2L43">TB2L43</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#YC1_W_alu_result[4]">YC1_W_alu_result[4]</A>)) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & ((<A HREF="#TB2_address_reg[4]">TB2_address_reg[4]</A>)));


<P> --TB2_address_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[5]
<P> --register power-up is low

<P><A NAME="TB2_address_reg[5]">TB2_address_reg[5]</A> = DFFEAS(<A HREF="#YC1_W_alu_result[5]">YC1_W_alu_result[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  ,  ,  );


<P> --TB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[23]~5
<P><A NAME="TB2L44">TB2L44</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#YC1_W_alu_result[5]">YC1_W_alu_result[5]</A>)) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & ((<A HREF="#TB2_address_reg[5]">TB2_address_reg[5]</A>)));


<P> --TB2_address_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[6]
<P> --register power-up is low

<P><A NAME="TB2_address_reg[6]">TB2_address_reg[6]</A> = DFFEAS(<A HREF="#YC1_W_alu_result[6]">YC1_W_alu_result[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  ,  ,  );


<P> --TB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[24]~6
<P><A NAME="TB2L45">TB2L45</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#YC1_W_alu_result[6]">YC1_W_alu_result[6]</A>)) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & ((<A HREF="#TB2_address_reg[6]">TB2_address_reg[6]</A>)));


<P> --TB2_address_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[7]
<P> --register power-up is low

<P><A NAME="TB2_address_reg[7]">TB2_address_reg[7]</A> = DFFEAS(<A HREF="#YC1_W_alu_result[7]">YC1_W_alu_result[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  ,  ,  );


<P> --TB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[25]~7
<P><A NAME="TB2L46">TB2L46</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#YC1_W_alu_result[7]">YC1_W_alu_result[7]</A>)) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & ((<A HREF="#TB2_address_reg[7]">TB2_address_reg[7]</A>)));


<P> --TB2_address_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[8]
<P> --register power-up is low

<P><A NAME="TB2_address_reg[8]">TB2_address_reg[8]</A> = DFFEAS(<A HREF="#YC1_W_alu_result[8]">YC1_W_alu_result[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  ,  ,  );


<P> --TB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[26]~8
<P><A NAME="TB2L47">TB2L47</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#YC1_W_alu_result[8]">YC1_W_alu_result[8]</A>)) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & ((<A HREF="#TB2_address_reg[8]">TB2_address_reg[8]</A>)));


<P> --TB2_address_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[9]
<P> --register power-up is low

<P><A NAME="TB2_address_reg[9]">TB2_address_reg[9]</A> = DFFEAS(<A HREF="#YC1_W_alu_result[9]">YC1_W_alu_result[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  ,  ,  );


<P> --TB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[27]~9
<P><A NAME="TB2L48">TB2L48</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#YC1_W_alu_result[9]">YC1_W_alu_result[9]</A>)) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & ((<A HREF="#TB2_address_reg[9]">TB2_address_reg[9]</A>)));


<P> --TB2_address_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[10]
<P> --register power-up is low

<P><A NAME="TB2_address_reg[10]">TB2_address_reg[10]</A> = DFFEAS(<A HREF="#YC1_W_alu_result[10]">YC1_W_alu_result[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TB2L25">TB2L25</A>,  ,  ,  ,  );


<P> --TB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[28]~10
<P><A NAME="TB2L49">TB2L49</A> = (!<A HREF="#TB2_use_reg">TB2_use_reg</A> & (<A HREF="#YC1_W_alu_result[10]">YC1_W_alu_result[10]</A>)) # (<A HREF="#TB2_use_reg">TB2_use_reg</A> & ((<A HREF="#TB2_address_reg[10]">TB2_address_reg[10]</A>)));


<P> --YC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
<P><A NAME="YC1L352">YC1L352</A> = ( <A HREF="#YC1L566">YC1L566</A> & ( (!<A HREF="#YC1L547">YC1L547</A> & (!<A HREF="#YC1L549">YC1L549</A> & !<A HREF="#YC1L550">YC1L550</A>)) ) ) # ( !<A HREF="#YC1L566">YC1L566</A> & ( (!<A HREF="#YC1L549">YC1L549</A> & (!<A HREF="#YC1L550">YC1L550</A> & ((!<A HREF="#YC1L547">YC1L547</A>) # (!<A HREF="#YC1L564">YC1L564</A>)))) ) );


<P> --YC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
<P><A NAME="YC1L353">YC1L353</A> = (<A HREF="#YC1_R_valid">YC1_R_valid</A> & (((!<A HREF="#YC1L352">YC1L352</A>) # (<A HREF="#YC1L561">YC1L561</A>)) # (<A HREF="#YC1L555">YC1L555</A>)));


<P> --KC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
<P><A NAME="KC1L38">KC1L38</A> = (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[26]">UB4_av_readdata_pre[26]</A>)));


<P> --KC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
<P><A NAME="KC1L39">KC1L39</A> = ( <A HREF="#KC1L38">KC1L38</A> & ( (!<A HREF="#YB3L1">YB3L1</A> & (((<A HREF="#T1_avalon_readdata[10]">T1_avalon_readdata[10]</A> & <A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YB3L1">YB3L1</A> & (((<A HREF="#T1_avalon_readdata[10]">T1_avalon_readdata[10]</A> & <A HREF="#KC1L32">KC1L32</A>)) # (<A HREF="#EE1_q_a[26]">EE1_q_a[26]</A>))) ) ) # ( !<A HREF="#KC1L38">KC1L38</A> );


<P> --YC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~18
<P><A NAME="YC1L337">YC1L337</A> = ( <A HREF="#YC1L150">YC1L150</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L380">YC1L380</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[26]">YC1_E_shift_rot_result[26]</A>)))) ) ) # ( !<A HREF="#YC1L150">YC1L150</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L380">YC1L380</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[26]">YC1_E_shift_rot_result[26]</A>)))) ) );


<P> --YC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~19
<P><A NAME="YC1L336">YC1L336</A> = ( <A HREF="#YC1L154">YC1L154</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L379">YC1L379</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[25]">YC1_E_shift_rot_result[25]</A>)))) ) ) # ( !<A HREF="#YC1L154">YC1L154</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L379">YC1L379</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[25]">YC1_E_shift_rot_result[25]</A>)))) ) );


<P> --YC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~20
<P><A NAME="YC1L335">YC1L335</A> = ( <A HREF="#YC1L158">YC1L158</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L378">YC1L378</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[24]">YC1_E_shift_rot_result[24]</A>)))) ) ) # ( !<A HREF="#YC1L158">YC1L158</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L378">YC1L378</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[24]">YC1_E_shift_rot_result[24]</A>)))) ) );


<P> --YC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~21
<P><A NAME="YC1L334">YC1L334</A> = ( <A HREF="#YC1L162">YC1L162</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L377">YC1L377</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[23]">YC1_E_shift_rot_result[23]</A>)))) ) ) # ( !<A HREF="#YC1L162">YC1L162</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L377">YC1L377</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[23]">YC1_E_shift_rot_result[23]</A>)))) ) );


<P> --KC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
<P><A NAME="KC1L40">KC1L40</A> = ( <A HREF="#T1_avalon_readdata[15]">T1_avalon_readdata[15]</A> & ( <A HREF="#KC1L32">KC1L32</A> ) ) # ( !<A HREF="#T1_avalon_readdata[15]">T1_avalon_readdata[15]</A> & ( <A HREF="#KC1L32">KC1L32</A> & ( (!<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[31]">EE1_q_a[31]</A>)))) # (<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[31]">EE1_q_a[31]</A>)) # (<A HREF="#UB4_av_readdata_pre[31]">UB4_av_readdata_pre[31]</A>))) ) ) ) # ( <A HREF="#T1_avalon_readdata[15]">T1_avalon_readdata[15]</A> & ( !<A HREF="#KC1L32">KC1L32</A> & ( (!<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[31]">EE1_q_a[31]</A>)))) # (<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[31]">EE1_q_a[31]</A>)) # (<A HREF="#UB4_av_readdata_pre[31]">UB4_av_readdata_pre[31]</A>))) ) ) ) # ( !<A HREF="#T1_avalon_readdata[15]">T1_avalon_readdata[15]</A> & ( !<A HREF="#KC1L32">KC1L32</A> & ( (!<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[31]">EE1_q_a[31]</A>)))) # (<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[31]">EE1_q_a[31]</A>)) # (<A HREF="#UB4_av_readdata_pre[31]">UB4_av_readdata_pre[31]</A>))) ) ) );


<P> --YC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~22
<P><A NAME="YC1L342">YC1L342</A> = ( <A HREF="#YC1_E_shift_rot_result[31]">YC1_E_shift_rot_result[31]</A> & ( ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L138">YC1L138</A>))) # (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L385">YC1L385</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#YC1_E_shift_rot_result[31]">YC1_E_shift_rot_result[31]</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L138">YC1L138</A>))) # (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L385">YC1L385</A>)))) ) );


<P> --KC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
<P><A NAME="KC1L41">KC1L41</A> = (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[30]">UB4_av_readdata_pre[30]</A>)));


<P> --KC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
<P><A NAME="KC1L42">KC1L42</A> = ( <A HREF="#KC1L41">KC1L41</A> & ( (!<A HREF="#YB3L1">YB3L1</A> & (((<A HREF="#T1_avalon_readdata[14]">T1_avalon_readdata[14]</A> & <A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YB3L1">YB3L1</A> & (((<A HREF="#T1_avalon_readdata[14]">T1_avalon_readdata[14]</A> & <A HREF="#KC1L32">KC1L32</A>)) # (<A HREF="#EE1_q_a[30]">EE1_q_a[30]</A>))) ) ) # ( !<A HREF="#KC1L41">KC1L41</A> );


<P> --YC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~23
<P><A NAME="YC1L341">YC1L341</A> = ( <A HREF="#YC1_E_shift_rot_result[30]">YC1_E_shift_rot_result[30]</A> & ( ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L142">YC1L142</A>))) # (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L384">YC1L384</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#YC1_E_shift_rot_result[30]">YC1_E_shift_rot_result[30]</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L142">YC1L142</A>))) # (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L384">YC1L384</A>)))) ) );


<P> --KC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
<P><A NAME="KC1L43">KC1L43</A> = (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[29]">UB4_av_readdata_pre[29]</A>)));


<P> --KC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
<P><A NAME="KC1L44">KC1L44</A> = ( <A HREF="#KC1L43">KC1L43</A> & ( (!<A HREF="#YB3L1">YB3L1</A> & (((<A HREF="#T1_avalon_readdata[13]">T1_avalon_readdata[13]</A> & <A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YB3L1">YB3L1</A> & (((<A HREF="#T1_avalon_readdata[13]">T1_avalon_readdata[13]</A> & <A HREF="#KC1L32">KC1L32</A>)) # (<A HREF="#EE1_q_a[29]">EE1_q_a[29]</A>))) ) ) # ( !<A HREF="#KC1L43">KC1L43</A> );


<P> --YC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~24
<P><A NAME="YC1L340">YC1L340</A> = ( <A HREF="#YC1_E_shift_rot_result[29]">YC1_E_shift_rot_result[29]</A> & ( ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L146">YC1L146</A>))) # (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L383">YC1L383</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#YC1_E_shift_rot_result[29]">YC1_E_shift_rot_result[29]</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L146">YC1L146</A>))) # (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L383">YC1L383</A>)))) ) );


<P> --KC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
<P><A NAME="KC1L45">KC1L45</A> = ( <A HREF="#T1_avalon_readdata[12]">T1_avalon_readdata[12]</A> & ( <A HREF="#KC1L32">KC1L32</A> ) ) # ( !<A HREF="#T1_avalon_readdata[12]">T1_avalon_readdata[12]</A> & ( <A HREF="#KC1L32">KC1L32</A> & ( (!<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[28]">EE1_q_a[28]</A>)))) # (<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[28]">EE1_q_a[28]</A>)) # (<A HREF="#UB4_av_readdata_pre[28]">UB4_av_readdata_pre[28]</A>))) ) ) ) # ( <A HREF="#T1_avalon_readdata[12]">T1_avalon_readdata[12]</A> & ( !<A HREF="#KC1L32">KC1L32</A> & ( (!<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[28]">EE1_q_a[28]</A>)))) # (<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[28]">EE1_q_a[28]</A>)) # (<A HREF="#UB4_av_readdata_pre[28]">UB4_av_readdata_pre[28]</A>))) ) ) ) # ( !<A HREF="#T1_avalon_readdata[12]">T1_avalon_readdata[12]</A> & ( !<A HREF="#KC1L32">KC1L32</A> & ( (!<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[28]">EE1_q_a[28]</A>)))) # (<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[28]">EE1_q_a[28]</A>)) # (<A HREF="#UB4_av_readdata_pre[28]">UB4_av_readdata_pre[28]</A>))) ) ) );


<P> --YC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~25
<P><A NAME="YC1L339">YC1L339</A> = ( <A HREF="#YC1L166">YC1L166</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L382">YC1L382</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[28]">YC1_E_shift_rot_result[28]</A>)))) ) ) # ( !<A HREF="#YC1L166">YC1L166</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L382">YC1L382</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[28]">YC1_E_shift_rot_result[28]</A>)))) ) );


<P> --YC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~26
<P><A NAME="YC1L331">YC1L331</A> = ( <A HREF="#YC1L170">YC1L170</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L374">YC1L374</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[20]">YC1_E_shift_rot_result[20]</A>)))) ) ) # ( !<A HREF="#YC1L170">YC1L170</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L374">YC1L374</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[20]">YC1_E_shift_rot_result[20]</A>)))) ) );


<P> --YC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~27
<P><A NAME="YC1L330">YC1L330</A> = ( <A HREF="#YC1L174">YC1L174</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L373">YC1L373</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[19]">YC1_E_shift_rot_result[19]</A>)))) ) ) # ( !<A HREF="#YC1L174">YC1L174</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L373">YC1L373</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[19]">YC1_E_shift_rot_result[19]</A>)))) ) );


<P> --YC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~28
<P><A NAME="YC1L329">YC1L329</A> = ( <A HREF="#YC1L178">YC1L178</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L372">YC1L372</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[18]">YC1_E_shift_rot_result[18]</A>)))) ) ) # ( !<A HREF="#YC1L178">YC1L178</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L372">YC1L372</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[18]">YC1_E_shift_rot_result[18]</A>)))) ) );


<P> --YC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~29
<P><A NAME="YC1L328">YC1L328</A> = ( <A HREF="#YC1L182">YC1L182</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L371">YC1L371</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[17]">YC1_E_shift_rot_result[17]</A>)))) ) ) # ( !<A HREF="#YC1L182">YC1L182</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & ((<A HREF="#YC1L371">YC1L371</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[17]">YC1_E_shift_rot_result[17]</A>)))) ) );


<P> --KC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14
<P><A NAME="KC1L46">KC1L46</A> = ( <A HREF="#T1_avalon_readdata[11]">T1_avalon_readdata[11]</A> & ( <A HREF="#KC1L32">KC1L32</A> ) ) # ( !<A HREF="#T1_avalon_readdata[11]">T1_avalon_readdata[11]</A> & ( <A HREF="#KC1L32">KC1L32</A> & ( (!<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[27]">EE1_q_a[27]</A>)))) # (<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[27]">EE1_q_a[27]</A>)) # (<A HREF="#UB4_av_readdata_pre[27]">UB4_av_readdata_pre[27]</A>))) ) ) ) # ( <A HREF="#T1_avalon_readdata[11]">T1_avalon_readdata[11]</A> & ( !<A HREF="#KC1L32">KC1L32</A> & ( (!<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[27]">EE1_q_a[27]</A>)))) # (<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[27]">EE1_q_a[27]</A>)) # (<A HREF="#UB4_av_readdata_pre[27]">UB4_av_readdata_pre[27]</A>))) ) ) ) # ( !<A HREF="#T1_avalon_readdata[11]">T1_avalon_readdata[11]</A> & ( !<A HREF="#KC1L32">KC1L32</A> & ( (!<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#YB3L1">YB3L1</A> & ((<A HREF="#EE1_q_a[27]">EE1_q_a[27]</A>)))) # (<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#YB3L1">YB3L1</A> & <A HREF="#EE1_q_a[27]">EE1_q_a[27]</A>)) # (<A HREF="#UB4_av_readdata_pre[27]">UB4_av_readdata_pre[27]</A>))) ) ) );


<P> --YC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~30
<P><A NAME="YC1L338">YC1L338</A> = ( <A HREF="#YC1L186">YC1L186</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L381">YC1L381</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[27]">YC1_E_shift_rot_result[27]</A>)))) ) ) # ( !<A HREF="#YC1L186">YC1L186</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L381">YC1L381</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[27]">YC1_E_shift_rot_result[27]</A>)))) ) );


<P> --YC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~31
<P><A NAME="YC1L333">YC1L333</A> = ( <A HREF="#YC1L190">YC1L190</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L376">YC1L376</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[22]">YC1_E_shift_rot_result[22]</A>)))) ) ) # ( !<A HREF="#YC1L190">YC1L190</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L376">YC1L376</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[22]">YC1_E_shift_rot_result[22]</A>)))) ) );


<P> --YC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~32
<P><A NAME="YC1L332">YC1L332</A> = ( <A HREF="#YC1L194">YC1L194</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & ((!<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A>) # ((<A HREF="#YC1L375">YC1L375</A>)))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[21]">YC1_E_shift_rot_result[21]</A>)))) ) ) # ( !<A HREF="#YC1L194">YC1L194</A> & ( (!<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (<A HREF="#YC1_R_ctrl_logic">YC1_R_ctrl_logic</A> & (<A HREF="#YC1L375">YC1L375</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot">YC1_R_ctrl_shift_rot</A> & (((<A HREF="#YC1_E_shift_rot_result[21]">YC1_E_shift_rot_result[21]</A>)))) ) );


<P> --YC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21
<P><A NAME="YC1L462">YC1L462</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[29]">YC1_E_shift_rot_result[29]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[31]">YC1_E_shift_rot_result[31]</A>));


<P> --BD1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
<P> --register power-up is low

<P><A NAME="BD1_writedata[22]">BD1_writedata[22]</A> = DFFEAS(<A HREF="#AC1L27">AC1L27</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5
<P><A NAME="SD1L150">SD1L150</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[22]">BD1_writedata[22]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[22]">SD1_MonDReg[22]</A>));


<P> --BD1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
<P> --register power-up is low

<P><A NAME="BD1_byteenable[2]">BD1_byteenable[2]</A> = DFFEAS(<A HREF="#AC1_src_data[34]">AC1_src_data[34]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
<P><A NAME="SD1L125">SD1L125</A> = (<A HREF="#BD1_byteenable[2]">BD1_byteenable[2]</A>) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A>);


<P> --BD1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
<P> --register power-up is low

<P><A NAME="BD1_writedata[23]">BD1_writedata[23]</A> = DFFEAS(<A HREF="#AC1L28">AC1L28</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6
<P><A NAME="SD1L151">SD1L151</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[23]">BD1_writedata[23]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[23]">SD1_MonDReg[23]</A>));


<P> --BD1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
<P> --register power-up is low

<P><A NAME="BD1_writedata[24]">BD1_writedata[24]</A> = DFFEAS(<A HREF="#AC1L29">AC1L29</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7
<P><A NAME="SD1L152">SD1L152</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[24]">BD1_writedata[24]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[24]">SD1_MonDReg[24]</A>));


<P> --BD1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
<P> --register power-up is low

<P><A NAME="BD1_byteenable[3]">BD1_byteenable[3]</A> = DFFEAS(<A HREF="#AC1_src_data[35]">AC1_src_data[35]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
<P><A NAME="SD1L126">SD1L126</A> = (<A HREF="#BD1_byteenable[3]">BD1_byteenable[3]</A>) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A>);


<P> --BD1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
<P> --register power-up is low

<P><A NAME="BD1_writedata[25]">BD1_writedata[25]</A> = DFFEAS(<A HREF="#AC1L30">AC1L30</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8
<P><A NAME="SD1L153">SD1L153</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[25]">BD1_writedata[25]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[25]">SD1_MonDReg[25]</A>));


<P> --BD1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
<P> --register power-up is low

<P><A NAME="BD1_writedata[26]">BD1_writedata[26]</A> = DFFEAS(<A HREF="#AC1L31">AC1L31</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9
<P><A NAME="SD1L154">SD1L154</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[26]">BD1_writedata[26]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[26]">SD1_MonDReg[26]</A>));


<P> --FE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
<P> --register power-up is low

<P><A NAME="FE1_altera_reset_synchronizer_int_chain[0]">FE1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#FE1_altera_reset_synchronizer_int_chain[1]">FE1_altera_reset_synchronizer_int_chain[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1L10">AB1L10</A>,  ,  ,  ,  ,  ,  );


<P> --KD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
<P> --register power-up is low

<P><A NAME="KD1_resetrequest">KD1_resetrequest</A> = DFFEAS(<A HREF="#UD1_jdo[22]">UD1_jdo[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A>,  ,  ,  ,  );


<P> --AB1L10 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0
<P><A NAME="AB1L10">AB1L10</A> = (!<A HREF="#KEY[0]">KEY[0]</A>) # (<A HREF="#KD1_resetrequest">KD1_resetrequest</A>);


<P> --VD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
<P><A NAME="VD1L73">VD1L73</A> = ( <A HREF="#SD1_MonDReg[17]">SD1_MonDReg[17]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[17]">HD1_break_readreg[17]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[19]">VD1_sr[19]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[17]">SD1_MonDReg[17]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[17]">HD1_break_readreg[17]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[19]">VD1_sr[19]</A>)))) ) );


<P> --UD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
<P> --register power-up is low

<P><A NAME="UD1_jdo[16]">UD1_jdo[16]</A> = DFFEAS(<A HREF="#VD1_sr[16]">VD1_sr[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --BD1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
<P> --register power-up is low

<P><A NAME="BD1_writedata[11]">BD1_writedata[11]</A> = DFFEAS(<A HREF="#AC1L32">AC1L32</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10
<P><A NAME="SD1L139">SD1L139</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[11]">BD1_writedata[11]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[11]">SD1_MonDReg[11]</A>));


<P> --BD1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
<P> --register power-up is low

<P><A NAME="BD1_byteenable[1]">BD1_byteenable[1]</A> = DFFEAS(<A HREF="#AC1_src_data[33]">AC1_src_data[33]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
<P><A NAME="SD1L124">SD1L124</A> = (<A HREF="#BD1_byteenable[1]">BD1_byteenable[1]</A>) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A>);


<P> --SD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[12]">SD1_MonDReg[12]</A> = DFFEAS(<A HREF="#SD1L65">SD1L65</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L64">SD1L64</A>,  ,  ,  ,  );


<P> --BD1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
<P> --register power-up is low

<P><A NAME="BD1_writedata[12]">BD1_writedata[12]</A> = DFFEAS(<A HREF="#AC1L33">AC1L33</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11
<P><A NAME="SD1L140">SD1L140</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[12]">BD1_writedata[12]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[12]">SD1_MonDReg[12]</A>));


<P> --BD1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
<P> --register power-up is low

<P><A NAME="BD1_writedata[13]">BD1_writedata[13]</A> = DFFEAS(<A HREF="#AC1L34">AC1L34</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~12
<P><A NAME="SD1L141">SD1L141</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[13]">BD1_writedata[13]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[13]">SD1_MonDReg[13]</A>));


<P> --BD1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
<P> --register power-up is low

<P><A NAME="BD1_writedata[14]">BD1_writedata[14]</A> = DFFEAS(<A HREF="#AC1L35">AC1L35</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~13
<P><A NAME="SD1L142">SD1L142</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[14]">BD1_writedata[14]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[14]">SD1_MonDReg[14]</A>));


<P> --BD1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
<P> --register power-up is low

<P><A NAME="BD1_writedata[15]">BD1_writedata[15]</A> = DFFEAS(<A HREF="#AC1L36">AC1L36</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~14
<P><A NAME="SD1L143">SD1L143</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[15]">BD1_writedata[15]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[15]">SD1_MonDReg[15]</A>));


<P> --BD1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
<P> --register power-up is low

<P><A NAME="BD1_writedata[16]">BD1_writedata[16]</A> = DFFEAS(<A HREF="#AC1L37">AC1L37</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15
<P><A NAME="SD1L144">SD1L144</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[16]">BD1_writedata[16]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[16]">SD1_MonDReg[16]</A>));


<P> --SD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[5]">SD1_MonDReg[5]</A> = DFFEAS(<A HREF="#SD1L100">SD1L100</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>,  ,  ,  ,  );


<P> --BD1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
<P> --register power-up is low

<P><A NAME="BD1_writedata[5]">BD1_writedata[5]</A> = DFFEAS(<A HREF="#AC1L38">AC1L38</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
<P><A NAME="SD1L133">SD1L133</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[5]">BD1_writedata[5]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[5]">SD1_MonDReg[5]</A>));


<P> --SD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[8]">SD1_MonDReg[8]</A> = DFFEAS(<A HREF="#SD1L59">SD1L59</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L64">SD1L64</A>,  ,  ,  ,  );


<P> --BD1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
<P> --register power-up is low

<P><A NAME="BD1_writedata[8]">BD1_writedata[8]</A> = DFFEAS(<A HREF="#AC1L39">AC1L39</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~17
<P><A NAME="SD1L136">SD1L136</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[8]">BD1_writedata[8]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[8]">SD1_MonDReg[8]</A>));


<P> --YC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
<P><A NAME="YC1L536">YC1L536</A> = ( <A HREF="#ED2_q_b[27]">ED2_q_b[27]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[3]">ED2_q_b[3]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L240">YC1L240</A>) # (<A HREF="#ED2_q_b[11]">ED2_q_b[11]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[27]">ED2_q_b[27]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[3]">ED2_q_b[3]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((<A HREF="#YC1L240">YC1L240</A> & <A HREF="#ED2_q_b[11]">ED2_q_b[11]</A>)))) ) );


<P> --YC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
<P><A NAME="YC1L537">YC1L537</A> = ( <A HREF="#ED2_q_b[28]">ED2_q_b[28]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[4]">ED2_q_b[4]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L240">YC1L240</A>) # (<A HREF="#ED2_q_b[12]">ED2_q_b[12]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[28]">ED2_q_b[28]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[4]">ED2_q_b[4]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((<A HREF="#YC1L240">YC1L240</A> & <A HREF="#ED2_q_b[12]">ED2_q_b[12]</A>)))) ) );


<P> --YC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
<P><A NAME="YC1L538">YC1L538</A> = ( <A HREF="#ED2_q_b[29]">ED2_q_b[29]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[5]">ED2_q_b[5]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L240">YC1L240</A>) # (<A HREF="#ED2_q_b[13]">ED2_q_b[13]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[29]">ED2_q_b[29]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[5]">ED2_q_b[5]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((<A HREF="#YC1L240">YC1L240</A> & <A HREF="#ED2_q_b[13]">ED2_q_b[13]</A>)))) ) );


<P> --YC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
<P><A NAME="YC1L539">YC1L539</A> = ( <A HREF="#ED2_q_b[30]">ED2_q_b[30]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[6]">ED2_q_b[6]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L240">YC1L240</A>) # (<A HREF="#ED2_q_b[14]">ED2_q_b[14]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[30]">ED2_q_b[30]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[6]">ED2_q_b[6]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((<A HREF="#YC1L240">YC1L240</A> & <A HREF="#ED2_q_b[14]">ED2_q_b[14]</A>)))) ) );


<P> --YC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
<P><A NAME="YC1L540">YC1L540</A> = ( <A HREF="#ED2_q_b[31]">ED2_q_b[31]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[7]">ED2_q_b[7]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((!<A HREF="#YC1L240">YC1L240</A>) # (<A HREF="#ED2_q_b[15]">ED2_q_b[15]</A>)))) ) ) # ( !<A HREF="#ED2_q_b[31]">ED2_q_b[31]</A> & ( (!<A HREF="#YC1L238">YC1L238</A> & (<A HREF="#ED2_q_b[7]">ED2_q_b[7]</A>)) # (<A HREF="#YC1L238">YC1L238</A> & (((<A HREF="#YC1L240">YC1L240</A> & <A HREF="#ED2_q_b[15]">ED2_q_b[15]</A>)))) ) );


<P> --BD1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
<P> --register power-up is low

<P><A NAME="BD1_writedata[10]">BD1_writedata[10]</A> = DFFEAS(<A HREF="#AC1L40">AC1L40</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18
<P><A NAME="SD1L138">SD1L138</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[10]">BD1_writedata[10]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[10]">SD1_MonDReg[10]</A>));


<P> --V1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
<P><A NAME="V1L62">V1L62</A> = ( <A HREF="#V1_ac">V1_ac</A> & ( (!<A HREF="#YC1_d_writedata[10]">YC1_d_writedata[10]</A>) # ((!<A HREF="#V1L77">V1L77</A>) # ((<A HREF="#CB1L50Q">CB1L50Q</A>) # (<A HREF="#CB1L52Q">CB1L52Q</A>))) ) ) # ( !<A HREF="#V1_ac">V1_ac</A> & ( (<A HREF="#CB1L50Q">CB1L50Q</A>) # (<A HREF="#CB1L52Q">CB1L52Q</A>) ) );


<P> --SD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[18]">SD1_MonDReg[18]</A> = DFFEAS(<A HREF="#SD1L96">SD1L96</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>,  ,  ,  ,  );


<P> --BD1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
<P> --register power-up is low

<P><A NAME="BD1_writedata[18]">BD1_writedata[18]</A> = DFFEAS(<A HREF="#AC1L41">AC1L41</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~19
<P><A NAME="SD1L146">SD1L146</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[18]">BD1_writedata[18]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[18]">SD1_MonDReg[18]</A>));


<P> --BD1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
<P> --register power-up is low

<P><A NAME="BD1_writedata[9]">BD1_writedata[9]</A> = DFFEAS(<A HREF="#AC1L42">AC1L42</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~20
<P><A NAME="SD1L137">SD1L137</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[9]">BD1_writedata[9]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[9]">SD1_MonDReg[9]</A>));


<P> --BD1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
<P> --register power-up is low

<P><A NAME="BD1_writedata[17]">BD1_writedata[17]</A> = DFFEAS(<A HREF="#AC1L43">AC1L43</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21
<P><A NAME="SD1L145">SD1L145</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[17]">BD1_writedata[17]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[17]">SD1_MonDReg[17]</A>));


<P> --BD1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
<P> --register power-up is low

<P><A NAME="BD1_writedata[19]">BD1_writedata[19]</A> = DFFEAS(<A HREF="#AC1L44">AC1L44</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22
<P><A NAME="SD1L147">SD1L147</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[19]">BD1_writedata[19]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[19]">SD1_MonDReg[19]</A>));


<P> --V1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
<P><A NAME="V1L88">V1L88</A> = ( <A HREF="#V1_woverflow">V1_woverflow</A> & ( ((!<A HREF="#W1L1">W1L1</A>) # ((!<A HREF="#V1L67">V1L67</A>) # (<A HREF="#LB1_b_full">LB1_b_full</A>))) # (<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A>) ) ) # ( !<A HREF="#V1_woverflow">V1_woverflow</A> & ( (!<A HREF="#YC1_W_alu_result[2]">YC1_W_alu_result[2]</A> & (<A HREF="#W1L1">W1L1</A> & (<A HREF="#V1L67">V1L67</A> & <A HREF="#LB1_b_full">LB1_b_full</A>))) ) );


<P> --BD1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
<P> --register power-up is low

<P><A NAME="BD1_writedata[20]">BD1_writedata[20]</A> = DFFEAS(<A HREF="#AC1L45">AC1L45</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23
<P><A NAME="SD1L148">SD1L148</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[20]">BD1_writedata[20]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[20]">SD1_MonDReg[20]</A>));


<P> --V1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
<P><A NAME="V1L85">V1L85</A> = (!<A HREF="#V1L73">V1L73</A> & ((<A HREF="#V1_rvalid">V1_rvalid</A>))) # (<A HREF="#V1L73">V1L73</A> & (<A HREF="#LB2_b_non_empty">LB2_b_non_empty</A>));


<P> --BD1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
<P> --register power-up is low

<P><A NAME="BD1_writedata[21]">BD1_writedata[21]</A> = DFFEAS(<A HREF="#AC1L46">AC1L46</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~24
<P><A NAME="SD1L149">SD1L149</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[21]">BD1_writedata[21]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[21]">SD1_MonDReg[21]</A>));


<P> --YC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22
<P><A NAME="YC1L452">YC1L452</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[19]">YC1_E_shift_rot_result[19]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[21]">YC1_E_shift_rot_result[21]</A>)));


<P> --BD1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
<P> --register power-up is low

<P><A NAME="BD1_writedata[6]">BD1_writedata[6]</A> = DFFEAS(<A HREF="#AC1L47">AC1L47</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25
<P><A NAME="SD1L134">SD1L134</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[6]">BD1_writedata[6]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[6]">SD1_MonDReg[6]</A>));


<P> --BD1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
<P> --register power-up is low

<P><A NAME="BD1_writedata[7]">BD1_writedata[7]</A> = DFFEAS(<A HREF="#AC1L48">AC1L48</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26
<P><A NAME="SD1L135">SD1L135</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[7]">BD1_writedata[7]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[7]">SD1_MonDReg[7]</A>));


<P> --CB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
<P><A NAME="CB1L85">CB1L85</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#CB1_state">CB1_state</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#A1L13">A1L13</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#CB1_count[8]">CB1_count[8]</A>);


<P> --CB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[6]">CB1_td_shift[6]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L77">CB1L77</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --CB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
<P> --register power-up is low

<P><A NAME="CB1_td_shift[7]">CB1_td_shift[7]</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L78">CB1L78</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L57">CB1L57</A>);


<P> --UD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
<P> --register power-up is low

<P><A NAME="UD1_jdo[7]">UD1_jdo[7]</A> = DFFEAS(<A HREF="#VD1_sr[7]">VD1_sr[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
<P><A NAME="SD1L91">SD1L91</A> = ( <A HREF="#UD1_jdo[7]">UD1_jdo[7]</A> & ( (((<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & <A HREF="#DE1_q_a[4]">DE1_q_a[4]</A>)) # (<A HREF="#SD1L89">SD1L89</A>)) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>) ) ) # ( !<A HREF="#UD1_jdo[7]">UD1_jdo[7]</A> & ( (!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (((<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & <A HREF="#DE1_q_a[4]">DE1_q_a[4]</A>)) # (<A HREF="#SD1L89">SD1L89</A>))) ) );


<P> --AC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4
<P><A NAME="AC1L25">AC1L25</A> = (<A HREF="#YC1_d_writedata[4]">YC1_d_writedata[4]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --FE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
<P> --register power-up is low

<P><A NAME="FE2_altera_reset_synchronizer_int_chain[1]">FE2_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#FE2L4">FE2L4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --CB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
<P> --register power-up is low

<P><A NAME="CB1_jupdate">CB1_jupdate</A> = AMPP_FUNCTION(!<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L20">CB1L20</A>, !<A HREF="#A1L2">A1L2</A>);


<P> --CB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
<P> --register power-up is low

<P><A NAME="CB1_write">CB1_write</A> = AMPP_FUNCTION(<A HREF="#A1L10">A1L10</A>, <A HREF="#CB1L99">CB1L99</A>, !<A HREF="#A1L2">A1L2</A>, <A HREF="#CB1L85">CB1L85</A>);


<P> --VD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
<P><A NAME="VD1L74">VD1L74</A> = ( <A HREF="#HD1_break_readreg[21]">HD1_break_readreg[21]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[21]">SD1_MonDReg[21]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[23]">VD1_sr[23]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[21]">HD1_break_readreg[21]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[21]">SD1_MonDReg[21]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[23]">VD1_sr[23]</A>)))) ) );


<P> --UD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
<P> --register power-up is low

<P><A NAME="UD1_jdo[22]">UD1_jdo[22]</A> = DFFEAS(<A HREF="#VD1_sr[22]">VD1_sr[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
<P><A NAME="VD1L75">VD1L75</A> = ( <A HREF="#HD1_break_readreg[18]">HD1_break_readreg[18]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[18]">SD1_MonDReg[18]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[20]">VD1_sr[20]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[18]">HD1_break_readreg[18]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & ((<A HREF="#SD1_MonDReg[18]">SD1_MonDReg[18]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[20]">VD1_sr[20]</A>)))) ) );


<P> --AC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5
<P><A NAME="AC1L26">AC1L26</A> = (<A HREF="#YC1_d_writedata[2]">YC1_d_writedata[2]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --CB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
<P> --register power-up is low

<P><A NAME="CB1_rdata[3]">CB1_rdata[3]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#MB1_q_b[3]">MB1_q_b[3]</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#CB1L22">CB1L22</A>);


<P> --CB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
<P><A NAME="CB1L76">CB1L76</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#CB1_count[9]">CB1_count[9]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#CB1L71">CB1L71</A>, !<A HREF="#CB1_td_shift[6]">CB1_td_shift[6]</A>, !<A HREF="#CB1_rdata[3]">CB1_rdata[3]</A>);


<P> --UD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
<P> --register power-up is low

<P><A NAME="UD1_jdo[24]">UD1_jdo[24]</A> = DFFEAS(<A HREF="#VD1_sr[24]">VD1_sr[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
<P> --register power-up is low

<P><A NAME="VD1_sr[7]">VD1_sr[7]</A> = DFFEAS(<A HREF="#VD1L86">VD1L86</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
<P><A NAME="VD1L76">VD1L76</A> = ( <A HREF="#HD1_break_readreg[5]">HD1_break_readreg[5]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[5]">SD1_MonDReg[5]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[7]">VD1_sr[7]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[5]">HD1_break_readreg[5]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[5]">SD1_MonDReg[5]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[7]">VD1_sr[7]</A>)))) ) );


<P> --TD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
<P><A NAME="TD1L3">TD1L3</A> = (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & <A HREF="#A1L34">A1L34</A>));


<P> --VD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33
<P><A NAME="VD1L77">VD1L77</A> = ( <A HREF="#SD1_MonDReg[28]">SD1_MonDReg[28]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[28]">HD1_break_readreg[28]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[30]">VD1_sr[30]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[28]">SD1_MonDReg[28]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[28]">HD1_break_readreg[28]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[30]">VD1_sr[30]</A>)))) ) );


<P> --SD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
<P> --register power-up is low

<P><A NAME="SD1_MonDReg[29]">SD1_MonDReg[29]</A> = DFFEAS(<A HREF="#SD1L92">SD1L92</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#SD1L50">SD1L50</A>,  ,  ,  ,  );


<P> --VD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
<P><A NAME="VD1L78">VD1L78</A> = ( <A HREF="#SD1_MonDReg[29]">SD1_MonDReg[29]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[29]">HD1_break_readreg[29]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[31]">VD1_sr[31]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[29]">SD1_MonDReg[29]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[29]">HD1_break_readreg[29]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[31]">VD1_sr[31]</A>)))) ) );


<P> --VD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~35
<P><A NAME="VD1L35">VD1L35</A> = ( <A HREF="#A1L17">A1L17</A> & ( (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & (<A HREF="#A1L20">A1L20</A> & !<A HREF="#A1L16">A1L16</A>))) ) ) # ( !<A HREF="#A1L17">A1L17</A> & ( (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & <A HREF="#A1L20">A1L20</A>)) ) );


<P> --VD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
<P><A NAME="VD1L79">VD1L79</A> = (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[30]">SD1_MonDReg[30]</A>)) # (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[30]">HD1_break_readreg[30]</A>)));


<P> --VD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
<P><A NAME="VD1L80">VD1L80</A> = (!<A HREF="#A1L40">A1L40</A> & (<A HREF="#A1L15">A1L15</A> & (<A HREF="#A1L20">A1L20</A> & !<A HREF="#A1L16">A1L16</A>)));


<P> --VD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
<P><A NAME="VD1L81">VD1L81</A> = ( <A HREF="#VD1L79">VD1L79</A> & ( <A HREF="#VD1L80">VD1L80</A> & ( (!<A HREF="#TD1L2">TD1L2</A>) # (<A HREF="#VD1_sr[32]">VD1_sr[32]</A>) ) ) ) # ( !<A HREF="#VD1L79">VD1L79</A> & ( <A HREF="#VD1L80">VD1L80</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#VD1L35">VD1L35</A> & (<A HREF="#VD1_sr[31]">VD1_sr[31]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[32]">VD1_sr[32]</A>)))) ) ) ) # ( <A HREF="#VD1L79">VD1L79</A> & ( !<A HREF="#VD1L80">VD1L80</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#VD1L35">VD1L35</A> & (<A HREF="#VD1_sr[31]">VD1_sr[31]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[32]">VD1_sr[32]</A>)))) ) ) ) # ( !<A HREF="#VD1L79">VD1L79</A> & ( !<A HREF="#VD1L80">VD1L80</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#VD1L35">VD1L35</A> & (<A HREF="#VD1_sr[31]">VD1_sr[31]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[32]">VD1_sr[32]</A>)))) ) ) );


<P> --VD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
<P><A NAME="VD1L82">VD1L82</A> = ( <A HREF="#SD1_MonDReg[31]">SD1_MonDReg[31]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#A1L17">A1L17</A>) # ((<A HREF="#HD1_break_readreg[31]">HD1_break_readreg[31]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[33]">VD1_sr[33]</A>)))) ) ) # ( !<A HREF="#SD1_MonDReg[31]">SD1_MonDReg[31]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[31]">HD1_break_readreg[31]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[33]">VD1_sr[33]</A>)))) ) );


<P> --KD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
<P> --register power-up is low

<P><A NAME="KD1_resetlatch">KD1_resetlatch</A> = DFFEAS(<A HREF="#KD1L12">KD1L12</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
<P><A NAME="VD1L83">VD1L83</A> = (!<A HREF="#TD1L2">TD1L2</A> & (<A HREF="#VD1L4">VD1L4</A> & ((<A HREF="#KD1_resetlatch">KD1_resetlatch</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[34]">VD1_sr[34]</A>))));


<P> --YC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~23
<P><A NAME="YC1L458">YC1L458</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[25]">YC1_E_shift_rot_result[25]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[27]">YC1_E_shift_rot_result[27]</A>));


<P> --YC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~24
<P><A NAME="YC1L457">YC1L457</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[24]">YC1_E_shift_rot_result[24]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[26]">YC1_E_shift_rot_result[26]</A>));


<P> --YC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~25
<P><A NAME="YC1L456">YC1L456</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[23]">YC1_E_shift_rot_result[23]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[25]">YC1_E_shift_rot_result[25]</A>));


<P> --YC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26
<P><A NAME="YC1L455">YC1L455</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[22]">YC1_E_shift_rot_result[22]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[24]">YC1_E_shift_rot_result[24]</A>)));


<P> --YC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~27
<P><A NAME="YC1L461">YC1L461</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[28]">YC1_E_shift_rot_result[28]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[30]">YC1_E_shift_rot_result[30]</A>));


<P> --YC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~28
<P><A NAME="YC1L460">YC1L460</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[27]">YC1_E_shift_rot_result[27]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[29]">YC1_E_shift_rot_result[29]</A>)));


<P> --YC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~29
<P><A NAME="YC1L459">YC1L459</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[26]">YC1_E_shift_rot_result[26]</A>))) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[28]">YC1_E_shift_rot_result[28]</A>));


<P> --YC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~30
<P><A NAME="YC1L454">YC1L454</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[21]">YC1_E_shift_rot_result[21]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[23]">YC1_E_shift_rot_result[23]</A>)));


<P> --YC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~31
<P><A NAME="YC1L453">YC1L453</A> = (!<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & (<A HREF="#YC1_E_shift_rot_result[20]">YC1_E_shift_rot_result[20]</A>)) # (<A HREF="#YC1_R_ctrl_shift_rot_right">YC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YC1_E_shift_rot_result[22]">YC1_E_shift_rot_result[22]</A>)));


<P> --AC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6
<P><A NAME="AC1L27">AC1L27</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[22]">YC1_d_writedata[22]</A>);


<P> --AC1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34]
<P><A NAME="AC1_src_data[34]">AC1_src_data[34]</A> = ((<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_byteenable[2]">YC1_d_byteenable[2]</A>)) # (<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>);


<P> --AC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7
<P><A NAME="AC1L28">AC1L28</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[23]">YC1_d_writedata[23]</A>);


<P> --AC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8
<P><A NAME="AC1L29">AC1L29</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[24]">YC1_d_writedata[24]</A>);


<P> --AC1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35]
<P><A NAME="AC1_src_data[35]">AC1_src_data[35]</A> = ((<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_byteenable[3]">YC1_d_byteenable[3]</A>)) # (<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>);


<P> --AC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9
<P><A NAME="AC1L30">AC1L30</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[25]">YC1_d_writedata[25]</A>);


<P> --AC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10
<P><A NAME="AC1L31">AC1L31</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[26]">YC1_d_writedata[26]</A>);


<P> --FE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
<P> --register power-up is low

<P><A NAME="FE1_altera_reset_synchronizer_int_chain[1]">FE1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(VCC, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#AB1L10">AB1L10</A>,  ,  ,  ,  ,  ,  );


<P> --UD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
<P> --register power-up is low

<P><A NAME="UD1_jdo[14]">UD1_jdo[14]</A> = DFFEAS(<A HREF="#VD1_sr[14]">VD1_sr[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --AC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11
<P><A NAME="AC1L32">AC1L32</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[11]">YC1_d_writedata[11]</A>);


<P> --AC1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33]
<P><A NAME="AC1_src_data[33]">AC1_src_data[33]</A> = ((<A HREF="#YC1_d_byteenable[1]">YC1_d_byteenable[1]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>)) # (<A HREF="#AC1_saved_grant[1]">AC1_saved_grant[1]</A>);


<P> --UD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
<P> --register power-up is low

<P><A NAME="UD1_jdo[15]">UD1_jdo[15]</A> = DFFEAS(<A HREF="#VD1_sr[15]">VD1_sr[15]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5
<P><A NAME="SD1L64">SD1L64</A> = ( <A HREF="#SD1_jtag_rd_d1">SD1_jtag_rd_d1</A> & ( (((!<A HREF="#UD1_enable_action_strobe">UD1_enable_action_strobe</A>) # (<A HREF="#UD1_jdo[35]">UD1_jdo[35]</A>)) # (<A HREF="#UD1_ir[0]">UD1_ir[0]</A>)) # (<A HREF="#UD1_ir[1]">UD1_ir[1]</A>) ) ) # ( !<A HREF="#SD1_jtag_rd_d1">SD1_jtag_rd_d1</A> & ( (!<A HREF="#UD1_ir[1]">UD1_ir[1]</A> & (!<A HREF="#UD1_ir[0]">UD1_ir[0]</A> & (<A HREF="#UD1_enable_action_strobe">UD1_enable_action_strobe</A> & <A HREF="#UD1_jdo[35]">UD1_jdo[35]</A>))) ) );


<P> --AC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12
<P><A NAME="AC1L33">AC1L33</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[12]">YC1_d_writedata[12]</A>);


<P> --AC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13
<P><A NAME="AC1L34">AC1L34</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[13]">YC1_d_writedata[13]</A>);


<P> --AC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14
<P><A NAME="AC1L35">AC1L35</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[14]">YC1_d_writedata[14]</A>);


<P> --AC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15
<P><A NAME="AC1L36">AC1L36</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[15]">YC1_d_writedata[15]</A>);


<P> --AC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16
<P><A NAME="AC1L37">AC1L37</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[16]">YC1_d_writedata[16]</A>);


<P> --UD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
<P> --register power-up is low

<P><A NAME="UD1_jdo[8]">UD1_jdo[8]</A> = DFFEAS(<A HREF="#VD1_sr[8]">VD1_sr[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --AC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17
<P><A NAME="AC1L38">AC1L38</A> = (<A HREF="#YC1_d_writedata[5]">YC1_d_writedata[5]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --UD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
<P> --register power-up is low

<P><A NAME="UD1_jdo[11]">UD1_jdo[11]</A> = DFFEAS(<A HREF="#VD1_sr[11]">VD1_sr[11]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --SD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~6
<P><A NAME="SD1L59">SD1L59</A> = ( <A HREF="#DE1_q_a[8]">DE1_q_a[8]</A> & ( <A HREF="#UD1_jdo[11]">UD1_jdo[11]</A> & ( (((<A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A> & !<A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A>)) # (<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A>)) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>) ) ) ) # ( !<A HREF="#DE1_q_a[8]">DE1_q_a[8]</A> & ( <A HREF="#UD1_jdo[11]">UD1_jdo[11]</A> & ( ((!<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & (<A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A> & !<A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A>))) # (<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A>) ) ) ) # ( <A HREF="#DE1_q_a[8]">DE1_q_a[8]</A> & ( !<A HREF="#UD1_jdo[11]">UD1_jdo[11]</A> & ( (!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (((<A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A> & !<A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A>)) # (<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A>))) ) ) ) # ( !<A HREF="#DE1_q_a[8]">DE1_q_a[8]</A> & ( !<A HREF="#UD1_jdo[11]">UD1_jdo[11]</A> & ( (!<A HREF="#UD1_take_action_ocimem_b">UD1_take_action_ocimem_b</A> & (!<A HREF="#SD1_jtag_ram_rd_d1">SD1_jtag_ram_rd_d1</A> & (<A HREF="#SD1_MonAReg[2]">SD1_MonAReg[2]</A> & !<A HREF="#SD1_MonAReg[4]">SD1_MonAReg[4]</A>))) ) ) );


<P> --AC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18
<P><A NAME="AC1L39">AC1L39</A> = (<A HREF="#YC1_d_writedata[8]">YC1_d_writedata[8]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --BD1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
<P> --register power-up is low

<P><A NAME="BD1_writedata[27]">BD1_writedata[27]</A> = DFFEAS(<A HREF="#AC1L49">AC1L49</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
<P><A NAME="SD1L155">SD1L155</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[27]">BD1_writedata[27]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[27]">SD1_MonDReg[27]</A>));


<P> --BD1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
<P> --register power-up is low

<P><A NAME="BD1_writedata[28]">BD1_writedata[28]</A> = DFFEAS(<A HREF="#AC1L50">AC1L50</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
<P><A NAME="SD1L156">SD1L156</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[28]">BD1_writedata[28]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[28]">SD1_MonDReg[28]</A>));


<P> --BD1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
<P> --register power-up is low

<P><A NAME="BD1_writedata[29]">BD1_writedata[29]</A> = DFFEAS(<A HREF="#AC1L51">AC1L51</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
<P><A NAME="SD1L157">SD1L157</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[29]">BD1_writedata[29]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[29]">SD1_MonDReg[29]</A>));


<P> --BD1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
<P> --register power-up is low

<P><A NAME="BD1_writedata[30]">BD1_writedata[30]</A> = DFFEAS(<A HREF="#AC1L52">AC1L52</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
<P><A NAME="SD1L158">SD1L158</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[30]">BD1_writedata[30]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[30]">SD1_MonDReg[30]</A>));


<P> --BD1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
<P> --register power-up is low

<P><A NAME="BD1_writedata[31]">BD1_writedata[31]</A> = DFFEAS(<A HREF="#AC1L53">AC1L53</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
<P><A NAME="SD1L159">SD1L159</A> = (!<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & ((<A HREF="#BD1_writedata[31]">BD1_writedata[31]</A>))) # (<A HREF="#SD1_jtag_ram_access">SD1_jtag_ram_access</A> & (<A HREF="#SD1_MonDReg[31]">SD1_MonDReg[31]</A>));


<P> --UD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
<P> --register power-up is low

<P><A NAME="UD1_jdo[13]">UD1_jdo[13]</A> = DFFEAS(<A HREF="#VD1_sr[13]">VD1_sr[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --AC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19
<P><A NAME="AC1L40">AC1L40</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[10]">YC1_d_writedata[10]</A>);


<P> --AC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20
<P><A NAME="AC1L41">AC1L41</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[18]">YC1_d_writedata[18]</A>);


<P> --UD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
<P> --register power-up is low

<P><A NAME="UD1_jdo[12]">UD1_jdo[12]</A> = DFFEAS(<A HREF="#VD1_sr[12]">VD1_sr[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --AC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21
<P><A NAME="AC1L42">AC1L42</A> = (<A HREF="#YC1_d_writedata[9]">YC1_d_writedata[9]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --AC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22
<P><A NAME="AC1L43">AC1L43</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[17]">YC1_d_writedata[17]</A>);


<P> --AC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23
<P><A NAME="AC1L44">AC1L44</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[19]">YC1_d_writedata[19]</A>);


<P> --AC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24
<P><A NAME="AC1L45">AC1L45</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[20]">YC1_d_writedata[20]</A>);


<P> --AC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25
<P><A NAME="AC1L46">AC1L46</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[21]">YC1_d_writedata[21]</A>);


<P> --UD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
<P> --register power-up is low

<P><A NAME="UD1_jdo[9]">UD1_jdo[9]</A> = DFFEAS(<A HREF="#VD1_sr[9]">VD1_sr[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --AC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26
<P><A NAME="AC1L47">AC1L47</A> = (<A HREF="#YC1_d_writedata[6]">YC1_d_writedata[6]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --UD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
<P> --register power-up is low

<P><A NAME="UD1_jdo[10]">UD1_jdo[10]</A> = DFFEAS(<A HREF="#VD1_sr[10]">VD1_sr[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#UD1_update_jdo_strobe">UD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --AC1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27
<P><A NAME="AC1L48">AC1L48</A> = (<A HREF="#YC1_d_writedata[7]">YC1_d_writedata[7]</A> & <A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A>);


<P> --CB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
<P> --register power-up is low

<P><A NAME="CB1_rdata[4]">CB1_rdata[4]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#MB1_q_b[4]">MB1_q_b[4]</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#CB1L22">CB1L22</A>);


<P> --CB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
<P><A NAME="CB1L77">CB1L77</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#CB1_count[9]">CB1_count[9]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#CB1L71">CB1L71</A>, !<A HREF="#CB1_td_shift[7]">CB1_td_shift[7]</A>, !<A HREF="#CB1_rdata[4]">CB1_rdata[4]</A>);


<P> --CB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
<P> --register power-up is low

<P><A NAME="CB1_rdata[5]">CB1_rdata[5]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#MB1_q_b[5]">MB1_q_b[5]</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#CB1L22">CB1L22</A>);


<P> --CB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
<P><A NAME="CB1L78">CB1L78</A> = AMPP_FUNCTION(!<A HREF="#CB1_count[9]">CB1_count[9]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#CB1L71">CB1L71</A>, !<A HREF="#CB1_td_shift[8]">CB1_td_shift[8]</A>, !<A HREF="#CB1_rdata[5]">CB1_rdata[5]</A>);


<P> --CB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
<P> --register power-up is low

<P><A NAME="CB1_rdata[6]">CB1_rdata[6]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#MB1_q_b[6]">MB1_q_b[6]</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#CB1L22">CB1L22</A>);


<P> --CB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
<P><A NAME="CB1L79">CB1L79</A> = AMPP_FUNCTION(!<A HREF="#CB1_td_shift[9]">CB1_td_shift[9]</A>, !<A HREF="#CB1_count[9]">CB1_count[9]</A>, !<A HREF="#CB1_rdata[6]">CB1_rdata[6]</A>);


<P> --A1L9 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
<P><A NAME="A1L9">A1L9</A> = INPUT();


<P> --CB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
<P><A NAME="CB1L20">CB1L20</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#A1L13">A1L13</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#CB1_jupdate">CB1_jupdate</A>, !<A HREF="#A1L9">A1L9</A>);


<P> --VD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
<P><A NAME="VD1L84">VD1L84</A> = ( <A HREF="#HD1_break_readreg[22]">HD1_break_readreg[22]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[22]">SD1_MonDReg[22]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[24]">VD1_sr[24]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[22]">HD1_break_readreg[22]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[22]">SD1_MonDReg[22]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[24]">VD1_sr[24]</A>)))) ) );


<P> --VD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
<P><A NAME="VD1L85">VD1L85</A> = (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[6]">SD1_MonDReg[6]</A>)) # (<A HREF="#A1L17">A1L17</A> & ((<A HREF="#HD1_break_readreg[6]">HD1_break_readreg[6]</A>)));


<P> --VD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
<P><A NAME="VD1L86">VD1L86</A> = ( <A HREF="#VD1_sr[8]">VD1_sr[8]</A> & ( <A HREF="#VD1L85">VD1L85</A> & ( ((!<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> & ((<A HREF="#VD1_sr[7]">VD1_sr[7]</A>))) # (<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> & (!<A HREF="#A1L16">A1L16</A>))) # (<A HREF="#TD1L2">TD1L2</A>) ) ) ) # ( !<A HREF="#VD1_sr[8]">VD1_sr[8]</A> & ( <A HREF="#VD1L85">VD1L85</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> & ((<A HREF="#VD1_sr[7]">VD1_sr[7]</A>))) # (<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> & (!<A HREF="#A1L16">A1L16</A>)))) ) ) ) # ( <A HREF="#VD1_sr[8]">VD1_sr[8]</A> & ( !<A HREF="#VD1L85">VD1L85</A> & ( ((!<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> & <A HREF="#VD1_sr[7]">VD1_sr[7]</A>)) # (<A HREF="#TD1L2">TD1L2</A>) ) ) ) # ( !<A HREF="#VD1_sr[8]">VD1_sr[8]</A> & ( !<A HREF="#VD1L85">VD1L85</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> & <A HREF="#VD1_sr[7]">VD1_sr[7]</A>)) ) ) );


<P> --KD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
<P><A NAME="KD1L12">KD1L12</A> = (!<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (((<A HREF="#KD1_resetlatch">KD1_resetlatch</A>)) # (<A HREF="#XD1_dreg[0]">XD1_dreg[0]</A>))) # (<A HREF="#UD1_take_action_ocimem_a">UD1_take_action_ocimem_a</A> & (((!<A HREF="#UD1_jdo[24]">UD1_jdo[24]</A> & <A HREF="#KD1_resetlatch">KD1_resetlatch</A>))));


<P> --VD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
<P><A NAME="VD1L87">VD1L87</A> = ( <A HREF="#HD1_break_readreg[15]">HD1_break_readreg[15]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[15]">SD1_MonDReg[15]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[17]">VD1_sr[17]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[15]">HD1_break_readreg[15]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & ((<A HREF="#SD1_MonDReg[15]">SD1_MonDReg[15]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[17]">VD1_sr[17]</A>)))) ) );


<P> --VD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
<P> --register power-up is low

<P><A NAME="VD1_sr[15]">VD1_sr[15]</A> = DFFEAS(<A HREF="#VD1L92">VD1L92</A>, <A HREF="#A1L36">A1L36</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AC1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28
<P><A NAME="AC1L49">AC1L49</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[27]">YC1_d_writedata[27]</A>);


<P> --AC1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29
<P><A NAME="AC1L50">AC1L50</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[28]">YC1_d_writedata[28]</A>);


<P> --AC1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30
<P><A NAME="AC1L51">AC1L51</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[29]">YC1_d_writedata[29]</A>);


<P> --AC1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31
<P><A NAME="AC1L52">AC1L52</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[30]">YC1_d_writedata[30]</A>);


<P> --AC1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32
<P><A NAME="AC1L53">AC1L53</A> = (<A HREF="#AC1_saved_grant[0]">AC1_saved_grant[0]</A> & <A HREF="#YC1_d_writedata[31]">YC1_d_writedata[31]</A>);


<P> --VD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
<P><A NAME="VD1L88">VD1L88</A> = ( <A HREF="#HD1_break_readreg[23]">HD1_break_readreg[23]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[23]">SD1_MonDReg[23]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[25]">VD1_sr[25]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[23]">HD1_break_readreg[23]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & ((<A HREF="#SD1_MonDReg[23]">SD1_MonDReg[23]</A>)))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[25]">VD1_sr[25]</A>)))) ) );


<P> --VD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
<P><A NAME="VD1L89">VD1L89</A> = ( <A HREF="#HD1_break_readreg[7]">HD1_break_readreg[7]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[7]">SD1_MonDReg[7]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[9]">VD1_sr[9]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[7]">HD1_break_readreg[7]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[7]">SD1_MonDReg[7]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[9]">VD1_sr[9]</A>)))) ) );


<P> --VD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
<P><A NAME="VD1L90">VD1L90</A> = ( <A HREF="#HD1_break_readreg[13]">HD1_break_readreg[13]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[13]">SD1_MonDReg[13]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[15]">VD1_sr[15]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[13]">HD1_break_readreg[13]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[13]">SD1_MonDReg[13]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[15]">VD1_sr[15]</A>)))) ) );


<P> --VD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
<P> --register power-up is low

<P><A NAME="VD1_DRsize.010">VD1_DRsize.010</A> = DFFEAS(<A HREF="#VD1L36">VD1L36</A>, <A HREF="#A1L36">A1L36</A>,  ,  , <A HREF="#TD1_virtual_state_uir">TD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --VD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
<P><A NAME="VD1L91">VD1L91</A> = ( <A HREF="#VD1_sr[15]">VD1_sr[15]</A> & ( <A HREF="#HD1_break_readreg[14]">HD1_break_readreg[14]</A> & ( (!<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A>) # ((!<A HREF="#A1L16">A1L16</A> & ((<A HREF="#SD1_MonDReg[14]">SD1_MonDReg[14]</A>) # (<A HREF="#A1L17">A1L17</A>)))) ) ) ) # ( !<A HREF="#VD1_sr[15]">VD1_sr[15]</A> & ( <A HREF="#HD1_break_readreg[14]">HD1_break_readreg[14]</A> & ( (<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> & (!<A HREF="#A1L16">A1L16</A> & ((<A HREF="#SD1_MonDReg[14]">SD1_MonDReg[14]</A>) # (<A HREF="#A1L17">A1L17</A>)))) ) ) ) # ( <A HREF="#VD1_sr[15]">VD1_sr[15]</A> & ( !<A HREF="#HD1_break_readreg[14]">HD1_break_readreg[14]</A> & ( (!<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A>) # ((!<A HREF="#A1L16">A1L16</A> & (!<A HREF="#A1L17">A1L17</A> & <A HREF="#SD1_MonDReg[14]">SD1_MonDReg[14]</A>))) ) ) ) # ( !<A HREF="#VD1_sr[15]">VD1_sr[15]</A> & ( !<A HREF="#HD1_break_readreg[14]">HD1_break_readreg[14]</A> & ( (<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> & (!<A HREF="#A1L16">A1L16</A> & (!<A HREF="#A1L17">A1L17</A> & <A HREF="#SD1_MonDReg[14]">SD1_MonDReg[14]</A>))) ) ) );


<P> --VD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
<P><A NAME="VD1L92">VD1L92</A> = ( <A HREF="#VD1L91">VD1L91</A> & ( (!<A HREF="#TD1L2">TD1L2</A>) # ((!<A HREF="#VD1_DRsize.010">VD1_DRsize.010</A> & ((<A HREF="#VD1_sr[16]">VD1_sr[16]</A>))) # (<A HREF="#VD1_DRsize.010">VD1_DRsize.010</A> & (<A HREF="#A1L38">A1L38</A>))) ) ) # ( !<A HREF="#VD1L91">VD1L91</A> & ( (<A HREF="#TD1L2">TD1L2</A> & ((!<A HREF="#VD1_DRsize.010">VD1_DRsize.010</A> & ((<A HREF="#VD1_sr[16]">VD1_sr[16]</A>))) # (<A HREF="#VD1_DRsize.010">VD1_DRsize.010</A> & (<A HREF="#A1L38">A1L38</A>)))) ) );


<P> --VD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
<P><A NAME="VD1L93">VD1L93</A> = ( <A HREF="#HD1_break_readreg[10]">HD1_break_readreg[10]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[10]">SD1_MonDReg[10]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[12]">VD1_sr[12]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[10]">HD1_break_readreg[10]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[10]">SD1_MonDReg[10]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[12]">VD1_sr[12]</A>)))) ) );


<P> --VD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
<P><A NAME="VD1L94">VD1L94</A> = ( <A HREF="#HD1_break_readreg[12]">HD1_break_readreg[12]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[12]">SD1_MonDReg[12]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[14]">VD1_sr[14]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[12]">HD1_break_readreg[12]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[12]">SD1_MonDReg[12]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[14]">VD1_sr[14]</A>)))) ) );


<P> --VD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
<P><A NAME="VD1L95">VD1L95</A> = ( <A HREF="#HD1_break_readreg[11]">HD1_break_readreg[11]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[11]">SD1_MonDReg[11]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[13]">VD1_sr[13]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[11]">HD1_break_readreg[11]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[11]">SD1_MonDReg[11]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[13]">VD1_sr[13]</A>)))) ) );


<P> --VD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
<P><A NAME="VD1L96">VD1L96</A> = ( <A HREF="#HD1_break_readreg[8]">HD1_break_readreg[8]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[8]">SD1_MonDReg[8]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[10]">VD1_sr[10]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[8]">HD1_break_readreg[8]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[8]">SD1_MonDReg[8]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[10]">VD1_sr[10]</A>)))) ) );


<P> --VD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
<P><A NAME="VD1L97">VD1L97</A> = ( <A HREF="#HD1_break_readreg[9]">HD1_break_readreg[9]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#SD1_MonDReg[9]">SD1_MonDReg[9]</A>)) # (<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[11]">VD1_sr[11]</A>)))) ) ) # ( !<A HREF="#HD1_break_readreg[9]">HD1_break_readreg[9]</A> & ( (!<A HREF="#TD1L2">TD1L2</A> & (!<A HREF="#A1L17">A1L17</A> & (<A HREF="#SD1_MonDReg[9]">SD1_MonDReg[9]</A>))) # (<A HREF="#TD1L2">TD1L2</A> & (((<A HREF="#VD1_sr[11]">VD1_sr[11]</A>)))) ) );


<P> --VD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~55
<P><A NAME="VD1L36">VD1L36</A> = (<A HREF="#A1L16">A1L16</A> & <A HREF="#A1L17">A1L17</A>);


<P> --YC1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~7
<P><A NAME="YC1L899">YC1L899</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#UB4_av_readdata_pre[16]">UB4_av_readdata_pre[16]</A>))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2L1">YB2L1</A> & <A HREF="#UB4_av_readdata_pre[16]">UB4_av_readdata_pre[16]</A>)) # (<A HREF="#UB1_av_readdata_pre[16]">UB1_av_readdata_pre[16]</A>)));


<P> --YC1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~8
<P><A NAME="YC1L900">YC1L900</A> = ( <A HREF="#YC1L899">YC1L899</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte3_data[0]">YC1_av_ld_byte3_data[0]</A>) ) ) # ( !<A HREF="#YC1L899">YC1L899</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#T1_avalon_readdata[0]">T1_avalon_readdata[0]</A>) # (!<A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte3_data[0]">YC1_av_ld_byte3_data[0]</A>)) ) );


<P> --YC1L902 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9
<P><A NAME="YC1L902">YC1L902</A> = ( <A HREF="#UB1_av_readdata_pre[17]">UB1_av_readdata_pre[17]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[17]">UB4_av_readdata_pre[17]</A>)))) ) ) # ( !<A HREF="#UB1_av_readdata_pre[17]">UB1_av_readdata_pre[17]</A> & ( (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[17]">UB4_av_readdata_pre[17]</A>))) ) );


<P> --YC1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~10
<P><A NAME="YC1L903">YC1L903</A> = ( <A HREF="#YC1L902">YC1L902</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#T1_avalon_readdata[1]">T1_avalon_readdata[1]</A>) # (!<A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte3_data[1]">YC1_av_ld_byte3_data[1]</A>)) ) ) # ( !<A HREF="#YC1L902">YC1L902</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte3_data[1]">YC1_av_ld_byte3_data[1]</A>) ) );


<P> --VD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
<P><A NAME="VD1L98">VD1L98</A> = ( <A HREF="#XD2_dreg[0]">XD2_dreg[0]</A> & ( (!<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> & (<A HREF="#VD1_sr[35]">VD1_sr[35]</A>)) # (<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A> & ((!<A HREF="#A1L16">A1L16</A> & ((!<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#A1L16">A1L16</A> & (<A HREF="#VD1_sr[35]">VD1_sr[35]</A> & <A HREF="#A1L17">A1L17</A>)))) ) ) # ( !<A HREF="#XD2_dreg[0]">XD2_dreg[0]</A> & ( (<A HREF="#VD1_sr[35]">VD1_sr[35]</A> & ((!<A HREF="#TD1_virtual_state_cdr">TD1_virtual_state_cdr</A>) # ((<A HREF="#A1L16">A1L16</A> & <A HREF="#A1L17">A1L17</A>)))) ) );


<P> --YC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~11
<P><A NAME="YC1L905">YC1L905</A> = ( <A HREF="#UB1_av_readdata_pre[18]">UB1_av_readdata_pre[18]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[18]">UB4_av_readdata_pre[18]</A>)))) ) ) # ( !<A HREF="#UB1_av_readdata_pre[18]">UB1_av_readdata_pre[18]</A> & ( (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[18]">UB4_av_readdata_pre[18]</A>))) ) );


<P> --YC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~12
<P><A NAME="YC1L906">YC1L906</A> = ( <A HREF="#YC1L905">YC1L905</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#T1_avalon_readdata[2]">T1_avalon_readdata[2]</A>) # (!<A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte3_data[2]">YC1_av_ld_byte3_data[2]</A>)) ) ) # ( !<A HREF="#YC1L905">YC1L905</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte3_data[2]">YC1_av_ld_byte3_data[2]</A>) ) );


<P> --YC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~13
<P><A NAME="YC1L911">YC1L911</A> = ( <A HREF="#UB1_av_readdata_pre[20]">UB1_av_readdata_pre[20]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[20]">UB4_av_readdata_pre[20]</A>)))) ) ) # ( !<A HREF="#UB1_av_readdata_pre[20]">UB1_av_readdata_pre[20]</A> & ( (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[20]">UB4_av_readdata_pre[20]</A>))) ) );


<P> --YC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~14
<P><A NAME="YC1L912">YC1L912</A> = ( <A HREF="#YC1L911">YC1L911</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#T1_avalon_readdata[4]">T1_avalon_readdata[4]</A>) # (!<A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte3_data[4]">YC1_av_ld_byte3_data[4]</A>)) ) ) # ( !<A HREF="#YC1L911">YC1L911</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte3_data[4]">YC1_av_ld_byte3_data[4]</A>) ) );


<P> --YC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~15
<P><A NAME="YC1L908">YC1L908</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#UB4_av_readdata_pre[19]">UB4_av_readdata_pre[19]</A>))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2L1">YB2L1</A> & <A HREF="#UB4_av_readdata_pre[19]">UB4_av_readdata_pre[19]</A>)) # (<A HREF="#UB1_av_readdata_pre[19]">UB1_av_readdata_pre[19]</A>)));


<P> --YC1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~16
<P><A NAME="YC1L909">YC1L909</A> = ( <A HREF="#YC1L908">YC1L908</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte3_data[3]">YC1_av_ld_byte3_data[3]</A>) ) ) # ( !<A HREF="#YC1L908">YC1L908</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#T1_avalon_readdata[3]">T1_avalon_readdata[3]</A>) # (!<A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte3_data[3]">YC1_av_ld_byte3_data[3]</A>)) ) );


<P> --YC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~17
<P><A NAME="YC1L914">YC1L914</A> = ( <A HREF="#UB1_av_readdata_pre[21]">UB1_av_readdata_pre[21]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[21]">UB4_av_readdata_pre[21]</A>)))) ) ) # ( !<A HREF="#UB1_av_readdata_pre[21]">UB1_av_readdata_pre[21]</A> & ( (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[21]">UB4_av_readdata_pre[21]</A>))) ) );


<P> --YC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~18
<P><A NAME="YC1L915">YC1L915</A> = ( <A HREF="#YC1L914">YC1L914</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#T1_avalon_readdata[5]">T1_avalon_readdata[5]</A>) # (!<A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte3_data[5]">YC1_av_ld_byte3_data[5]</A>)) ) ) # ( !<A HREF="#YC1L914">YC1L914</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte3_data[5]">YC1_av_ld_byte3_data[5]</A>) ) );


<P> --YC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~19
<P><A NAME="YC1L917">YC1L917</A> = ( <A HREF="#UB1_av_readdata_pre[22]">UB1_av_readdata_pre[22]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[22]">UB4_av_readdata_pre[22]</A>)))) ) ) # ( !<A HREF="#UB1_av_readdata_pre[22]">UB1_av_readdata_pre[22]</A> & ( (!<A HREF="#KC1L33">KC1L33</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[22]">UB4_av_readdata_pre[22]</A>))) ) );


<P> --YC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~20
<P><A NAME="YC1L918">YC1L918</A> = ( <A HREF="#YC1L917">YC1L917</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#T1_avalon_readdata[6]">T1_avalon_readdata[6]</A>) # (!<A HREF="#KC1L32">KC1L32</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte3_data[6]">YC1_av_ld_byte3_data[6]</A>)) ) ) # ( !<A HREF="#YC1L917">YC1L917</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte3_data[6]">YC1_av_ld_byte3_data[6]</A>) ) );


<P> --YC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~21
<P><A NAME="YC1L919">YC1L919</A> = ( <A HREF="#UB4_av_readdata_pre[23]">UB4_av_readdata_pre[23]</A> & ( (((<A HREF="#T1_avalon_readdata[7]">T1_avalon_readdata[7]</A> & <A HREF="#KC1L32">KC1L32</A>)) # (<A HREF="#KC1L33">KC1L33</A>)) # (<A HREF="#YB2L1">YB2L1</A>) ) ) # ( !<A HREF="#UB4_av_readdata_pre[23]">UB4_av_readdata_pre[23]</A> & ( ((<A HREF="#T1_avalon_readdata[7]">T1_avalon_readdata[7]</A> & <A HREF="#KC1L32">KC1L32</A>)) # (<A HREF="#KC1L33">KC1L33</A>) ) );


<P> --KC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~20
<P><A NAME="KC1L13">KC1L13</A> = ( <A HREF="#UB1_av_readdata_pre[2]">UB1_av_readdata_pre[2]</A> & ( <A HREF="#UB6_av_readdata_pre[2]">UB6_av_readdata_pre[2]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[2]">UB4_av_readdata_pre[2]</A>)))) ) ) ) # ( !<A HREF="#UB1_av_readdata_pre[2]">UB1_av_readdata_pre[2]</A> & ( <A HREF="#UB6_av_readdata_pre[2]">UB6_av_readdata_pre[2]</A> & ( (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[2]">UB4_av_readdata_pre[2]</A>))) ) ) ) # ( <A HREF="#UB1_av_readdata_pre[2]">UB1_av_readdata_pre[2]</A> & ( !<A HREF="#UB6_av_readdata_pre[2]">UB6_av_readdata_pre[2]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[2]">UB4_av_readdata_pre[2]</A>))) ) ) ) # ( !<A HREF="#UB1_av_readdata_pre[2]">UB1_av_readdata_pre[2]</A> & ( !<A HREF="#UB6_av_readdata_pre[2]">UB6_av_readdata_pre[2]</A> & ( (!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[2]">UB4_av_readdata_pre[2]</A>) ) ) );


<P> --KC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~21
<P><A NAME="KC1L14">KC1L14</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[2]">T1_avalon_readdata[2]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[2]">T1_avalon_readdata[2]</A>)) # (<A HREF="#TB1_data_reg[2]">TB1_data_reg[2]</A>)));


<P> --KC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~22
<P><A NAME="KC1L16">KC1L16</A> = ( <A HREF="#UB1_av_readdata_pre[3]">UB1_av_readdata_pre[3]</A> & ( <A HREF="#UB6_av_readdata_pre[3]">UB6_av_readdata_pre[3]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[3]">UB4_av_readdata_pre[3]</A>)))) ) ) ) # ( !<A HREF="#UB1_av_readdata_pre[3]">UB1_av_readdata_pre[3]</A> & ( <A HREF="#UB6_av_readdata_pre[3]">UB6_av_readdata_pre[3]</A> & ( (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[3]">UB4_av_readdata_pre[3]</A>))) ) ) ) # ( <A HREF="#UB1_av_readdata_pre[3]">UB1_av_readdata_pre[3]</A> & ( !<A HREF="#UB6_av_readdata_pre[3]">UB6_av_readdata_pre[3]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[3]">UB4_av_readdata_pre[3]</A>))) ) ) ) # ( !<A HREF="#UB1_av_readdata_pre[3]">UB1_av_readdata_pre[3]</A> & ( !<A HREF="#UB6_av_readdata_pre[3]">UB6_av_readdata_pre[3]</A> & ( (!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[3]">UB4_av_readdata_pre[3]</A>) ) ) );


<P> --KC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~23
<P><A NAME="KC1L17">KC1L17</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[3]">T1_avalon_readdata[3]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[3]">T1_avalon_readdata[3]</A>)) # (<A HREF="#TB1_data_reg[3]">TB1_data_reg[3]</A>)));


<P> --KC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~24
<P><A NAME="KC1L19">KC1L19</A> = ( <A HREF="#UB1_av_readdata_pre[4]">UB1_av_readdata_pre[4]</A> & ( <A HREF="#UB6_av_readdata_pre[4]">UB6_av_readdata_pre[4]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[4]">UB4_av_readdata_pre[4]</A>)))) ) ) ) # ( !<A HREF="#UB1_av_readdata_pre[4]">UB1_av_readdata_pre[4]</A> & ( <A HREF="#UB6_av_readdata_pre[4]">UB6_av_readdata_pre[4]</A> & ( (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[4]">UB4_av_readdata_pre[4]</A>))) ) ) ) # ( <A HREF="#UB1_av_readdata_pre[4]">UB1_av_readdata_pre[4]</A> & ( !<A HREF="#UB6_av_readdata_pre[4]">UB6_av_readdata_pre[4]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[4]">UB4_av_readdata_pre[4]</A>))) ) ) ) # ( !<A HREF="#UB1_av_readdata_pre[4]">UB1_av_readdata_pre[4]</A> & ( !<A HREF="#UB6_av_readdata_pre[4]">UB6_av_readdata_pre[4]</A> & ( (!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[4]">UB4_av_readdata_pre[4]</A>) ) ) );


<P> --KC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~25
<P><A NAME="KC1L20">KC1L20</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[4]">T1_avalon_readdata[4]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[4]">T1_avalon_readdata[4]</A>)) # (<A HREF="#TB1_data_reg[4]">TB1_data_reg[4]</A>)));


<P> --KC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~26
<P><A NAME="KC1L26">KC1L26</A> = ( <A HREF="#UB1_av_readdata_pre[6]">UB1_av_readdata_pre[6]</A> & ( <A HREF="#UB6_av_readdata_pre[6]">UB6_av_readdata_pre[6]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[6]">UB4_av_readdata_pre[6]</A>)))) ) ) ) # ( !<A HREF="#UB1_av_readdata_pre[6]">UB1_av_readdata_pre[6]</A> & ( <A HREF="#UB6_av_readdata_pre[6]">UB6_av_readdata_pre[6]</A> & ( (!<A HREF="#UB6_read_latency_shift_reg[0]">UB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[6]">UB4_av_readdata_pre[6]</A>))) ) ) ) # ( <A HREF="#UB1_av_readdata_pre[6]">UB1_av_readdata_pre[6]</A> & ( !<A HREF="#UB6_av_readdata_pre[6]">UB6_av_readdata_pre[6]</A> & ( (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[6]">UB4_av_readdata_pre[6]</A>))) ) ) ) # ( !<A HREF="#UB1_av_readdata_pre[6]">UB1_av_readdata_pre[6]</A> & ( !<A HREF="#UB6_av_readdata_pre[6]">UB6_av_readdata_pre[6]</A> & ( (!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[6]">UB4_av_readdata_pre[6]</A>) ) ) );


<P> --KC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~27
<P><A NAME="KC1L27">KC1L27</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[6]">T1_avalon_readdata[6]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[6]">T1_avalon_readdata[6]</A>)) # (<A HREF="#TB1_data_reg[6]">TB1_data_reg[6]</A>)));


<P> --YC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~11
<P><A NAME="YC1L856">YC1L856</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[8]">T1_avalon_readdata[8]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[8]">T1_avalon_readdata[8]</A>)) # (<A HREF="#TB1_data_reg[8]">TB1_data_reg[8]</A>)));


<P> --YC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~12
<P><A NAME="YC1L857">YC1L857</A> = ( <A HREF="#YC1L856">YC1L856</A> & ( (!<A HREF="#YC1L854">YC1L854</A> & (!<A HREF="#TB1L36">TB1L36</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[8]">UB4_av_readdata_pre[8]</A>)))) ) ) # ( !<A HREF="#YC1L856">YC1L856</A> & ( (!<A HREF="#YC1L854">YC1L854</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[8]">UB4_av_readdata_pre[8]</A>))) ) );


<P> --YC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~13
<P><A NAME="YC1L858">YC1L858</A> = (!<A HREF="#YC1L644">YC1L644</A> & ((<A HREF="#YC1L825">YC1L825</A>))) # (<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1_av_ld_byte2_data[0]">YC1_av_ld_byte2_data[0]</A>));


<P> --YC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~14
<P><A NAME="YC1L861">YC1L861</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[9]">T1_avalon_readdata[9]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[9]">T1_avalon_readdata[9]</A>)) # (<A HREF="#TB1_data_reg[9]">TB1_data_reg[9]</A>)));


<P> --YC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~15
<P><A NAME="YC1L862">YC1L862</A> = ( <A HREF="#YC1L861">YC1L861</A> & ( (!<A HREF="#YC1L859">YC1L859</A> & (!<A HREF="#TB1L36">TB1L36</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[9]">UB4_av_readdata_pre[9]</A>)))) ) ) # ( !<A HREF="#YC1L861">YC1L861</A> & ( (!<A HREF="#YC1L859">YC1L859</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[9]">UB4_av_readdata_pre[9]</A>))) ) );


<P> --YC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~16
<P><A NAME="YC1L863">YC1L863</A> = (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>)) # (<A HREF="#YC1L644">YC1L644</A> & ((<A HREF="#YC1_av_ld_byte2_data[1]">YC1_av_ld_byte2_data[1]</A>)));


<P> --YC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~17
<P><A NAME="YC1L866">YC1L866</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[10]">T1_avalon_readdata[10]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[10]">T1_avalon_readdata[10]</A>)) # (<A HREF="#TB1_data_reg[10]">TB1_data_reg[10]</A>)));


<P> --YC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~18
<P><A NAME="YC1L867">YC1L867</A> = ( <A HREF="#YC1L866">YC1L866</A> & ( (!<A HREF="#YC1L864">YC1L864</A> & (!<A HREF="#TB1L36">TB1L36</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[10]">UB4_av_readdata_pre[10]</A>)))) ) ) # ( !<A HREF="#YC1L866">YC1L866</A> & ( (!<A HREF="#YC1L864">YC1L864</A> & ((!<A HREF="#YB2L1">YB2L1</A>) # (!<A HREF="#UB4_av_readdata_pre[10]">UB4_av_readdata_pre[10]</A>))) ) );


<P> --YC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~19
<P><A NAME="YC1L868">YC1L868</A> = (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>)) # (<A HREF="#YC1L644">YC1L644</A> & ((<A HREF="#YC1_av_ld_byte2_data[2]">YC1_av_ld_byte2_data[2]</A>)));


<P> --YC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~20
<P><A NAME="YC1L874">YC1L874</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[12]">T1_avalon_readdata[12]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[12]">T1_avalon_readdata[12]</A>)) # (<A HREF="#TB1_data_reg[12]">TB1_data_reg[12]</A>)));


<P> --YC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~21
<P><A NAME="YC1L875">YC1L875</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#UB4_av_readdata_pre[12]">UB4_av_readdata_pre[12]</A>))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2L1">YB2L1</A> & <A HREF="#UB4_av_readdata_pre[12]">UB4_av_readdata_pre[12]</A>)) # (<A HREF="#UB1_av_readdata_pre[12]">UB1_av_readdata_pre[12]</A>)));


<P> --YC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~22
<P><A NAME="YC1L876">YC1L876</A> = ( <A HREF="#YC1L875">YC1L875</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte2_data[4]">YC1_av_ld_byte2_data[4]</A>) ) ) # ( !<A HREF="#YC1L875">YC1L875</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#TB1L36">TB1L36</A>) # (!<A HREF="#YC1L874">YC1L874</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte2_data[4]">YC1_av_ld_byte2_data[4]</A>)) ) );


<P> --YC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~23
<P><A NAME="YC1L870">YC1L870</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[11]">T1_avalon_readdata[11]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[11]">T1_avalon_readdata[11]</A>)) # (<A HREF="#TB1_data_reg[11]">TB1_data_reg[11]</A>)));


<P> --YC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~24
<P><A NAME="YC1L871">YC1L871</A> = (!<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#TB1L36">TB1L36</A> & <A HREF="#YC1L870">YC1L870</A>)))) # (<A HREF="#YB2L1">YB2L1</A> & (((<A HREF="#TB1L36">TB1L36</A> & <A HREF="#YC1L870">YC1L870</A>)) # (<A HREF="#UB4_av_readdata_pre[11]">UB4_av_readdata_pre[11]</A>)));


<P> --YC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~25
<P><A NAME="YC1L872">YC1L872</A> = (!<A HREF="#YC1L644">YC1L644</A> & (<A HREF="#YC1L825">YC1L825</A>)) # (<A HREF="#YC1L644">YC1L644</A> & ((<A HREF="#YC1_av_ld_byte2_data[3]">YC1_av_ld_byte2_data[3]</A>)));


<P> --YC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~26
<P><A NAME="YC1L878">YC1L878</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[13]">T1_avalon_readdata[13]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[13]">T1_avalon_readdata[13]</A>)) # (<A HREF="#TB1_data_reg[13]">TB1_data_reg[13]</A>)));


<P> --YC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~27
<P><A NAME="YC1L879">YC1L879</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#UB4_av_readdata_pre[13]">UB4_av_readdata_pre[13]</A>))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2L1">YB2L1</A> & <A HREF="#UB4_av_readdata_pre[13]">UB4_av_readdata_pre[13]</A>)) # (<A HREF="#UB1_av_readdata_pre[13]">UB1_av_readdata_pre[13]</A>)));


<P> --YC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~28
<P><A NAME="YC1L880">YC1L880</A> = ( <A HREF="#YC1L879">YC1L879</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte2_data[5]">YC1_av_ld_byte2_data[5]</A>) ) ) # ( !<A HREF="#YC1L879">YC1L879</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#TB1L36">TB1L36</A>) # (!<A HREF="#YC1L878">YC1L878</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte2_data[5]">YC1_av_ld_byte2_data[5]</A>)) ) );


<P> --YC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~29
<P><A NAME="YC1L882">YC1L882</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[14]">T1_avalon_readdata[14]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[14]">T1_avalon_readdata[14]</A>)) # (<A HREF="#TB1_data_reg[14]">TB1_data_reg[14]</A>)));


<P> --YC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~30
<P><A NAME="YC1L883">YC1L883</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#UB4_av_readdata_pre[14]">UB4_av_readdata_pre[14]</A>))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2L1">YB2L1</A> & <A HREF="#UB4_av_readdata_pre[14]">UB4_av_readdata_pre[14]</A>)) # (<A HREF="#UB1_av_readdata_pre[14]">UB1_av_readdata_pre[14]</A>)));


<P> --YC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~31
<P><A NAME="YC1L884">YC1L884</A> = ( <A HREF="#YC1L883">YC1L883</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte2_data[6]">YC1_av_ld_byte2_data[6]</A>) ) ) # ( !<A HREF="#YC1L883">YC1L883</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#TB1L36">TB1L36</A>) # (!<A HREF="#YC1L882">YC1L882</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte2_data[6]">YC1_av_ld_byte2_data[6]</A>)) ) );


<P> --YC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~32
<P><A NAME="YC1L886">YC1L886</A> = (!<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (<A HREF="#MC2L14">MC2L14</A> & (<A HREF="#T1_avalon_readdata[15]">T1_avalon_readdata[15]</A>))) # (<A HREF="#RB2_mem[0][42]">RB2_mem[0][42]</A> & (((<A HREF="#MC2L14">MC2L14</A> & <A HREF="#T1_avalon_readdata[15]">T1_avalon_readdata[15]</A>)) # (<A HREF="#TB1_data_reg[15]">TB1_data_reg[15]</A>)));


<P> --YC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~33
<P><A NAME="YC1L887">YC1L887</A> = (!<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2L1">YB2L1</A> & (<A HREF="#UB4_av_readdata_pre[15]">UB4_av_readdata_pre[15]</A>))) # (<A HREF="#UB1_read_latency_shift_reg[0]">UB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2L1">YB2L1</A> & <A HREF="#UB4_av_readdata_pre[15]">UB4_av_readdata_pre[15]</A>)) # (<A HREF="#UB1_av_readdata_pre[15]">UB1_av_readdata_pre[15]</A>)));


<P> --YC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~34
<P><A NAME="YC1L888">YC1L888</A> = ( <A HREF="#YC1L887">YC1L887</A> & ( (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & !<A HREF="#YC1_av_ld_byte2_data[7]">YC1_av_ld_byte2_data[7]</A>) ) ) # ( !<A HREF="#YC1L887">YC1L887</A> & ( (!<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (((!<A HREF="#TB1L36">TB1L36</A>) # (!<A HREF="#YC1L886">YC1L886</A>)))) # (<A HREF="#YC1_av_ld_aligning_data">YC1_av_ld_aligning_data</A> & (!<A HREF="#YC1_av_ld_byte2_data[7]">YC1_av_ld_byte2_data[7]</A>)) ) );


<P> --YC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
<P><A NAME="YC1L217">YC1L217</A> = ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( <A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & (!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A>))) ) ) ) # ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( !<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & ((!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A>) # ((!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A>)))) ) ) );


<P> --YC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
<P><A NAME="YC1L205">YC1L205</A> = ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> $ (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A>)))) ) );


<P> --YC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
<P><A NAME="YC1L206">YC1L206</A> = ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & !<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> $ (!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
<P><A NAME="YC1L244">YC1L244</A> = ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> $ (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>)))) ) );


<P> --YC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
<P><A NAME="YC1L245">YC1L245</A> = ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & <A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & ((!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>) # (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>)))) ) ) ) # ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & <A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>)) ) ) );


<P> --YC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
<P><A NAME="YC1L233">YC1L233</A> = ( <A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ((!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>) # ((!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & <A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>)))) ) );


<P> --YC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5
<P><A NAME="YC1L727">YC1L727</A> = ( <A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ((!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>) # (!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>)))) ) );


<P> --YC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
<P><A NAME="YC1L218">YC1L218</A> = ( <A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( <A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (!<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & <A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>))) ) ) ) # ( !<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( <A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (!<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & <A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>))) # (<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ((!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>)))) ) ) ) # ( <A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (!<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & !<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>))) ) ) );


<P> --YC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
<P><A NAME="YC1L219">YC1L219</A> = ( !<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( <A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (!<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & ((<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>) # (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>)))) ) ) ) # ( <A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (!<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & ((<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>) # (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>)))) ) ) );


<P> --YC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
<P><A NAME="YC1L220">YC1L220</A> = ( <A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( <A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & <A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>))) ) ) ) # ( !<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( <A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & ((!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>) # (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>)))) ) ) ) # ( <A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & <A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>))) ) ) ) # ( !<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & !<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>))) ) ) );


<P> --YC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
<P><A NAME="YC1L226">YC1L226</A> = ( <A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ( !<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ( (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & ((!<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ((!<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A>))) # (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & (!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>)))) ) ) );


<P> --YC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
<P><A NAME="YC1L227">YC1L227</A> = ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (((<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>)))) # (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ((!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ((!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>) # (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) # (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ((!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>) # (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>))))) ) ) ) # ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & ((!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>) # (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>)))) # (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & !<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>))) ) ) ) # ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & !<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>))) # (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> $ (((<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))))) ) ) ) # ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> $ (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>)))) # (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) ) ) );


<P> --YC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
<P><A NAME="YC1L228">YC1L228</A> = ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & !<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>)) ) ) ) # ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & ((!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>)) # (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & !<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & !<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>)) ) ) );


<P> --YC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
<P><A NAME="YC1L229">YC1L229</A> = ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & <A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & !<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>)) ) ) ) # ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & !<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> $ (<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>)))) ) ) );


<P> --YC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
<P><A NAME="YC1L230">YC1L230</A> = ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ((!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & <A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>)) # (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & !<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>)) ) ) );


<P> --YC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
<P><A NAME="YC1L201">YC1L201</A> = ( <A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (((<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>)))) # (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & (!<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> $ (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A>)))) ) ) ) # ( !<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & ((!<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ((<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) # (<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>)))) ) ) );


<P> --YC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
<P><A NAME="YC1L202">YC1L202</A> = ( <A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & ((!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>) # ((!<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & <A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>)))) ) ) ) # ( !<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & ((!<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & ((<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>))) # (<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>)))) ) ) );


<P> --YC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2
<P><A NAME="YC1L203">YC1L203</A> = (!<A HREF="#YC1L204">YC1L204</A> & ((<A HREF="#YC1L202">YC1L202</A>))) # (<A HREF="#YC1L204">YC1L204</A> & (<A HREF="#YC1L201">YC1L201</A>));


<P> --YC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
<P><A NAME="YC1L207">YC1L207</A> = ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (!<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A> & (<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A> & (!<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> $ (<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A>)))) ) );


<P> --YC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3
<P><A NAME="YC1L204">YC1L204</A> = ( !<A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & ((!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ((<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>))) # (<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & (!<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>)))) ) ) );


<P> --YC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
<P><A NAME="YC1L235">YC1L235</A> = ( <A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( <A HREF="#YC1L234">YC1L234</A> ) ) # ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( <A HREF="#YC1L234">YC1L234</A> ) ) # ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( !<A HREF="#YC1L234">YC1L234</A> & ( (<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & (!<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ((<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>) # (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>)))) ) ) );


<P> --YC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
<P><A NAME="YC1L236">YC1L236</A> = ( !<A HREF="#YC1_D_iw[1]">YC1_D_iw[1]</A> & ( !<A HREF="#YC1_D_iw[0]">YC1_D_iw[0]</A> & ( (!<A HREF="#YC1_D_iw[5]">YC1_D_iw[5]</A> & (<A HREF="#YC1_D_iw[2]">YC1_D_iw[2]</A> & ((<A HREF="#YC1_D_iw[3]">YC1_D_iw[3]</A>) # (<A HREF="#YC1_D_iw[4]">YC1_D_iw[4]</A>)))) ) ) );


<P> --YC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
<P><A NAME="YC1L249">YC1L249</A> = ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( <A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & ((!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A>) # ((<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & <A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( !<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A> & ( (!<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & ((!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A>)) # (<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A> & ((<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A>))))) ) ) );


<P> --YC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
<P><A NAME="YC1L250">YC1L250</A> = (<A HREF="#YC1L249">YC1L249</A> & <A HREF="#YC1L547">YC1L547</A>);


<P> --YC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2
<P><A NAME="YC1L251">YC1L251</A> = ( !<A HREF="#YC1_D_iw[13]">YC1_D_iw[13]</A> & ( <A HREF="#YC1_D_iw[12]">YC1_D_iw[12]</A> & ( (<A HREF="#YC1_D_iw[15]">YC1_D_iw[15]</A> & (!<A HREF="#YC1_D_iw[16]">YC1_D_iw[16]</A> & ((!<A HREF="#YC1_D_iw[14]">YC1_D_iw[14]</A>) # (<A HREF="#YC1_D_iw[11]">YC1_D_iw[11]</A>)))) ) ) );


<P> --CC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
<P><A NAME="CC1L12">CC1L12</A> = ( <A HREF="#XB1L3">XB1L3</A> & ( <A HREF="#XB1L4">XB1L4</A> & ( (<A HREF="#CC1L2">CC1L2</A> & (((<A HREF="#YC1_d_write">YC1_d_write</A> & <A HREF="#CB1_rst1">CB1_rst1</A>)) # (<A HREF="#CC1_write_accepted">CC1_write_accepted</A>))) ) ) ) # ( !<A HREF="#XB1L3">XB1L3</A> & ( <A HREF="#XB1L4">XB1L4</A> & ( (<A HREF="#CC1L2">CC1L2</A> & (((<A HREF="#YC1_d_write">YC1_d_write</A> & <A HREF="#CB1_rst1">CB1_rst1</A>)) # (<A HREF="#CC1_write_accepted">CC1_write_accepted</A>))) ) ) ) # ( <A HREF="#XB1L3">XB1L3</A> & ( !<A HREF="#XB1L4">XB1L4</A> & ( (<A HREF="#CC1_write_accepted">CC1_write_accepted</A> & <A HREF="#CC1L2">CC1L2</A>) ) ) ) # ( !<A HREF="#XB1L3">XB1L3</A> & ( !<A HREF="#XB1L4">XB1L4</A> & ( (<A HREF="#CC1L2">CC1L2</A> & (((<A HREF="#YC1_d_write">YC1_d_write</A> & <A HREF="#CB1_rst1">CB1_rst1</A>)) # (<A HREF="#CC1_write_accepted">CC1_write_accepted</A>))) ) ) );


<P> --AB1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
<P><A NAME="AB1L8">AB1L8</A> = !<A HREF="#AB1_altera_reset_synchronizer_int_chain[3]">AB1_altera_reset_synchronizer_int_chain[3]</A>;


<P> --CB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
<P><A NAME="CB1L54">CB1L54</A> = AMPP_FUNCTION(!<A HREF="#V1_t_dav">V1_t_dav</A>);


<P> --RC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
<P><A NAME="RC2L6">RC2L6</A> = !<A HREF="#RC2L2">RC2L2</A>;


<P> --AC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0
<P><A NAME="AC2L2">AC2L2</A> = !<A HREF="#AC2L57">AC2L57</A>;


<P> --RC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
<P><A NAME="RC1L6">RC1L6</A> = !<A HREF="#RC1L2">RC1L2</A>;


<P> --AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0
<P><A NAME="AC1L3">AC1L3</A> = !<A HREF="#AC1L54">AC1L54</A>;


<P> --GD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
<P><A NAME="GD1L5">GD1L5</A> = !<A HREF="#BD1_writedata[0]">BD1_writedata[0]</A>;


<P> --UB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
<P><A NAME="UB1L15">UB1L15</A> = !<A HREF="#LB1_b_full">LB1_b_full</A>;


<P> --GD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1
<P><A NAME="GD1L7">GD1L7</A> = !<A HREF="#BD1_writedata[1]">BD1_writedata[1]</A>;


<P> --CB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
<P><A NAME="CB1L36">CB1L36</A> = AMPP_FUNCTION(!<A HREF="#CB1_read">CB1_read</A>);


<P> --FE2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
<P><A NAME="FE2L4">FE2L4</A> = GND;


<P> --CB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
<P><A NAME="CB1L99">CB1L99</A> = AMPP_FUNCTION(!<A HREF="#CB1_write">CB1_write</A>);


<P> --A1L57 is ~GND
<P><A NAME="A1L57">A1L57</A> = GND;


<P> --CB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
<P><A NAME="CB1L16">CB1L16</A> = AMPP_FUNCTION(!<A HREF="#CB1_count[9]">CB1_count[9]</A>);


<P> --YC1L393 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
<P><A NAME="YC1L393">YC1L393</A> = !<A HREF="#YC1_E_shift_rot_cnt[0]">YC1_E_shift_rot_cnt[0]</A>;


<P> --SD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
<P><A NAME="SD1L3">SD1L3</A> = !<A HREF="#SD1L2">SD1L2</A>;


</body></html>