# Recreate the AWG UART project and run synthesis inside this Vivado process.

source D:/FPGA/ad9144_bringup_k325t/scripts/vivado_threads.tcl
source D:/FPGA/ad9144_bringup_k325t/scripts/create_awg_uart_project.tcl

set ips [get_ips -quiet *]
if {[llength $ips] > 0} {
    set locked_ips [get_ips -quiet -filter {IS_LOCKED == 1}]
    if {[llength $locked_ips] > 0} {
        puts "UPGRADING_LOCKED_IPS=$locked_ips"
        upgrade_ip $locked_ips
    }

    foreach xci [get_files -all -filter {FILE_TYPE == IP}] {
        catch {set_property generate_synth_checkpoint false $xci} msg
    }

    generate_target all $ips
}

update_compile_order -fileset sources_1

synth_design -top top -part xc7k325tffg900-2 -flatten_hierarchy rebuilt
write_checkpoint -force D:/FPGA/ad9144_bringup_k325t/vivado_awg_uart/top_awg_uart_synth.dcp
report_utilization -file D:/FPGA/ad9144_bringup_k325t/vivado_awg_uart/top_awg_uart_synth_util.rpt
report_timing_summary -file D:/FPGA/ad9144_bringup_k325t/vivado_awg_uart/top_awg_uart_synth_timing.rpt

puts "SYNTH_AWG_UART_DCP=D:/FPGA/ad9144_bringup_k325t/vivado_awg_uart/top_awg_uart_synth.dcp"
