{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.03446,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0429469,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0655386,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0494091,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0367164,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0494091,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.211966,
	"finish__clock__skew__setup": 0.0206156,
	"finish__clock__skew__hold": 0.0206156,
	"finish__timing__drv__max_slew_limit": 0.218536,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.179493,
	"finish__timing__drv__max_cap": 4,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00767525,
	"finish__power__switching__total": 0.00469008,
	"finish__power__leakage__total": 0.000504388,
	"finish__power__total": 0.0128697,
	"finish__design__io": 693,
	"finish__design__die__area": 60631.7,
	"finish__design__core__area": 55502.5,
	"finish__design__instance__count": 11126,
	"finish__design__instance__area": 23947.4,
	"finish__design__instance__count__stdcell": 11126,
	"finish__design__instance__area__stdcell": 23947.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.431466,
	"finish__design__instance__utilization__stdcell": 0.431466
}