{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1741216315995 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1741216315995 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1741216316011 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1741216316011 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1741216316027 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1741216316027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741216316758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741216316759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 05 18:11:56 2025 " "Processing started: Wed Mar 05 18:11:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741216316759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216316759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216316759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741216317118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shiftright_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shiftright_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_shiftright_tb " "Found entity 1: Datapath_shiftright_tb" {  } { { "Datapath_shiftright_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_shiftright_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322857 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_andor_tb.v(104) " "Verilog HDL information at Datapath_andor_tb.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_andor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_andor_tb.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741216322858 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_andor_tb.v(285) " "Verilog HDL information at Datapath_andor_tb.v(285): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_andor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_andor_tb.v" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741216322858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_andor_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath_andor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_and_tb " "Found entity 1: Datapath_and_tb" {  } { { "Datapath_andor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_andor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322858 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_or_tb " "Found entity 2: Datapath_or_tb" {  } { { "Datapath_andor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_andor_tb.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MDR.v(11) " "Verilog HDL information at MDR.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741216322863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryDataRegister " "Found entity 1: MemoryDataRegister" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit " "Found entity 1: CLA_32bit" {  } { { "CLA_32bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit_tb " "Found entity 1: CLA_4bit_tb" {  } { { "CLA_4bit_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit_tb " "Found entity 1: CLA_32bit_tb" {  } { { "CLA_32bit_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_4bit " "Found entity 1: RCA_4bit" {  } { { "RCA_4bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/RCA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rotate_operations.v 5 5 " "Found 5 design units, including 5 entities, in source file shift_rotate_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322871 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322871 ""} { "Info" "ISGN_ENTITY_NAME" "3 arithmetic_shift_right " "Found entity 3: arithmetic_shift_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322871 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322871 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rotate_operations_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_rotate_operations_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_tb " "Found entity 1: sr_tb" {  } { { "shift_rotate_operations_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_operations.v 4 4 " "Found 4 design units, including 4 entities, in source file logic_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_and " "Found entity 1: logic_and" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322873 ""} { "Info" "ISGN_ENTITY_NAME" "2 logic_or " "Found entity 2: logic_or" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322873 ""} { "Info" "ISGN_ENTITY_NAME" "3 logic_not " "Found entity 3: logic_not" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322873 ""} { "Info" "ISGN_ENTITY_NAME" "4 logic_negate " "Found entity 4: logic_negate" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file nrdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRdiv " "Found entity 1: NRdiv" {  } { { "NRdiv.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file nrdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRdiv_tb " "Found entity 1: NRdiv_tb" {  } { { "NRdiv_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMul " "Found entity 1: BoothMul" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothMul_tb " "Found entity 1: boothMul_tb" {  } { { "boothMul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/boothMul_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322880 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1741216322881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_addsub_tb.v(104) " "Verilog HDL information at Datapath_addsub_tb.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_addsub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741216322882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_addsub_tb.v(285) " "Verilog HDL information at Datapath_addsub_tb.v(285): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_addsub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741216322883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_addsub_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath_addsub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_add_tb " "Found entity 1: Datapath_add_tb" {  } { { "Datapath_addsub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322883 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_sub_tb " "Found entity 2: Datapath_sub_tb" {  } { { "Datapath_addsub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322883 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_div_tb.v(103) " "Verilog HDL information at Datapath_div_tb.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_div_tb.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741216322884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_div_tb " "Found entity 1: Datapath_div_tb" {  } { { "Datapath_div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322884 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_negate_tb.v(99) " "Verilog HDL information at Datapath_negate_tb.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_negate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_negate_tb.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741216322885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_negate_tb " "Found entity 1: Datapath_negate_tb" {  } { { "Datapath_negate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_negate_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_mul_tb " "Found entity 1: Datapath_mul_tb" {  } { { "Datapath_mul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322887 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_not_tb.v(99) " "Verilog HDL information at Datapath_not_tb.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_not_tb.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741216322888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_not_tb " "Found entity 1: Datapath_not_tb" {  } { { "Datapath_not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322888 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_ror_tb.v(104) " "Verilog HDL information at Datapath_ror_tb.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_ror_tb.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741216322889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_ror_tb " "Found entity 1: Datapath_ror_tb" {  } { { "Datapath_ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322890 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_rol_tb.v(104) " "Verilog HDL information at Datapath_rol_tb.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_rol_tb.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741216322891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_rol_tb " "Found entity 1: Datapath_rol_tb" {  } { { "Datapath_rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_shra_tb " "Found entity 1: Datapath_shra_tb" {  } { { "Datapath_shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_shra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_shl_tb " "Found entity 1: Datapath_shl_tb" {  } { { "Datapath_shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741216322894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg0Out Datapath.v(38) " "Verilog HDL Implicit Net warning at Datapath.v(38): created implicit net for \"reg0Out\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741216322894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MARIn Datapath.v(125) " "Verilog HDL Implicit Net warning at Datapath.v(125): created implicit net for \"MARIn\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741216322894 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ram_block Ram.v(14) " "Verilog HDL error at Ram.v(14): object \"ram_block\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1741216322899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322913 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741216322944 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 05 18:12:02 2025 " "Processing ended: Wed Mar 05 18:12:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741216322944 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741216322944 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741216322944 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216322944 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741216323520 ""}
