# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_0bkb BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cud BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2dEe BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3eOg BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4fYi BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_5g8j BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6hbi BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7ibs BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8jbC BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9kbM BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1lbW BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1mb6 BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ncg BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ocq BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1pcA BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1qcK BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1rcU BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1sc4 BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1tde BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1udo BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2vdy BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2wdI BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2xdS BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2yd2 BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2zec BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Aem BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Bew BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2CeG BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2DeQ BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Ee0 BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Ffa BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Gfk BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Hfu BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3IfE BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3JfO BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3KfY BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Lf8 BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Mgi BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Ngs BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3OgC BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4PgM BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4QgW BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Rg6 BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Shg BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Thq BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4UhA BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4VhK BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4WhU BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Xh4 BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Yie BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_5Zio BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_50iy BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_51iI BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_52iS BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_53i2 BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_54jc BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_55jm BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_56jw BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_57jG BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_58jQ BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_69j0 BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bak BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bbk BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bck BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bdk BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bek BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bfk BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bgk BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bhl BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bil BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bjl BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bkl BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bll BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bml BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bnm BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bom BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bpm BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bqm BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7brm BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bsm BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8btn BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bun BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bvn BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bwn BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bxn BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8byn BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bzo BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bAo BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bBo BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bCo BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bDo BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bEo BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bFp BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bGp BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bHp BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bIp BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bJp BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bKp BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bLp BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bMq BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bNq BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bOq BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bPq BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bQq BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bRq BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bSr BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bTr BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bUr BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bVr BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bWr BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bXr BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bYs BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bZs BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b0s BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b1s BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b2s BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b3s BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b4t BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b5t BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b6t BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b7t BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b8t BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b9t BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cau BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cbu BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ccu BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cdu BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ceu BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name p_promoted279 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted279 \
    op interface \
    ports { p_promoted279 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name p_promoted277 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted277 \
    op interface \
    ports { p_promoted277 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name p_promoted275 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted275 \
    op interface \
    ports { p_promoted275 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name p_promoted273 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted273 \
    op interface \
    ports { p_promoted273 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name p_promoted271 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted271 \
    op interface \
    ports { p_promoted271 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name p_promoted269 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted269 \
    op interface \
    ports { p_promoted269 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name p_promoted267 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted267 \
    op interface \
    ports { p_promoted267 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name p_promoted265 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted265 \
    op interface \
    ports { p_promoted265 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name p_promoted263 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted263 \
    op interface \
    ports { p_promoted263 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name p_promoted261 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted261 \
    op interface \
    ports { p_promoted261 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name p_promoted259 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted259 \
    op interface \
    ports { p_promoted259 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name p_promoted257 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted257 \
    op interface \
    ports { p_promoted257 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name p_promoted255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted255 \
    op interface \
    ports { p_promoted255 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name p_promoted253 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted253 \
    op interface \
    ports { p_promoted253 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name p_promoted251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted251 \
    op interface \
    ports { p_promoted251 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name p_promoted249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted249 \
    op interface \
    ports { p_promoted249 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name p_promoted247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted247 \
    op interface \
    ports { p_promoted247 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name p_promoted245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted245 \
    op interface \
    ports { p_promoted245 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name p_promoted243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted243 \
    op interface \
    ports { p_promoted243 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name p_promoted241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted241 \
    op interface \
    ports { p_promoted241 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name p_promoted239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted239 \
    op interface \
    ports { p_promoted239 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name p_promoted237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted237 \
    op interface \
    ports { p_promoted237 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name p_promoted235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted235 \
    op interface \
    ports { p_promoted235 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name p_promoted233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted233 \
    op interface \
    ports { p_promoted233 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name p_promoted231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted231 \
    op interface \
    ports { p_promoted231 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name p_promoted229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted229 \
    op interface \
    ports { p_promoted229 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name p_promoted227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted227 \
    op interface \
    ports { p_promoted227 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name p_promoted225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted225 \
    op interface \
    ports { p_promoted225 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name p_promoted223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted223 \
    op interface \
    ports { p_promoted223 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name p_promoted221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted221 \
    op interface \
    ports { p_promoted221 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name p_promoted219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted219 \
    op interface \
    ports { p_promoted219 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name p_promoted217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted217 \
    op interface \
    ports { p_promoted217 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name p_promoted215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted215 \
    op interface \
    ports { p_promoted215 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name p_promoted213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted213 \
    op interface \
    ports { p_promoted213 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name p_promoted211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted211 \
    op interface \
    ports { p_promoted211 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name p_promoted209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted209 \
    op interface \
    ports { p_promoted209 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name p_promoted207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted207 \
    op interface \
    ports { p_promoted207 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name p_promoted205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted205 \
    op interface \
    ports { p_promoted205 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name p_promoted203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted203 \
    op interface \
    ports { p_promoted203 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name p_promoted201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted201 \
    op interface \
    ports { p_promoted201 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name p_promoted199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted199 \
    op interface \
    ports { p_promoted199 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name p_promoted197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted197 \
    op interface \
    ports { p_promoted197 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name p_promoted195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted195 \
    op interface \
    ports { p_promoted195 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name p_promoted193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted193 \
    op interface \
    ports { p_promoted193 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name p_promoted191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted191 \
    op interface \
    ports { p_promoted191 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name p_promoted189 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted189 \
    op interface \
    ports { p_promoted189 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name p_promoted187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted187 \
    op interface \
    ports { p_promoted187 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name p_promoted185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted185 \
    op interface \
    ports { p_promoted185 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name p_promoted183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted183 \
    op interface \
    ports { p_promoted183 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name p_promoted181 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted181 \
    op interface \
    ports { p_promoted181 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name p_promoted179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted179 \
    op interface \
    ports { p_promoted179 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name p_promoted177 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted177 \
    op interface \
    ports { p_promoted177 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name p_promoted175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted175 \
    op interface \
    ports { p_promoted175 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name p_promoted173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted173 \
    op interface \
    ports { p_promoted173 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name p_promoted171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted171 \
    op interface \
    ports { p_promoted171 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name p_promoted169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted169 \
    op interface \
    ports { p_promoted169 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name p_promoted167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted167 \
    op interface \
    ports { p_promoted167 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name p_promoted165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted165 \
    op interface \
    ports { p_promoted165 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name p_promoted163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted163 \
    op interface \
    ports { p_promoted163 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name p_promoted161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted161 \
    op interface \
    ports { p_promoted161 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name p_promoted159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted159 \
    op interface \
    ports { p_promoted159 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name p_promoted157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted157 \
    op interface \
    ports { p_promoted157 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name p_promoted155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted155 \
    op interface \
    ports { p_promoted155 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name p_promoted153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted153 \
    op interface \
    ports { p_promoted153 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name p_promoted151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted151 \
    op interface \
    ports { p_promoted151 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name p_promoted149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted149 \
    op interface \
    ports { p_promoted149 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name p_promoted147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted147 \
    op interface \
    ports { p_promoted147 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name p_promoted145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted145 \
    op interface \
    ports { p_promoted145 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name p_promoted143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted143 \
    op interface \
    ports { p_promoted143 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name p_promoted141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted141 \
    op interface \
    ports { p_promoted141 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name p_promoted139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted139 \
    op interface \
    ports { p_promoted139 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name p_promoted137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted137 \
    op interface \
    ports { p_promoted137 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name p_promoted135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted135 \
    op interface \
    ports { p_promoted135 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name p_promoted133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted133 \
    op interface \
    ports { p_promoted133 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name p_promoted131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted131 \
    op interface \
    ports { p_promoted131 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name p_promoted129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted129 \
    op interface \
    ports { p_promoted129 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name p_promoted127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted127 \
    op interface \
    ports { p_promoted127 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name p_promoted125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted125 \
    op interface \
    ports { p_promoted125 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name p_promoted123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted123 \
    op interface \
    ports { p_promoted123 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name p_promoted121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted121 \
    op interface \
    ports { p_promoted121 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name p_promoted119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted119 \
    op interface \
    ports { p_promoted119 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name p_promoted117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted117 \
    op interface \
    ports { p_promoted117 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name p_promoted115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted115 \
    op interface \
    ports { p_promoted115 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name p_promoted113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted113 \
    op interface \
    ports { p_promoted113 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name p_promoted111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted111 \
    op interface \
    ports { p_promoted111 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name p_promoted109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted109 \
    op interface \
    ports { p_promoted109 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name p_promoted107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted107 \
    op interface \
    ports { p_promoted107 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name p_promoted105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted105 \
    op interface \
    ports { p_promoted105 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name p_promoted103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted103 \
    op interface \
    ports { p_promoted103 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name p_promoted101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted101 \
    op interface \
    ports { p_promoted101 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name p_promoted99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted99 \
    op interface \
    ports { p_promoted99 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name p_promoted97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted97 \
    op interface \
    ports { p_promoted97 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name p_promoted95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted95 \
    op interface \
    ports { p_promoted95 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name p_promoted93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted93 \
    op interface \
    ports { p_promoted93 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name p_promoted91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted91 \
    op interface \
    ports { p_promoted91 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name p_promoted89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted89 \
    op interface \
    ports { p_promoted89 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name p_promoted87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted87 \
    op interface \
    ports { p_promoted87 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name p_promoted85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted85 \
    op interface \
    ports { p_promoted85 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name p_promoted83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted83 \
    op interface \
    ports { p_promoted83 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name p_promoted81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted81 \
    op interface \
    ports { p_promoted81 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name p_promoted79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted79 \
    op interface \
    ports { p_promoted79 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name p_promoted77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted77 \
    op interface \
    ports { p_promoted77 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name p_promoted75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted75 \
    op interface \
    ports { p_promoted75 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name p_promoted73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted73 \
    op interface \
    ports { p_promoted73 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name p_promoted71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted71 \
    op interface \
    ports { p_promoted71 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name p_promoted69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted69 \
    op interface \
    ports { p_promoted69 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name p_promoted67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted67 \
    op interface \
    ports { p_promoted67 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name p_promoted65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted65 \
    op interface \
    ports { p_promoted65 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name p_promoted63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted63 \
    op interface \
    ports { p_promoted63 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name p_promoted61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted61 \
    op interface \
    ports { p_promoted61 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name p_promoted59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted59 \
    op interface \
    ports { p_promoted59 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name p_promoted57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted57 \
    op interface \
    ports { p_promoted57 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name p_promoted55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted55 \
    op interface \
    ports { p_promoted55 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name p_promoted53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted53 \
    op interface \
    ports { p_promoted53 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name p_promoted51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted51 \
    op interface \
    ports { p_promoted51 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name p_promoted49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted49 \
    op interface \
    ports { p_promoted49 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name p_promoted47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted47 \
    op interface \
    ports { p_promoted47 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name p_promoted45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted45 \
    op interface \
    ports { p_promoted45 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name p_promoted43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted43 \
    op interface \
    ports { p_promoted43 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name p_promoted41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted41 \
    op interface \
    ports { p_promoted41 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name p_promoted39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted39 \
    op interface \
    ports { p_promoted39 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name p_promoted37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted37 \
    op interface \
    ports { p_promoted37 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name p_promoted35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted35 \
    op interface \
    ports { p_promoted35 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name p_promoted33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted33 \
    op interface \
    ports { p_promoted33 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name p_promoted31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted31 \
    op interface \
    ports { p_promoted31 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name p_promoted29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted29 \
    op interface \
    ports { p_promoted29 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name p_promoted6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted6 \
    op interface \
    ports { p_promoted6 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name p_promoted \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_promoted \
    op interface \
    ports { p_promoted { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name input_r \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_r \
    op interface \
    ports { input_r_dout { I 10 vector } input_r_empty_n { I 1 bit } input_r_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name add_ln74_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_out \
    op interface \
    ports { add_ln74_out { O 16 vector } add_ln74_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name add_ln74_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_1_out \
    op interface \
    ports { add_ln74_1_out { O 16 vector } add_ln74_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name add_ln74_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_2_out \
    op interface \
    ports { add_ln74_2_out { O 16 vector } add_ln74_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name add_ln74_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_3_out \
    op interface \
    ports { add_ln74_3_out { O 16 vector } add_ln74_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name add_ln74_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_4_out \
    op interface \
    ports { add_ln74_4_out { O 16 vector } add_ln74_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name add_ln74_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_5_out \
    op interface \
    ports { add_ln74_5_out { O 16 vector } add_ln74_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name add_ln74_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_6_out \
    op interface \
    ports { add_ln74_6_out { O 16 vector } add_ln74_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name add_ln74_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_7_out \
    op interface \
    ports { add_ln74_7_out { O 16 vector } add_ln74_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name add_ln74_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_8_out \
    op interface \
    ports { add_ln74_8_out { O 16 vector } add_ln74_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name add_ln74_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_9_out \
    op interface \
    ports { add_ln74_9_out { O 16 vector } add_ln74_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name add_ln74_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_10_out \
    op interface \
    ports { add_ln74_10_out { O 16 vector } add_ln74_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name add_ln74_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_11_out \
    op interface \
    ports { add_ln74_11_out { O 16 vector } add_ln74_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name add_ln74_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_12_out \
    op interface \
    ports { add_ln74_12_out { O 16 vector } add_ln74_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name add_ln74_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_13_out \
    op interface \
    ports { add_ln74_13_out { O 16 vector } add_ln74_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name add_ln74_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_14_out \
    op interface \
    ports { add_ln74_14_out { O 16 vector } add_ln74_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name add_ln74_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_15_out \
    op interface \
    ports { add_ln74_15_out { O 16 vector } add_ln74_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name add_ln74_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_16_out \
    op interface \
    ports { add_ln74_16_out { O 16 vector } add_ln74_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name add_ln74_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_17_out \
    op interface \
    ports { add_ln74_17_out { O 16 vector } add_ln74_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name add_ln74_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_18_out \
    op interface \
    ports { add_ln74_18_out { O 16 vector } add_ln74_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name add_ln74_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_19_out \
    op interface \
    ports { add_ln74_19_out { O 16 vector } add_ln74_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name add_ln74_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_20_out \
    op interface \
    ports { add_ln74_20_out { O 16 vector } add_ln74_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name add_ln74_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_21_out \
    op interface \
    ports { add_ln74_21_out { O 16 vector } add_ln74_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name add_ln74_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_22_out \
    op interface \
    ports { add_ln74_22_out { O 16 vector } add_ln74_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name add_ln74_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_23_out \
    op interface \
    ports { add_ln74_23_out { O 16 vector } add_ln74_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name add_ln74_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_24_out \
    op interface \
    ports { add_ln74_24_out { O 16 vector } add_ln74_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name add_ln74_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_25_out \
    op interface \
    ports { add_ln74_25_out { O 16 vector } add_ln74_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name add_ln74_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_26_out \
    op interface \
    ports { add_ln74_26_out { O 16 vector } add_ln74_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name add_ln74_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_27_out \
    op interface \
    ports { add_ln74_27_out { O 16 vector } add_ln74_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name add_ln74_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_28_out \
    op interface \
    ports { add_ln74_28_out { O 16 vector } add_ln74_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name add_ln74_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_29_out \
    op interface \
    ports { add_ln74_29_out { O 16 vector } add_ln74_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name add_ln74_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_30_out \
    op interface \
    ports { add_ln74_30_out { O 16 vector } add_ln74_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name add_ln74_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_31_out \
    op interface \
    ports { add_ln74_31_out { O 16 vector } add_ln74_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name add_ln74_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_32_out \
    op interface \
    ports { add_ln74_32_out { O 16 vector } add_ln74_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name add_ln74_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_33_out \
    op interface \
    ports { add_ln74_33_out { O 16 vector } add_ln74_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name add_ln74_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_34_out \
    op interface \
    ports { add_ln74_34_out { O 16 vector } add_ln74_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name add_ln74_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_35_out \
    op interface \
    ports { add_ln74_35_out { O 16 vector } add_ln74_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name add_ln74_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_36_out \
    op interface \
    ports { add_ln74_36_out { O 16 vector } add_ln74_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name add_ln74_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_37_out \
    op interface \
    ports { add_ln74_37_out { O 16 vector } add_ln74_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name add_ln74_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_38_out \
    op interface \
    ports { add_ln74_38_out { O 16 vector } add_ln74_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name add_ln74_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_39_out \
    op interface \
    ports { add_ln74_39_out { O 16 vector } add_ln74_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name add_ln74_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_40_out \
    op interface \
    ports { add_ln74_40_out { O 16 vector } add_ln74_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name add_ln74_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_41_out \
    op interface \
    ports { add_ln74_41_out { O 16 vector } add_ln74_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name add_ln74_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_42_out \
    op interface \
    ports { add_ln74_42_out { O 16 vector } add_ln74_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name add_ln74_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_43_out \
    op interface \
    ports { add_ln74_43_out { O 16 vector } add_ln74_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name add_ln74_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_44_out \
    op interface \
    ports { add_ln74_44_out { O 16 vector } add_ln74_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name add_ln74_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_45_out \
    op interface \
    ports { add_ln74_45_out { O 16 vector } add_ln74_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name add_ln74_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_46_out \
    op interface \
    ports { add_ln74_46_out { O 16 vector } add_ln74_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name add_ln74_47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_47_out \
    op interface \
    ports { add_ln74_47_out { O 16 vector } add_ln74_47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name add_ln74_48_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_48_out \
    op interface \
    ports { add_ln74_48_out { O 16 vector } add_ln74_48_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name add_ln74_49_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_49_out \
    op interface \
    ports { add_ln74_49_out { O 16 vector } add_ln74_49_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name add_ln74_50_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_50_out \
    op interface \
    ports { add_ln74_50_out { O 16 vector } add_ln74_50_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name add_ln74_51_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_51_out \
    op interface \
    ports { add_ln74_51_out { O 16 vector } add_ln74_51_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name add_ln74_52_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_52_out \
    op interface \
    ports { add_ln74_52_out { O 16 vector } add_ln74_52_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name add_ln74_53_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_53_out \
    op interface \
    ports { add_ln74_53_out { O 16 vector } add_ln74_53_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name add_ln74_54_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_54_out \
    op interface \
    ports { add_ln74_54_out { O 16 vector } add_ln74_54_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name add_ln74_55_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_55_out \
    op interface \
    ports { add_ln74_55_out { O 16 vector } add_ln74_55_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name add_ln74_56_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_56_out \
    op interface \
    ports { add_ln74_56_out { O 16 vector } add_ln74_56_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name add_ln74_57_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_57_out \
    op interface \
    ports { add_ln74_57_out { O 16 vector } add_ln74_57_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name add_ln74_58_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_58_out \
    op interface \
    ports { add_ln74_58_out { O 16 vector } add_ln74_58_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name add_ln74_59_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_59_out \
    op interface \
    ports { add_ln74_59_out { O 16 vector } add_ln74_59_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name add_ln74_60_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_60_out \
    op interface \
    ports { add_ln74_60_out { O 16 vector } add_ln74_60_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name add_ln74_61_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_61_out \
    op interface \
    ports { add_ln74_61_out { O 16 vector } add_ln74_61_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name add_ln74_62_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_62_out \
    op interface \
    ports { add_ln74_62_out { O 16 vector } add_ln74_62_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name add_ln74_63_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_63_out \
    op interface \
    ports { add_ln74_63_out { O 16 vector } add_ln74_63_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name add_ln74_64_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_64_out \
    op interface \
    ports { add_ln74_64_out { O 16 vector } add_ln74_64_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name add_ln74_65_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_65_out \
    op interface \
    ports { add_ln74_65_out { O 16 vector } add_ln74_65_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name add_ln74_66_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_66_out \
    op interface \
    ports { add_ln74_66_out { O 16 vector } add_ln74_66_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name add_ln74_67_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_67_out \
    op interface \
    ports { add_ln74_67_out { O 16 vector } add_ln74_67_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name add_ln74_68_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_68_out \
    op interface \
    ports { add_ln74_68_out { O 16 vector } add_ln74_68_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name add_ln74_69_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_69_out \
    op interface \
    ports { add_ln74_69_out { O 16 vector } add_ln74_69_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name add_ln74_70_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_70_out \
    op interface \
    ports { add_ln74_70_out { O 16 vector } add_ln74_70_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name add_ln74_71_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_71_out \
    op interface \
    ports { add_ln74_71_out { O 16 vector } add_ln74_71_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name add_ln74_72_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_72_out \
    op interface \
    ports { add_ln74_72_out { O 16 vector } add_ln74_72_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name add_ln74_73_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_73_out \
    op interface \
    ports { add_ln74_73_out { O 16 vector } add_ln74_73_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name add_ln74_74_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_74_out \
    op interface \
    ports { add_ln74_74_out { O 16 vector } add_ln74_74_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name add_ln74_75_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_75_out \
    op interface \
    ports { add_ln74_75_out { O 16 vector } add_ln74_75_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name add_ln74_76_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_76_out \
    op interface \
    ports { add_ln74_76_out { O 16 vector } add_ln74_76_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name add_ln74_77_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_77_out \
    op interface \
    ports { add_ln74_77_out { O 16 vector } add_ln74_77_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name add_ln74_78_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_78_out \
    op interface \
    ports { add_ln74_78_out { O 16 vector } add_ln74_78_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name add_ln74_79_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_79_out \
    op interface \
    ports { add_ln74_79_out { O 16 vector } add_ln74_79_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name add_ln74_80_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_80_out \
    op interface \
    ports { add_ln74_80_out { O 16 vector } add_ln74_80_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name add_ln74_81_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_81_out \
    op interface \
    ports { add_ln74_81_out { O 16 vector } add_ln74_81_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name add_ln74_82_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_82_out \
    op interface \
    ports { add_ln74_82_out { O 16 vector } add_ln74_82_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name add_ln74_83_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_83_out \
    op interface \
    ports { add_ln74_83_out { O 16 vector } add_ln74_83_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name add_ln74_84_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_84_out \
    op interface \
    ports { add_ln74_84_out { O 16 vector } add_ln74_84_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name add_ln74_85_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_85_out \
    op interface \
    ports { add_ln74_85_out { O 16 vector } add_ln74_85_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name add_ln74_86_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_86_out \
    op interface \
    ports { add_ln74_86_out { O 16 vector } add_ln74_86_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name add_ln74_87_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_87_out \
    op interface \
    ports { add_ln74_87_out { O 16 vector } add_ln74_87_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name add_ln74_88_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_88_out \
    op interface \
    ports { add_ln74_88_out { O 16 vector } add_ln74_88_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name add_ln74_89_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_89_out \
    op interface \
    ports { add_ln74_89_out { O 16 vector } add_ln74_89_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name add_ln74_90_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_90_out \
    op interface \
    ports { add_ln74_90_out { O 16 vector } add_ln74_90_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name add_ln74_91_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_91_out \
    op interface \
    ports { add_ln74_91_out { O 16 vector } add_ln74_91_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name add_ln74_92_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_92_out \
    op interface \
    ports { add_ln74_92_out { O 16 vector } add_ln74_92_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name add_ln74_93_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_93_out \
    op interface \
    ports { add_ln74_93_out { O 16 vector } add_ln74_93_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name add_ln74_94_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_94_out \
    op interface \
    ports { add_ln74_94_out { O 16 vector } add_ln74_94_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name add_ln74_95_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_95_out \
    op interface \
    ports { add_ln74_95_out { O 16 vector } add_ln74_95_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name add_ln74_96_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_96_out \
    op interface \
    ports { add_ln74_96_out { O 16 vector } add_ln74_96_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name add_ln74_97_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_97_out \
    op interface \
    ports { add_ln74_97_out { O 16 vector } add_ln74_97_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name add_ln74_98_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_98_out \
    op interface \
    ports { add_ln74_98_out { O 16 vector } add_ln74_98_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name add_ln74_99_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_99_out \
    op interface \
    ports { add_ln74_99_out { O 16 vector } add_ln74_99_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name add_ln74_100_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_100_out \
    op interface \
    ports { add_ln74_100_out { O 16 vector } add_ln74_100_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name add_ln74_101_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_101_out \
    op interface \
    ports { add_ln74_101_out { O 16 vector } add_ln74_101_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name add_ln74_102_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_102_out \
    op interface \
    ports { add_ln74_102_out { O 16 vector } add_ln74_102_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name add_ln74_103_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_103_out \
    op interface \
    ports { add_ln74_103_out { O 16 vector } add_ln74_103_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name add_ln74_104_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_104_out \
    op interface \
    ports { add_ln74_104_out { O 16 vector } add_ln74_104_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name add_ln74_105_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_105_out \
    op interface \
    ports { add_ln74_105_out { O 16 vector } add_ln74_105_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name add_ln74_106_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_106_out \
    op interface \
    ports { add_ln74_106_out { O 16 vector } add_ln74_106_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name add_ln74_107_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_107_out \
    op interface \
    ports { add_ln74_107_out { O 16 vector } add_ln74_107_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name add_ln74_108_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_108_out \
    op interface \
    ports { add_ln74_108_out { O 16 vector } add_ln74_108_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name add_ln74_109_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_109_out \
    op interface \
    ports { add_ln74_109_out { O 16 vector } add_ln74_109_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name add_ln74_110_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_110_out \
    op interface \
    ports { add_ln74_110_out { O 16 vector } add_ln74_110_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name add_ln74_111_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_111_out \
    op interface \
    ports { add_ln74_111_out { O 16 vector } add_ln74_111_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name add_ln74_112_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_112_out \
    op interface \
    ports { add_ln74_112_out { O 16 vector } add_ln74_112_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name add_ln74_113_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_113_out \
    op interface \
    ports { add_ln74_113_out { O 16 vector } add_ln74_113_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name add_ln74_114_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_114_out \
    op interface \
    ports { add_ln74_114_out { O 16 vector } add_ln74_114_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name add_ln74_115_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_115_out \
    op interface \
    ports { add_ln74_115_out { O 16 vector } add_ln74_115_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name add_ln74_116_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_116_out \
    op interface \
    ports { add_ln74_116_out { O 16 vector } add_ln74_116_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name add_ln74_117_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_117_out \
    op interface \
    ports { add_ln74_117_out { O 16 vector } add_ln74_117_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name add_ln74_118_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_118_out \
    op interface \
    ports { add_ln74_118_out { O 16 vector } add_ln74_118_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name add_ln74_119_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_119_out \
    op interface \
    ports { add_ln74_119_out { O 16 vector } add_ln74_119_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name add_ln74_120_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_120_out \
    op interface \
    ports { add_ln74_120_out { O 16 vector } add_ln74_120_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name add_ln74_121_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_121_out \
    op interface \
    ports { add_ln74_121_out { O 16 vector } add_ln74_121_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name add_ln74_122_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_122_out \
    op interface \
    ports { add_ln74_122_out { O 16 vector } add_ln74_122_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name add_ln74_123_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_123_out \
    op interface \
    ports { add_ln74_123_out { O 16 vector } add_ln74_123_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name add_ln74_124_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_124_out \
    op interface \
    ports { add_ln74_124_out { O 16 vector } add_ln74_124_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name add_ln74_125_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_125_out \
    op interface \
    ports { add_ln74_125_out { O 16 vector } add_ln74_125_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name add_ln74_126_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_126_out \
    op interface \
    ports { add_ln74_126_out { O 16 vector } add_ln74_126_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name add_ln74_127_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln74_127_out \
    op interface \
    ports { add_ln74_127_out { O 16 vector } add_ln74_127_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName snn_mnist_hls_flow_control_loop_pipe_sequential_init_U
set CompName snn_mnist_hls_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix snn_mnist_hls_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


