# Copyright Google LLC
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# asm_tests       : Path to directed, hand-coded assembly test file or directory
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------

- test: rv32_vm_satp_access
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_satp_access.S

- test: rv32_vm_invalid_pte_level_1_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_invalid_pte_level_1.S

- test: rv32_vm_invalid_pte_level_1_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -Dsmdoe=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_invalid_pte_level_1.S

- test: rv32_vm_invalid_pte_level_0_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_invalid_pte_level_0.S

- test: rv32_vm_invalid_pte_level_0_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -Dsmdoe=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_invalid_pte_level_0.S

- test: rv32_vm_misaligned_superpage_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_misaligned_superpage.S

- test: rv32_vm_misaligned_superpage_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -Dsmdoe=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_misaligned_superpage.S

- test: rv32_vm_sum_set_level_1
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_sum_set_level_1.S

- test: rv32_vm_sum_set_level_0
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_sum_set_level_0.S

- test: rv32_vm_rwx_access_smode_01
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_rwx_access_smode_01.S

- test: rv32_vm_rwx_access_smode_02
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_rwx_access_smode_02.S

- test: rv32_vm_rwx_access_smode_03
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_rwx_access_smode_03.S

- test: rv32_vm_rwx_access_smode_04
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_rwx_access_smode_04.S
   
- test: rv32_vm_access_bit_level_0_01_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -Dsmode=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_access_bit_level_0.S

- test: rv32_vm_access_bit_level_0_01_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_access_bit_level_0.S

- test: rv32_vm_access_bit_level_1_02_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -Dsmode=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_access_bit_level_1.S

- test: rv32_vm_access_bit_level_1_02_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_access_bit_level_1.S

- test: rv32_vm_mxr_clear_level_0_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -Dsmode=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_mxr_clear_level_0.S

- test: rv32_vm_mxr_clear_level_0_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_mxr_clear_level_0.S

- test: rv32_vm_mxr_clear_level_1_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -Dsmode=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_mxr_clear_level_1.S

- test: rv32_vm_mxr_clear_level_1_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_mxr_clear_level_1.S

- test: rv32_vm_sum_clear_level_0
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -Dsmode=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_sum_clear_level_0.S

- test: rv32_vm_sum_clear_level_1
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -Dsmode=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_sum_clear_level_1.S

- test: rv32_vm_pmp_check_level_0_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -Dsmode=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_pmp_check_level_0.S

- test: rv32_vm_pmp_check_level_0_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_pmp_check_level_0.S

- test: rv32_vm_pmp_check_level_1_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -Dsmode=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_pmp_check_level_1.S

- test: rv32_vm_pmp_check_level_1_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_pmp_check_level_1.S

- test: rv32_vm_dirty_bit_level_1_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_dirty_bit_level_1.S

- test: rv32_vm_dirty_bit_level_1_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_dirty_bit_level_1.S 

- test: rv32_vm_dirty_bit_level_0_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_dirty_bit_level_0.S

- test: rv32_vm_dirty_bit_level_0_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_dirty_bit_level_0.S

- test: rv32_vm_mstatus_tvm_level_1_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_mstatus_tvm_level_1.S  

- test: rv32_vm_mstatus_tvm_level_1_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_mstatus_tvm_level_1.S   

- test: rv32_vm_mstatus_tvm_level_0_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_mstatus_tvm_level_0.S   

- test: rv32_vm_mstatus_tvm_level_0_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_mstatus_tvm_level_0.S   

- test: rv32_vm_mxr_set_level_1_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_mxr_set_level_1.S

- test: rv32_vm_mxr_set_level_1_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_mxr_set_level_1.S

- test: rv32_vm_mxr_set_level_0_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_mxr_set_level_0.S

- test: rv32_vm_mxr_set_level_0_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_mxr_set_level_0.S

- test: rv32_vm_rwx_reserved_level_1_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_rwx_reserved_level_1.S

- test: rv32_vm_rwx_reserved_level_1_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_rwx_reserved_level_1.S

- test: rv32_vm_rwx_reserved_level_0_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_rwx_reserved_level_0.S

- test: rv32_vm_rwx_reserved_level_0_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32  
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_rwx_reserved_level_0.S

- test: rv32_vm_satp_mode_set
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32 
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_satp_mode_set.S

- test: rv32_vm_nonlead_pte_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32 
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_nonleaf_pte.S

- test: rv32_vm_nonlead_pte_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32 
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_nonleaf_pte.S

- test: rv32_vm_pte_pmp_check_level_1_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32 
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_pte_pmp_check_level_1.S

- test: rv32_vm_pte_pmp_check_level_1_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32 
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_pte_pmp_check_level_1.S

- test: rv32_vm_pte_pmp_check_level_0_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32 
  gcc_opts: "-DENTROPY=0x1 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_pte_pmp_check_level_0.S

- test: rv32_vm_pte_pmp_check_level_0_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32 
  gcc_opts: "-DENTROPY=0x1 -static -Dsmode=True -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-tests/isa/macros/scalar/ -I<path_var>/riscv-tests/env/p/ -I<path_var>/riscv-tests/riscv-target/spike/"
  asm_tests: <path_var>/custom/sv32/vm_pte_pmp_check_level_0.S

- test: rv32_vm_bare_mode_level_1_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_bare_mode_level_1.S

- test: rv32_vm_bare_mode_level_1_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -Dsmode=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_bare_mode_level_1.S
  
- test: rv32_vm_bare_mode_level_0_u
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_bare_mode_level_0.S

- test: rv32_vm_bare_mode_level_0_s
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -Dsmode=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_bare_mode_level_0.S

- test: rv32_vm_pte_u_bit_set_01
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_pte_u_bit_set_01.S

- test: rv32_vm_pte_u_bit_set_02
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_pte_u_bit_set_02.S

- test: rv32_vm_pte_u_bit_set_03
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_pte_u_bit_set_03.S

- test: rv32_vm_pte_u_bit_set_04
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_pte_u_bit_set_04.S

- test: rv32_vm_pte_u_bit_unset_level_1
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_pte_u_bit_unset_level_1.S

- test: rv32_vm_pte_u_bit_unset_level_0
  iterations: 1
  path_var: TESTS_PATH
  march: rv32izicsr
  mabi: ilp32
  gcc_opts: "-DXLEN=32 -DTEST_CASE_1=True -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I<path_var>/riscv-arch-test/riscv-test-suite/env/ -I<path_var>/riscv-arch-test/riscv-target/spike/ -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True"
  asm_tests: <path_var>/custom/sv32/vm_pte_u_bit_unset_level_0.S
  