<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dmc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc_phy.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc_phy.v</a>
defines: 
time_elapsed: 0.527s
ram usage: 17560 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dmc <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc_phy.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc_phy.v</a>
module bsg_dmc_phy_tx_bit_slice (
	clk_2x_i,
	wrdata_en_90_i,
	wrdata_90_i,
	dq_o,
	dq_oe_n_o
);
	input clk_2x_i;
	input wrdata_en_90_i;
	input [1:0] wrdata_90_i;
	output reg dq_o;
	output reg dq_oe_n_o;
	wire clk_2x_n = ~clk_2x_i;
	reg odd;
	always @(posedge clk_2x_n)
		if (wrdata_en_90_i) begin
			odd &lt;= ~odd;
			if (odd)
				dq_o &lt;= wrdata_90_i[1];
			else
				dq_o &lt;= wrdata_90_i[0];
			dq_oe_n_o &lt;= 1&#39;b0;
		end
		else begin
			odd &lt;= 1&#39;b0;
			dq_oe_n_o &lt;= 1&#39;b1;
		end
endmodule
module bsg_dmc_phy_rx_bit_slice (
	clk_1x_i,
	write_pointer_i,
	read_pointer_i,
	dq_i,
	dqs_p_i,
	dqs_n_i,
	rddata_even_o,
	rddata_odd_o
);
	input clk_1x_i;
	input [1:0] write_pointer_i;
	input [1:0] read_pointer_i;
	input dq_i;
	input dqs_p_i;
	input dqs_n_i;
	output reg rddata_even_o;
	output reg rddata_odd_o;
	reg [3:0] data_even;
	reg [3:0] data_odd;
	wire data_even_mux;
	wire data_odd_mux;
	always @(posedge dqs_p_i) data_even[write_pointer_i] &lt;= dq_i;
	always @(posedge dqs_n_i) data_odd[write_pointer_i] &lt;= dq_i;
	assign data_even_mux = data_even[read_pointer_i];
	assign data_odd_mux = data_odd[read_pointer_i];
	always @(posedge clk_1x_i) begin
		rddata_even_o &lt;= data_even_mux;
		rddata_odd_o &lt;= data_odd_mux;
	end
endmodule
module bsg_dmc_phy_bit_slice (
	clk_1x_i,
	clk_2x_i,
	dqs_p_i,
	dqs_n_i,
	wrdata_en_90_i,
	wrdata_90_i,
	dq_o,
	dq_oe_n_o,
	dq_i,
	write_pointer_i,
	read_pointer_i,
	rddata_even_o,
	rddata_odd_o
);
	input clk_1x_i;
	input clk_2x_i;
	input dqs_p_i;
	input dqs_n_i;
	input wrdata_en_90_i;
	input [1:0] wrdata_90_i;
	output dq_o;
	output dq_oe_n_o;
	input dq_i;
	input [1:0] write_pointer_i;
	input [1:0] read_pointer_i;
	output rddata_even_o;
	output rddata_odd_o;
	bsg_dmc_phy_tx_bit_slice tx_bit_slice(
		.clk_2x_i(clk_2x_i),
		.wrdata_en_90_i(wrdata_en_90_i),
		.wrdata_90_i(wrdata_90_i),
		.dq_o(dq_o),
		.dq_oe_n_o(dq_oe_n_o)
	);
	bsg_dmc_phy_rx_bit_slice rx_bit_slice(
		.clk_1x_i(clk_1x_i),
		.write_pointer_i(write_pointer_i),
		.read_pointer_i(read_pointer_i),
		.dq_i(dq_i),
		.dqs_p_i(dqs_p_i),
		.dqs_n_i(dqs_n_i),
		.rddata_even_o(rddata_even_o),
		.rddata_odd_o(rddata_odd_o)
	);
endmodule
module bsg_dmc_phy_byte_lane (
	reset_i,
	clk_1x_i,
	clk_2x_i,
	wrdata_en_i,
	wrdata_i,
	wrdata_mask_i,
	dm_oe_n_o,
	dm_o,
	dq_oe_n_o,
	dq_o,
	dqs_p_oe_n_o,
	dqs_p_o,
	dqs_n_oe_n_o,
	dqs_n_o,
	rp_inc_i,
	rddata_o,
	dq_i,
	dqs_p_i,
	dqs_n_i
);
	input reset_i;
	input clk_1x_i;
	input clk_2x_i;
	input wrdata_en_i;
	input [15:0] wrdata_i;
	input [1:0] wrdata_mask_i;
	output dm_oe_n_o;
	output dm_o;
	output [7:0] dq_oe_n_o;
	output [7:0] dq_o;
	output reg dqs_p_oe_n_o;
	output reg dqs_p_o;
	output reg dqs_n_oe_n_o;
	output reg dqs_n_o;
	input rp_inc_i;
	output [15:0] rddata_o;
	input [7:0] dq_i;
	input dqs_p_i;
	input dqs_n_i;
	wire clk_1x_p = clk_1x_i;
	wire clk_2x_p = clk_2x_i;
	wire clk_2x_n = ~clk_2x_i;
	reg wrdata_en_90;
	reg wrdata_en_180;
	reg [15:0] wrdata_90;
	wire [15:0] wrdata_180;
	reg [1:0] wrdata_mask_90;
	wire [1:0] wrdata_mask_180;
	reg [1:0] write_pointer;
	reg [1:0] read_pointer;
	genvar i;
	always @(posedge clk_2x_n) begin
		wrdata_en_90 &lt;= wrdata_en_i;
		wrdata_90 &lt;= wrdata_i;
		wrdata_mask_90 &lt;= wrdata_mask_i;
	end
	always @(posedge clk_2x_p) wrdata_en_180 &lt;= wrdata_en_i;
	always @(posedge clk_2x_p) begin
		dqs_p_oe_n_o &lt;= ~(wrdata_en_i | wrdata_en_180);
		dqs_n_oe_n_o &lt;= ~(wrdata_en_i | wrdata_en_180);
	end
	always @(posedge clk_2x_p)
		if (wrdata_en_i || wrdata_en_180) begin
			dqs_p_o &lt;= ~dqs_p_o;
			dqs_n_o &lt;= ~dqs_n_o;
		end
		else begin
			dqs_p_o &lt;= 1&#39;b1;
			dqs_n_o &lt;= 1&#39;b0;
		end
	always @(posedge dqs_n_i or posedge reset_i)
		if (reset_i)
			write_pointer &lt;= &#39;b0;
		else
			write_pointer &lt;= write_pointer + 1&#39;b1;
	always @(posedge clk_1x_p)
		if (reset_i)
			read_pointer &lt;= &#39;b0;
		else if (rp_inc_i)
			read_pointer &lt;= read_pointer + 1&#39;b1;
	generate
		for (i = 0; i &lt; 8; i = i + 1) begin : bs
			bsg_dmc_phy_bit_slice dq_bit_slice(
				.clk_1x_i(clk_1x_i),
				.clk_2x_i(clk_2x_i),
				.dqs_p_i(dqs_p_i),
				.dqs_n_i(dqs_n_i),
				.wrdata_en_90_i(wrdata_en_90),
				.wrdata_90_i({wrdata_90[8 + i], wrdata_90[i]}),
				.dq_o(dq_o[i]),
				.dq_oe_n_o(dq_oe_n_o[i]),
				.dq_i(dq_i[i]),
				.write_pointer_i(write_pointer),
				.read_pointer_i(read_pointer),
				.rddata_even_o(rddata_o[i]),
				.rddata_odd_o(rddata_o[8 + i])
			);
		end
	endgenerate
	bsg_dmc_phy_tx_bit_slice dm_bit_slice(
		.clk_2x_i(clk_2x_i),
		.wrdata_en_90_i(wrdata_en_90),
		.wrdata_90_i(wrdata_mask_90),
		.dq_o(dm_o),
		.dq_oe_n_o(dm_oe_n_o)
	);
endmodule
module bsg_dmc_phy (
	dfi_clk_1x_i,
	dfi_clk_2x_i,
	dfi_rst_i,
	dfi_bank_i,
	dfi_address_i,
	dfi_cke_i,
	dfi_cs_n_i,
	dfi_ras_n_i,
	dfi_cas_n_i,
	dfi_we_n_i,
	dfi_reset_n_i,
	dfi_odt_i,
	dfi_wrdata_en_i,
	dfi_wrdata_i,
	dfi_wrdata_mask_i,
	dfi_rddata_en_i,
	dfi_rddata_o,
	dfi_rddata_valid_o,
	ck_p_o,
	ck_n_o,
	cke_o,
	ba_o,
	a_o,
	cs_n_o,
	ras_n_o,
	cas_n_o,
	we_n_o,
	reset_o,
	odt_o,
	dm_oe_n_o,
	dm_o,
	dqs_p_oe_n_o,
	dqs_p_ie_n_o,
	dqs_p_o,
	dqs_p_i,
	dqs_n_oe_n_o,
	dqs_n_ie_n_o,
	dqs_n_o,
	dqs_n_i,
	dq_oe_n_o,
	dq_o,
	dq_i,
	dqs_sel_cal
);
	parameter _sv2v_width_dq_data_width_p = 24;
	parameter [_sv2v_width_dq_data_width_p - 1:0] dq_data_width_p = &#34;inv&#34;;
	localparam dq_group_lp = dq_data_width_p &gt;&gt; 3;
	input dfi_clk_1x_i;
	input dfi_clk_2x_i;
	input dfi_rst_i;
	input [2:0] dfi_bank_i;
	input [15:0] dfi_address_i;
	input dfi_cke_i;
	input dfi_cs_n_i;
	input dfi_ras_n_i;
	input dfi_cas_n_i;
	input dfi_we_n_i;
	input dfi_reset_n_i;
	input dfi_odt_i;
	input dfi_wrdata_en_i;
	input [(2 * dq_data_width_p) - 1:0] dfi_wrdata_i;
	input [(2 * dq_group_lp) - 1:0] dfi_wrdata_mask_i;
	input dfi_rddata_en_i;
	output [(2 * dq_data_width_p) - 1:0] dfi_rddata_o;
	output reg dfi_rddata_valid_o;
	output ck_p_o;
	output ck_n_o;
	output reg cke_o;
	output reg [2:0] ba_o;
	output reg [15:0] a_o;
	output reg cs_n_o;
	output reg ras_n_o;
	output reg cas_n_o;
	output reg we_n_o;
	output reg reset_o;
	output reg odt_o;
	output [dq_group_lp - 1:0] dm_oe_n_o;
	output [dq_group_lp - 1:0] dm_o;
	output [dq_group_lp - 1:0] dqs_p_oe_n_o;
	output [dq_group_lp - 1:0] dqs_p_ie_n_o;
	output [dq_group_lp - 1:0] dqs_p_o;
	input [dq_group_lp - 1:0] dqs_p_i;
	output [dq_group_lp - 1:0] dqs_n_oe_n_o;
	output [dq_group_lp - 1:0] dqs_n_ie_n_o;
	output [dq_group_lp - 1:0] dqs_n_o;
	input [dq_group_lp - 1:0] dqs_n_i;
	output [(8 * dq_group_lp) - 1:0] dq_oe_n_o;
	output [(8 * dq_group_lp) - 1:0] dq_o;
	input [(8 * dq_group_lp) - 1:0] dq_i;
	input [2:0] dqs_sel_cal;
	wire clk_1x_p = dfi_clk_1x_i;
	wire clk_1x_n = ~dfi_clk_1x_i;
	wire clk_2x_p = dfi_clk_2x_i;
	wire clk_2x_n = ~dfi_clk_2x_i;
	reg [7:0] rddata_en;
	wire dqs_select;
	reg rp_inc;
	wire [dq_group_lp - 1:0] dqs_p_ie_n;
	wire [dq_group_lp - 1:0] dqs_n_ie_n;
	genvar i;
	always @(posedge clk_1x_n)
		if (dfi_rst_i) begin
			cke_o &lt;= 1&#39;b0;
			ba_o &lt;= 3&#39;b000;
			a_o &lt;= 16&#39;h0000;
			cs_n_o &lt;= 1&#39;b1;
			ras_n_o &lt;= 1&#39;b1;
			cas_n_o &lt;= 1&#39;b1;
			we_n_o &lt;= 1&#39;b1;
			reset_o &lt;= 1&#39;b1;
			odt_o &lt;= 1&#39;b0;
		end
		else begin
			cke_o &lt;= dfi_cke_i;
			ba_o &lt;= dfi_bank_i;
			a_o &lt;= dfi_address_i;
			cs_n_o &lt;= dfi_cs_n_i;
			ras_n_o &lt;= dfi_ras_n_i;
			cas_n_o &lt;= dfi_cas_n_i;
			we_n_o &lt;= dfi_we_n_i;
			reset_o &lt;= dfi_reset_n_i;
			odt_o &lt;= dfi_odt_i;
		end
	always @(*) rddata_en[0+:1] = dfi_rddata_en_i;
	always @(posedge clk_2x_n)
		if (dfi_rst_i) begin
			rddata_en[1+:1] &lt;= 1&#39;b0;
			rddata_en[3+:1] &lt;= 1&#39;b0;
			rddata_en[5+:1] &lt;= 1&#39;b0;
			rddata_en[7+:1] &lt;= 1&#39;b0;
		end
		else begin
			rddata_en[1+:1] &lt;= rddata_en[0+:1];
			rddata_en[3+:1] &lt;= rddata_en[2+:1];
			rddata_en[5+:1] &lt;= rddata_en[4+:1];
			rddata_en[7+:1] &lt;= rddata_en[6+:1];
		end
	always @(posedge clk_2x_p)
		if (dfi_rst_i) begin
			rddata_en[2+:1] &lt;= 1&#39;b0;
			rddata_en[4+:1] &lt;= 1&#39;b0;
			rddata_en[6+:1] &lt;= 1&#39;b0;
		end
		else begin
			rddata_en[2+:1] &lt;= rddata_en[1+:1];
			rddata_en[4+:1] &lt;= rddata_en[3+:1];
			rddata_en[6+:1] &lt;= rddata_en[5+:1];
		end
	always @(posedge clk_1x_p)
		if (dfi_rst_i)
			rp_inc &lt;= 1&#39;b0;
		else
			rp_inc &lt;= dqs_select;
	bsg_mux #(
		.width_p(1),
		.els_p(8)
	) mux(
		.data_i(rddata_en),
		.sel_i(dqs_sel_cal),
		.data_o(dqs_select)
	);
	always @(posedge clk_1x_p)
		if (dfi_rst_i)
			dfi_rddata_valid_o &lt;= 1&#39;b0;
		else
			dfi_rddata_valid_o &lt;= rp_inc;
	assign ck_p_o = clk_1x_p;
	assign ck_n_o = clk_1x_n;
	assign dqs_p_ie_n = ~{dq_group_lp {dqs_select}};
	assign dqs_n_ie_n = ~{dq_group_lp {dqs_select}};
	assign dqs_p_ie_n_o = dqs_p_ie_n;
	assign dqs_n_ie_n_o = dqs_n_ie_n;
	wire [(((dq_data_width_p &gt;&gt; 3) &lt;&lt; 1) * 8) - 1:0] dfi_wrdata_array;
	wire [(((dq_data_width_p &gt;&gt; 3) &lt;&lt; 1) * 8) - 1:0] dfi_rddata_array;
	bsg_make_2D_array #(
		.width_p(8),
		.items_p((dq_data_width_p &gt;&gt; 3) &lt;&lt; 1)
	) wrdata_array(
		.i(dfi_wrdata_i),
		.o(dfi_wrdata_array)
	);
	bsg_flatten_2D_array #(
		.width_p(8),
		.items_p((dq_data_width_p &gt;&gt; 3) &lt;&lt; 1)
	) rddata_array(
		.i(dfi_rddata_array),
		.o(dfi_rddata_o)
	);
	generate
		for (i = 0; i &lt; dq_group_lp; i = i + 1) begin : lane
			bsg_dmc_phy_byte_lane byte_lane(
				.reset_i(dfi_rst_i),
				.clk_1x_i(clk_1x_p),
				.clk_2x_i(clk_2x_p),
				.wrdata_en_i(dfi_wrdata_en_i),
				.wrdata_i({dfi_wrdata_array[(dq_group_lp + i) * 8+:8], dfi_wrdata_array[i * 8+:8]}),
				.wrdata_mask_i({dfi_wrdata_mask_i[dq_group_lp + i], dfi_wrdata_mask_i[i]}),
				.dm_oe_n_o(dm_oe_n_o[i]),
				.dm_o(dm_o[i]),
				.dq_oe_n_o(dq_oe_n_o[8 * i+:8]),
				.dq_o(dq_o[8 * i+:8]),
				.dqs_p_oe_n_o(dqs_p_oe_n_o[i]),
				.dqs_p_o(dqs_p_o[i]),
				.dqs_n_oe_n_o(dqs_n_oe_n_o[i]),
				.dqs_n_o(dqs_n_o[i]),
				.rp_inc_i(rp_inc),
				.rddata_o({dfi_rddata_array[(dq_group_lp + i) * 8+:8], dfi_rddata_array[i * 8+:8]}),
				.dq_i(dq_i[8 * i+:8]),
				.dqs_p_i(dqs_p_i[i]),
				.dqs_n_i(dqs_n_i[i])
			);
		end
	endgenerate
endmodule

</pre>
</body>