Copyright (c) 2001, 2002, 2003, 2004, 2005, 2006, 2007 Xilinx, Inc. All rights
reserved.

Core name    : Aurora
Version      : 2.7
Release Date : May 2007
File Name    : aurora_release_notes.txt


INTRODUCTION

RELEASE NOTES
  1. Enhancements
  2. Bugs Fixed
  3. Known Issues

TECHNICAL SUPPORT

========================================================================

INTRODUCTION
============

Thank you for using the Aurora LogiCORE from Xilinx. To obtain the latest
core updates and documentation, please visit the Aurora LogiCORE Lounge. The
lounge is accessible from the Aurora landing page:

http://www.xilinx.com/aurora

Please refer to the LogiCORE Aurora Getting Started Guide for more information
about how to set up and use the Aurora Core.

This document contains the release notes for version 2.7 of the Aurora Core,
covering enhancements to the core, resolved issues from version 2.5, and a link
to the current listing of all known issues.


RELEASE NOTES
=============

This section lists the enhancements and known issues associated with
this release.

1. Enhancements

   * Updated for ISE 9.1.03i
   
   * ISE Project Navigator integration improved to allow users to add this
     core to a Project Navigator design through the "Project-> New Source"
     flow 


2. Bugs Fixed in v2.7 
    
   * CR 436773: Incorrect values assigned for VCODAC_INIT and CPSEL 

   * CR 436564: Coregen GUI displays invalid frequency values for GT11 reference
                clocks 
   * CR 436364: Simplex partner simulation fails due to errors in .do file 

   * CR 434801: Missing descriptions for input ports, RX_SIGNAL_DETECT and
                RESET_CALBLOCKS, in LogiCORE Aurora v2.7 User Guide (UG061.pdf) 

   * CR 433684: Aurora incorrectly sets ENABLE_DCDR to TRUE for 1.5Gbps 

   * CR 433301: License status dialog incorrectly indicates you do not have access
                to source code for the Aurora core 

   * CR 432196: Incorrect description for SYNC_CLK in  LogiCORE Aurora v2.7 User Guide
                (UG061.pdf) 


3. Known Issues

   * Avoid using REFCLK for multilane Virtex-II ProX designs as problems in map
     and par prevent them from working

   * Remember to set pin constraints in the aurora_sample.ucf file before using
     the aurora_sample design

   For a list of all known issues with the Aurora core, please refer to Answer Record 25067:

   http://support.xilinx.com/xlnx/xil_ans_display.jsp?iLanguageID=1&iCountryID=1&getPagePath=25067


TECHNICAL SUPPORT
=================
The fastest method for obtaining specific technical support for the
Aurora core is through the http://www.xilinx.com/support
website. Questions are routed to a team of engineers with specific
expertise in using Aurora. Xilinx will provide
technical support for use of this product as described in the
LogiCORE Aurora User Guide and the LogiCORE Aurora
Getting Started User Guide. Xilinx cannot guarantee timing,
functionality, or support of this product for designs that do not
follow these guidelines.

    Section (8): DISCLAIMER
    ------------------------------------------------
Source code provided as part of a Reference Core or Design

The following text should be found in all Source Code that is part of a
Reference Design or a Reference core, where this source code is provided as
part of a "Free" reference design or reference core. This would include Source
code that is included as part of the EDK software product. It would also
include any Source code provided as part of an Application note or Reference
design.

NOTE: The Copyright date range shown below is an example only. The range you
use should start with the year of the original release of the IP product and
end with the current year.


 DISCLAIMER OF LIABILITY

This text/file contains proprietary, confidential
information of Xilinx, Inc., is distributed under license
from Xilinx, Inc., and may be used, copied and/or
disclosed only pursuant to the terms of a valid license
agreement with Xilinx, Inc. Xilinx hereby grants you a
license to use this text/file solely for design, simulation,
implementation and creation of design files limited
to Xilinx devices or technologies. Use with non-Xilinx 
devices or technologies is expressly prohibited and
immediately terminates your license unless covered by
a separate agreement. 

Xilinx is providing this design, code, or information
"as-is" solely for use in developing programs and
solutions for Xilinx devices, with no obligation on the 
part of Xilinx to provide support. By providing this design, 
code, or information as one possible implementation of
this feature, application or standard, Xilinx is making no
representation that this implementation is free from any
claims of infringement. You are responsible for 
obtaining any rights you may require for your implementation. 
Xilinx expressly disclaims any warranty whatsoever with
respect to the adequacy of the implementation, including
but not limited to any warranties or representations that this
implementation is free from claims of infringement, implied
warranties of merchantability or fitness for a particular  
purpose. 

Xilinx products are not intended for use in life support
appliances, devices, or systems. Use in such applications is
expressly prohibited.

Any modifications that are made to the Source Code are
done at the user<92>s sole risk and will be unsupported.


Copyright (c) 2001, 2002, 2003, 2004, 2005, 2006, 2007 Xilinx, Inc. All rights
reserved.

This copyright and support notice must be retained as part
of this text at all times.

