{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481900627228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481900627228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 16:03:47 2016 " "Processing started: Fri Dec 16 16:03:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481900627228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481900627228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OVPN -c OVPN " "Command: quartus_map --read_settings_files=on --write_settings_files=off OVPN -c OVPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481900627228 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481900627498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txcounters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txcounters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txcounters-RTL " "Found design unit 1: txcounters-RTL" {  } { { "txcounters.vhd" "" { Text "C:/Users/Student/Documents/FPGA/txcounters.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627862 ""} { "Info" "ISGN_ENTITY_NAME" "1 txcounters " "Found entity 1: txcounters" {  } { { "txcounters.vhd" "" { Text "C:/Users/Student/Documents/FPGA/txcounters.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-RTL " "Found design unit 1: tx-RTL" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627864 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC-crc_verification " "Found design unit 1: CRC-crc_verification" {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627867 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC " "Found entity 1: CRC" {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_4bit.vhd 2 0 " "Found 2 design units, including 0 entities, in source file crc_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_4bit " "Found design unit 1: crc_4bit" {  } { { "crc_4bit.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_4bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 crc_4bit-body " "Found design unit 2: crc_4bit-body" {  } { { "crc_4bit.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_4bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rmii2mii_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rmii2mii_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMII2MII-arch_RMII2MII " "Found design unit 1: RMII2MII-arch_RMII2MII" {  } { { "RMII2MII_conv.vhd" "" { Text "C:/Users/Student/Documents/FPGA/RMII2MII_conv.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMII2MII " "Found entity 1: RMII2MII" {  } { { "RMII2MII_conv.vhd" "" { Text "C:/Users/Student/Documents/FPGA/RMII2MII_conv.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovpn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ovpn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OVPN-RTL " "Found design unit 1: OVPN-RTL" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""} { "Info" "ISGN_ENTITY_NAME" "1 OVPN " "Found entity 1: OVPN" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxcounters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rxcounters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxcounters-RTL " "Found design unit 1: rxcounters-RTL" {  } { { "rxcounters.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rxcounters.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxcounters " "Found entity 1: rxcounters" {  } { { "rxcounters.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rxcounters.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-RTL " "Found design unit 1: rx-RTL" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627879 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debouncer.vhd" "" { Text "C:/Users/Student/Documents/FPGA/debouncer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627879 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debouncer.vhd" "" { Text "C:/Users/Student/Documents/FPGA/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "common.vhd" "" { Text "C:/Users/Student/Documents/FPGA/common.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byteto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file byteto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byteto7seg-RTL " "Found design unit 1: byteto7seg-RTL" {  } { { "byteto7seg.vhd" "" { Text "C:/Users/Student/Documents/FPGA/byteto7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627889 ""} { "Info" "ISGN_ENTITY_NAME" "1 byteto7seg " "Found entity 1: byteto7seg" {  } { { "byteto7seg.vhd" "" { Text "C:/Users/Student/Documents/FPGA/byteto7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481900627889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481900627889 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OVPN " "Elaborating entity \"OVPN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481900627909 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX0_DP OVPN.vhd(17) " "VHDL Signal Declaration warning at OVPN.vhd(17): used implicit default value for signal \"oHEX0_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX1_DP OVPN.vhd(19) " "VHDL Signal Declaration warning at OVPN.vhd(19): used implicit default value for signal \"oHEX1_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX2_DP OVPN.vhd(21) " "VHDL Signal Declaration warning at OVPN.vhd(21): used implicit default value for signal \"oHEX2_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX3_DP OVPN.vhd(23) " "VHDL Signal Declaration warning at OVPN.vhd(23): used implicit default value for signal \"oHEX3_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX4_DP OVPN.vhd(25) " "VHDL Signal Declaration warning at OVPN.vhd(25): used implicit default value for signal \"oHEX4_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX5_DP OVPN.vhd(27) " "VHDL Signal Declaration warning at OVPN.vhd(27): used implicit default value for signal \"oHEX5_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX6_DP OVPN.vhd(29) " "VHDL Signal Declaration warning at OVPN.vhd(29): used implicit default value for signal \"oHEX6_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX7_DP OVPN.vhd(31) " "VHDL Signal Declaration warning at OVPN.vhd(31): used implicit default value for signal \"oHEX7_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mETH2_RX OVPN.vhd(139) " "Verilog HDL or VHDL warning at OVPN.vhd(139): object \"mETH2_RX\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mETH2_TX OVPN.vhd(140) " "VHDL Signal Declaration warning at OVPN.vhd(140): used implicit default value for signal \"mETH2_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mETH2_RX_CLK OVPN.vhd(141) " "Verilog HDL or VHDL warning at OVPN.vhd(141): object \"mETH2_RX_CLK\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mETH2_TX_CLK OVPN.vhd(142) " "Verilog HDL or VHDL warning at OVPN.vhd(142): object \"mETH2_TX_CLK\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mETH2_RX_DV OVPN.vhd(143) " "Verilog HDL or VHDL warning at OVPN.vhd(143): object \"mETH2_RX_DV\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mETH2_TX_EN OVPN.vhd(144) " "VHDL Signal Declaration warning at OVPN.vhd(144): used implicit default value for signal \"mETH2_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxValidDataIn OVPN.vhd(159) " "Verilog HDL or VHDL warning at OVPN.vhd(159): object \"RxValidDataIn\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FrameCntNIB OVPN.vhd(170) " "Verilog HDL or VHDL warning at OVPN.vhd(170): object \"FrameCntNIB\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxDataIn OVPN.vhd(184) " "VHDL Signal Declaration warning at OVPN.vhd(184): used implicit default value for signal \"TxDataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 184 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxValidDataIn OVPN.vhd(185) " "VHDL Signal Declaration warning at OVPN.vhd(185): used implicit default value for signal \"TxValidDataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 185 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TxNextState OVPN.vhd(186) " "Verilog HDL or VHDL warning at OVPN.vhd(186): object \"TxNextState\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "oLEDG\[7\] OVPN.vhd(13) " "Using initial value X (don't care) for net \"oLEDG\[7\]\" at OVPN.vhd(13)" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "oLEDR\[13\] OVPN.vhd(14) " "Using initial value X (don't care) for net \"oLEDR\[13\]\" at OVPN.vhd(14)" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "oLEDR\[10..6\] OVPN.vhd(14) " "Using initial value X (don't care) for net \"oLEDR\[10..6\]\" at OVPN.vhd(14)" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481900627919 "|OVPN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMII2MII RMII2MII:conv1 " "Elaborating entity \"RMII2MII\" for hierarchy \"RMII2MII:conv1\"" {  } { { "OVPN.vhd" "conv1" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481900627919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteto7seg byteto7seg:\\generate_decoders:0:dec " "Elaborating entity \"byteto7seg\" for hierarchy \"byteto7seg:\\generate_decoders:0:dec\"" {  } { { "OVPN.vhd" "\\generate_decoders:0:dec" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481900627919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:\\generate_debouncers:0:deb1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:\\generate_debouncers:0:deb1\"" {  } { { "OVPN.vhd" "\\generate_debouncers:0:deb1" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481900627929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:rx_instance " "Elaborating entity \"rx\" for hierarchy \"rx:rx_instance\"" {  } { { "OVPN.vhd" "rx_instance" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481900627929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ByteEq0xAA rx.vhd(73) " "Verilog HDL or VHDL warning at rx.vhd(73): object \"ByteEq0xAA\" assigned a value but never read" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FrameTypeValid rx.vhd(77) " "Verilog HDL or VHDL warning at rx.vhd(77): object \"FrameTypeValid\" assigned a value but never read" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_state rx.vhd(89) " "Verilog HDL or VHDL warning at rx.vhd(89): object \"last_state\" assigned a value but never read" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CrcOut rx.vhd(94) " "Verilog HDL or VHDL warning at rx.vhd(94): object \"CrcOut\" assigned a value but never read" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state rx.vhd(290) " "VHDL Process Statement warning at rx.vhd(290): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state rx.vhd(294) " "VHDL Process Statement warning at rx.vhd(294): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state rx.vhd(354) " "VHDL Process Statement warning at rx.vhd(354): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state rx.vhd(377) " "VHDL Process Statement warning at rx.vhd(377): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentField rx.vhd(381) " "VHDL Process Statement warning at rx.vhd(381): signal \"CurrentField\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state rx.vhd(381) " "VHDL Process Statement warning at rx.vhd(381): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxcounters rx:rx_instance\|rxcounters:counters " "Elaborating entity \"rxcounters\" for hierarchy \"rx:rx_instance\|rxcounters:counters\"" {  } { { "rx.vhd" "counters" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481900627939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC rx:rx_instance\|CRC:crc_inst " "Elaborating entity \"CRC\" for hierarchy \"rx:rx_instance\|CRC:crc_inst\"" {  } { { "rx.vhd" "crc_inst" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481900627939 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst crc_full.vhd(39) " "VHDL Process Statement warning at crc_full.vhd(39): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481900627939 "|OVPN|rx:rx_instance|CRC:crc_inst"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"11111111\" 8 4 crc_full.vhd(46) " "VHDL Expression error at crc_full.vhd(46): expression \"\"11111111\"\" has 8 elements ; expected 4 elements." {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 46 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1481900627939 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Data crc_4bit.vhd(39) " "VHDL error at crc_4bit.vhd(39): formal port or parameter \"Data\" must have actual or default value" {  } { { "crc_4bit.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_4bit.vhd" 39 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1481900627939 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "nextCRC32_D4 crc_full.vhd(46) " "VHDL Subprogram error at crc_full.vhd(46):  failed to elaborate call to subprogram \"nextCRC32_D4\"" {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 46 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481900627949 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "rx:rx_instance\|CRC:crc_inst " "Can't elaborate user hierarchy \"rx:rx_instance\|CRC:crc_inst\"" {  } { { "rx.vhd" "crc_inst" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 166 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481900627949 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481900628110 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 16 16:03:48 2016 " "Processing ended: Fri Dec 16 16:03:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481900628110 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481900628110 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481900628110 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481900628110 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 34 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 34 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481900628680 ""}
