// Seed: 2220235998
`define pp_8 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output wire id_4,
    output id_5,
    input id_6,
    input id_7
);
  assign id_5[1] = 1;
  assign id_4[1] = id_7 + id_2;
endmodule
