Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sun Apr 28 11:20:54 2019
| Host             : Sirio running 64-bit Ubuntu 18.04.2 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.800        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.649        |
| Device Static (W)        | 0.151        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.2         |
| Junction Temperature (C) | 45.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.023 |        3 |       --- |             --- |
| Slice Logic              |     0.018 |    13522 |       --- |             --- |
|   LUT as Logic           |     0.015 |     4623 |     53200 |            8.69 |
|   Register               |     0.001 |     6138 |    106400 |            5.77 |
|   CARRY4                 |     0.001 |      457 |     13300 |            3.44 |
|   LUT as Distributed RAM |    <0.001 |      188 |     17400 |            1.08 |
|   LUT as Shift Register  |    <0.001 |      133 |     17400 |            0.76 |
|   F7/F8 Muxes            |    <0.001 |        8 |     53200 |            0.02 |
|   Others                 |     0.000 |      520 |       --- |             --- |
| Signals                  |     0.035 |    10134 |       --- |             --- |
| Block RAM                |     0.031 |     65.5 |       140 |           46.79 |
| DSPs                     |     0.009 |       14 |       220 |            6.36 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     1.800 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.131 |       0.114 |      0.018 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.002 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     1.649 |
|   design_1_i                                                                                      |     1.649 |
|     axi_smc                                                                                       |     0.016 |
|       inst                                                                                        |     0.016 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.006 |
|           m00_exit                                                                                |     0.006 |
|             inst                                                                                  |     0.006 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |     0.001 |
|         s00_entry_pipeline                                                                        |     0.005 |
|           s00_mmu                                                                                 |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s00_nodes                                                                                 |     0.006 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|     conv_0                                                                                        |     0.093 |
|       inst                                                                                        |     0.093 |
|         conv_ctrl_s_axi_U                                                                         |     0.001 |
|         conv_fadd_32ns_32bkb_U1                                                                   |     0.010 |
|           conv_ap_fadd_3_full_dsp_32_u                                                            |     0.008 |
|             U0                                                                                    |     0.008 |
|               i_synth                                                                             |     0.008 |
|                 ADDSUB_OP.ADDSUB                                                                  |     0.008 |
|                   SPEED_OP.DSP.OP                                                                 |     0.008 |
|                     A_IP_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     B_IP_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                                        |     0.002 |
|                       DSP2                                                                        |     0.002 |
|                       ZERO_14_DET.CARRY_MUX                                                       |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                                        |    <0.001 |
|                         CARRY_ZERO_DET                                                            |    <0.001 |
|                       Z_14_LZD_DELAY                                                              |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     DSP48E1_BODY.EXP                                                              |     0.004 |
|                       A_EXP_DELAY                                                                 |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       A_SIGN_DELAY                                                                |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       BMA_EXP_DELAY                                                               |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       B_EXP_DELAY                                                                 |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       B_SIGN_DELAY                                                                |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       CANCELLATION_DELAY                                                          |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       COND_DET_A                                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                              |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                          |    <0.001 |
|                       COND_DET_B                                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                              |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                          |    <0.001 |
|                       DET_SIGN_DELAY                                                              |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                                       |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                                          |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                    |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       NUMB_CMP                                                                    |    <0.001 |
|                         NOT_FAST.CMP                                                              |    <0.001 |
|                           C_CHAIN                                                                 |    <0.001 |
|                       STATE_DELAY                                                                 |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       SUB_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                                   |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                                         |     0.001 |
|                       FULL_USAGE_DSP.LOD                                                          |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                                   |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                                              |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                                    |     0.001 |
|         conv_fmul_32ns_32cud_U2                                                                   |     0.004 |
|           conv_ap_fmul_2_max_dsp_32_u                                                             |     0.004 |
|             U0                                                                                    |     0.004 |
|               i_synth                                                                             |     0.004 |
|                 MULT.OP                                                                           |     0.004 |
|                   EXP                                                                             |    <0.001 |
|                     COND_DET_A                                                                    |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                |    <0.001 |
|                         CARRY_ZERO_DET                                                            |    <0.001 |
|                     COND_DET_B                                                                    |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                |    <0.001 |
|                         CARRY_ZERO_DET                                                            |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                               |    <0.001 |
|                     EXP_PRE_RND_DEL                                                               |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     IP_SIGN_DELAY                                                                 |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     SIG_DELAY                                                                     |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     STATE_DELAY                                                                   |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                   MULT                                                                            |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                              |     0.002 |
|                       DSP1                                                                        |    <0.001 |
|                       DSP2                                                                        |     0.002 |
|                   OP                                                                              |    <0.001 |
|                   R_AND_R                                                                         |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                                          |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                              |    <0.001 |
|         conv_fpext_32ns_6fYi_U5                                                                   |    <0.001 |
|           conv_ap_fpext_0_no_dsp_32_u                                                             |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               i_synth                                                                             |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                                              |    <0.001 |
|                   EXP                                                                             |    <0.001 |
|                     COND_DET                                                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                |    <0.001 |
|                         CARRY_ZERO_DET                                                            |    <0.001 |
|         conv_fptrunc_64nseOg_U4                                                                   |    <0.001 |
|           conv_ap_fptrunc_0_no_dsp_64_u                                                           |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               i_synth                                                                             |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                                              |    <0.001 |
|                   EXP                                                                             |    <0.001 |
|                     COND_DET                                                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                |    <0.001 |
|                         CARRY_ZERO_DET                                                            |    <0.001 |
|                   RND_REQ.ROUND                                                                   |    <0.001 |
|                     EXP_ADD.ADD                                                                   |    <0.001 |
|                     LOGIC.RND1                                                                    |    <0.001 |
|                     LOGIC.RND2                                                                    |    <0.001 |
|                     RND_BIT_GEN                                                                   |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                                    |     0.000 |
|                   RND_REQ.Z_DET_REQ.DET_ZERO                                                      |    <0.001 |
|                     WIDE_NOR                                                                      |    <0.001 |
|         conv_mem_m_axi_U                                                                          |     0.013 |
|           bus_read                                                                                |     0.009 |
|             buff_rdata                                                                            |     0.004 |
|             fifo_rctl                                                                             |    <0.001 |
|             fifo_rreq                                                                             |    <0.001 |
|             rs_rdata                                                                              |     0.001 |
|             rs_rreq                                                                               |     0.002 |
|           bus_write                                                                               |     0.004 |
|             buff_wdata                                                                            |     0.002 |
|             bus_equal_gen.fifo_burst                                                              |    <0.001 |
|             fifo_resp                                                                             |    <0.001 |
|             fifo_resp_to_user                                                                     |    <0.001 |
|             fifo_wreq                                                                             |    <0.001 |
|             rs_wreq                                                                               |    <0.001 |
|           wreq_throttl                                                                            |    <0.001 |
|         conv_sitofp_32ns_dEe_U3                                                                   |     0.001 |
|           conv_ap_sitofp_4_no_dsp_32_u                                                            |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               i_synth                                                                             |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                                              |    <0.001 |
|                   EXP                                                                             |    <0.001 |
|                     ZERO_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                                         |    <0.001 |
|                     Q_DEL                                                                         |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                   LZE                                                                             |    <0.001 |
|                     ENCODE[0].DIST_DEL                                                            |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     ENCODE[1].DIST_DEL                                                            |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     ENCODE[1].MUX_0                                                               |    <0.001 |
|                       OP_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     ZERO_DET_CC_1                                                                 |    <0.001 |
|                     ZERO_DET_CC_2.CC                                                              |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                                |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                                           |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     Z_C_DEL                                                                       |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                   NORM_SHIFT                                                                      |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                                         |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                   OP                                                                              |    <0.001 |
|                   ROUND                                                                           |    <0.001 |
|                     LOGIC.RND1                                                                    |     0.000 |
|                     LOGIC.RND2                                                                    |    <0.001 |
|                     RND_BIT_GEN                                                                   |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                         |     0.000 |
|                   Z_C_DEL                                                                         |    <0.001 |
|                     i_pipe                                                                        |    <0.001 |
|         image_U                                                                                   |     0.038 |
|           conv_image_ram_U                                                                        |     0.038 |
|         newImage_0_U                                                                              |    <0.001 |
|           conv_newImage_0_ram_U                                                                   |    <0.001 |
|     processing_system7_0                                                                          |     1.534 |
|       inst                                                                                        |     1.534 |
|     ps7_0_axi_periph                                                                              |     0.005 |
|       s00_couplers                                                                                |     0.005 |
|         auto_pc                                                                                   |     0.005 |
|           inst                                                                                    |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.005 |
|               RD.ar_channel_0                                                                     |     0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |     0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |     0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|     rst_ps7_0_100M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


