VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {mtm_Alu}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {best}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.900}
  {Temperature} {0.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v17.13-s098_1 ((64bit) 02/08/2018 11:36 (Linux 2.6.18-194.el5))}
  {DATE} {September 08, 2019}
END_BANNER
PATH 1
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[10]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[10]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[10]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.377} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.362} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.196} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.000} { 0.000} {0.168} {0.211} {-0.001} {-0.196} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[10]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.205} { 0.000} {0.078} {} { 0.205} { 0.009} {} {1} {(264.72,81.98) (271.44,82.56)} 
    NET {} {} {} {} {} {C[10]} {} { 0.000} { 0.000} {0.078} {0.005} { 0.205} { 0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g8748} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.095} { 0.000} {0.054} {} { 0.299} { 0.104} {} {1} {(271.50,86.00) (270.88,87.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_230} {} { 0.000} { 0.000} {0.054} {0.006} { 0.299} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.014} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.028} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.194} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.169} {0.214} { 0.001} { 0.196} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[28]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[28]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[28]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.302}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.378} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.363} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.198} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.211} { 0.002} {-0.194} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[28]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.205} { 0.000} {0.077} {} { 0.207} { 0.011} {} {1} {(238.08,208.69) (244.80,209.28)} 
    NET {} {} {} {} {} {C[28]} {} { 0.000} { 0.000} {0.077} {0.005} { 0.207} { 0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g8775} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.095} { 0.000} {0.054} {} { 0.302} { 0.106} {} {1} {(247.75,208.40) (247.12,206.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_205} {} { 0.000} { 0.000} {0.054} {0.006} { 0.302} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.015} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.029} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.195} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.214} { 0.003} { 0.199} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[6]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[6]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.378} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.363} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.198} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.000} { 0.000} {0.168} {0.211} {-0.001} {-0.197} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[6]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.206} { 0.000} {0.078} {} { 0.205} { 0.009} {} {1} {(262.56,74.19) (269.28,73.60)} 
    NET {} {} {} {} {} {C[6]} {} { 0.000} { 0.000} {0.078} {0.005} { 0.205} { 0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g8744} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.094} { 0.000} {0.052} {} { 0.299} { 0.103} {} {1} {(271.50,74.48) (270.88,76.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_234} {} { 0.000} { 0.000} {0.052} {0.005} { 0.299} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.015} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.029} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.195} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.000} { 0.000} {0.168} {0.214} {-0.001} { 0.196} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[24]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[24]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[24]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.303}
    {} {Slack Time} {0.199}
  END_SLK_CLC
  SLK 0.199
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.380} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.366} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.200} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.168} {0.211} { 0.002} {-0.197} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[24]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.207} { 0.000} {0.080} {} { 0.209} { 0.011} {} {1} {(238.80,174.13) (245.52,174.72)} 
    NET {} {} {} {} {} {C[24]} {} { 0.000} { 0.000} {0.080} {0.006} { 0.209} { 0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g8769} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.094} { 0.000} {0.052} {} { 0.303} { 0.105} {} {1} {(252.06,173.84) (251.44,172.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_211} {} { 0.000} { 0.000} {0.052} {0.005} { 0.303} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.017} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.032} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.197} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.168} {0.214} { 0.002} { 0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[27]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[27]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[27]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.305}
    {} {Slack Time} {0.199}
  END_SLK_CLC
  SLK 0.199
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.381} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.366} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.201} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.211} { 0.002} {-0.197} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[27]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.206} { 0.000} {0.078} {} { 0.208} { 0.009} {} {1} {(241.68,212.43) (248.40,211.84)} 
    NET {} {} {} {} {} {C[27]} {} { 0.000} { 0.000} {0.078} {0.005} { 0.208} { 0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g8774} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.097} { 0.000} {0.056} {} { 0.305} { 0.106} {} {1} {(250.62,212.72) (250.00,214.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_206} {} { 0.000} { 0.000} {0.056} {0.006} { 0.305} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.018} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.032} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.198} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.214} { 0.003} { 0.202} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[11]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[11]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[11]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.302}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.381} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.366} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.201} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.000} { 0.000} {0.168} {0.211} {-0.001} {-0.201} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[11]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.207} { 0.000} {0.079} {} { 0.206} { 0.006} {} {1} {(257.51,97.23) (264.24,96.64)} 
    NET {} {} {} {} {} {C[11]} {} { 0.000} { 0.000} {0.079} {0.006} { 0.206} { 0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g8750} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.096} { 0.000} {0.054} {} { 0.302} { 0.102} {} {1} {(264.31,93.20) (263.68,91.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_228} {} { 0.000} { 0.000} {0.054} {0.006} { 0.302} { 0.102} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.018} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.033} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.199} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.000} { 0.000} {0.168} {0.214} {-0.001} { 0.199} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[31]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[31]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[31]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.306}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.381} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.367} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.201} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.211} { 0.002} {-0.197} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[31]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.208} { 0.000} {0.081} {} { 0.211} { 0.011} {} {1} {(237.36,223.94) (244.08,223.36)} 
    NET {} {} {} {} {} {C[31]} {} { 0.000} { 0.000} {0.081} {0.006} { 0.211} { 0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g8728} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.095} { 0.000} {0.052} {} { 0.306} { 0.106} {} {1} {(250.62,219.92) (250.00,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_250} {} { 0.000} { 0.000} {0.052} {0.005} { 0.306} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.018} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.033} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.199} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.214} { 0.003} { 0.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[5]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[5]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.306}
    {} {Slack Time} {0.201}
  END_SLK_CLC
  SLK 0.201
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.383} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.368} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.203} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.000} { 0.000} {0.168} {0.211} {-0.001} {-0.202} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[5]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.211} { 0.000} {0.084} {} { 0.211} { 0.009} {} {1} {(261.12,85.70) (267.84,85.12)} 
    NET {} {} {} {} {} {C[5]} {} { 0.000} { 0.000} {0.084} {0.007} { 0.211} { 0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g8742} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.095} { 0.000} {0.052} {} { 0.306} { 0.104} {} {1} {(271.50,97.52) (270.88,99.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_236} {} { 0.000} { 0.000} {0.052} {0.005} { 0.306} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.020} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.035} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.201} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.169} {0.214} { 0.001} { 0.202} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[0]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.306}
    {} {Slack Time} {0.201}
  END_SLK_CLC
  SLK 0.201
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.383} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.368} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.203} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.168} {0.211} { 0.001} {-0.201} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.209} { 0.000} {0.082} {} { 0.210} { 0.009} {} {1} {(294.24,81.98) (300.96,82.56)} 
    NET {} {} {} {} {} {C[0]} {} { 0.000} { 0.000} {0.082} {0.006} { 0.210} { 0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g8768} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.095} { 0.000} {0.053} {} { 0.306} { 0.104} {} {1} {(294.55,86.00) (293.92,87.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_212} {} { 0.000} { 0.000} {0.053} {0.006} { 0.306} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.020} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.035} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.201} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.169} {0.214} { 0.001} { 0.202} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[1]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.306}
    {} {Slack Time} {0.202}
  END_SLK_CLC
  SLK 0.202
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.384} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.369} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.203} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.211} { 0.000} {-0.202} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.209} { 0.000} {0.081} {} { 0.209} { 0.007} {} {1} {(259.68,128.06) (266.40,128.64)} 
    NET {} {} {} {} {} {C[1]} {} { 0.000} { 0.000} {0.081} {0.006} { 0.209} { 0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g8770} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.097} { 0.000} {0.056} {} { 0.306} { 0.104} {} {1} {(268.62,132.08) (268.00,133.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_210} {} { 0.000} { 0.000} {0.056} {0.006} { 0.306} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.020} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.035} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.201} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.168} {0.214} { 0.001} { 0.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[18]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[18]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[18]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.309}
    {} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.386} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.371} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.206} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.211} { 0.000} {-0.204} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[18]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.212} { 0.000} {0.086} {} { 0.213} { 0.008} {} {1} {(238.08,143.31) (244.80,142.72)} 
    NET {} {} {} {} {} {C[18]} {} { 0.000} { 0.000} {0.086} {0.007} { 0.213} { 0.008} {} {} {} 
    INST {u_mtm_Alu_serializer/g8762} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.096} { 0.000} {0.052} {} { 0.309} { 0.104} {} {1} {(258.55,139.28) (257.92,137.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_218} {} { 0.000} { 0.000} {0.052} {0.005} { 0.309} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.023} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.037} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.203} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.168} {0.214} { 0.001} { 0.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[22]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[22]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[22]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.308}
    {} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.386} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.372} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.206} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.168} {0.211} { 0.001} {-0.203} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[22]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.210} { 0.000} {0.083} {} { 0.211} { 0.007} {} {1} {(239.52,166.34) (246.24,165.76)} 
    NET {} {} {} {} {} {C[22]} {} { 0.000} { 0.000} {0.083} {0.006} { 0.211} { 0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g8766} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.096} { 0.000} {0.054} {} { 0.308} { 0.103} {} {1} {(252.06,162.32) (251.44,160.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_214} {} { 0.000} { 0.000} {0.054} {0.006} { 0.308} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.023} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.037} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.203} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.168} {0.214} { 0.001} { 0.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[26]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[26]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[26]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.311}
    {} {Slack Time} {0.205}
  END_SLK_CLC
  SLK 0.205
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.387} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.372} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.207} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.211} { 0.002} {-0.203} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[26]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.211} { 0.000} {0.084} {} { 0.213} { 0.008} {} {1} {(233.75,189.38) (240.48,188.80)} 
    NET {} {} {} {} {} {C[26]} {} { 0.000} { 0.000} {0.084} {0.007} { 0.214} { 0.008} {} {} {} 
    INST {u_mtm_Alu_serializer/g8773} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.097} { 0.000} {0.055} {} { 0.311} { 0.105} {} {1} {(249.91,196.88) (249.28,195.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_207} {} { 0.000} { 0.000} {0.055} {0.006} { 0.311} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.024} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.038} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.204} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.214} { 0.003} { 0.208} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[21]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[21]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[21]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.310}
    {} {Slack Time} {0.206}
  END_SLK_CLC
  SLK 0.206
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.387} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.373} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.207} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.168} {0.211} { 0.001} {-0.205} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[21]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.212} { 0.000} {0.086} {} { 0.213} { 0.007} {} {1} {(251.03,151.09) (257.76,151.68)} 
    NET {} {} {} {} {} {C[21]} {} { 0.000} { 0.000} {0.086} {0.007} { 0.213} { 0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g8765} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.097} { 0.000} {0.054} {} { 0.310} { 0.104} {} {1} {(269.35,150.80) (268.72,149.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_215} {} { 0.000} { 0.000} {0.054} {0.006} { 0.310} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.024} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.039} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.205} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.168} {0.214} { 0.001} { 0.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[29]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[29]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[29]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.311}
    {} {Slack Time} {0.206}
  END_SLK_CLC
  SLK 0.206
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.388} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.373} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.207} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.168} {0.211} { 0.002} {-0.204} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[29]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.212} { 0.000} {0.084} {} { 0.214} { 0.008} {} {1} {(237.36,185.66) (244.08,186.24)} 
    NET {} {} {} {} {} {C[29]} {} { 0.000} { 0.000} {0.084} {0.007} { 0.214} { 0.008} {} {} {} 
    INST {u_mtm_Alu_serializer/g8737} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.097} { 0.000} {0.056} {} { 0.311} { 0.105} {} {1} {(248.47,173.84) (247.84,172.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_241} {} { 0.000} { 0.000} {0.056} {0.006} { 0.311} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.024} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.039} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.205} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.214} { 0.003} { 0.208} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[25]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[25]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[25]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.313}
    {} {Slack Time} {0.207}
  END_SLK_CLC
  SLK 0.207
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.389} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.374} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.208} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.168} {0.211} { 0.002} {-0.205} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[25]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.215} { 0.000} {0.089} {} { 0.217} { 0.010} {} {1} {(235.19,177.87) (241.92,177.28)} 
    NET {} {} {} {} {} {C[25]} {} { 0.000} { 0.000} {0.089} {0.008} { 0.217} { 0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g8771} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.096} { 0.000} {0.050} {} { 0.313} { 0.106} {} {1} {(262.14,178.16) (261.52,179.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_209} {} { 0.000} { 0.000} {0.050} {0.005} { 0.313} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.025} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.040} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.206} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.214} { 0.003} { 0.210} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[14]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[14]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[14]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.311}
    {} {Slack Time} {0.207}
  END_SLK_CLC
  SLK 0.207
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.389} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.374} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.208} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.211} {-0.000} {-0.207} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[14]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.213} { 0.000} {0.086} {} { 0.213} { 0.006} {} {1} {(249.59,120.27) (256.32,119.68)} 
    NET {} {} {} {} {} {C[14]} {} { 0.000} { 0.000} {0.086} {0.007} { 0.213} { 0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g8755} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.097} { 0.000} {0.055} {} { 0.311} { 0.103} {} {1} {(254.22,139.28) (253.60,137.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_225} {} { 0.000} { 0.000} {0.055} {0.006} { 0.311} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.025} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.040} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.206} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.214} { 0.001} { 0.208} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[7]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[7]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.310}
    {} {Slack Time} {0.208}
  END_SLK_CLC
  SLK 0.208
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.390} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.375} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.209} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.000} { 0.000} {0.168} {0.211} {-0.001} {-0.209} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.211} { 0.000} {0.084} {} { 0.210} { 0.002} {} {1} {(279.12,62.66) (285.84,62.08)} 
    NET {} {} {} {} {} {C[7]} {} { 0.000} { 0.000} {0.084} {0.007} { 0.210} { 0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g8745} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.100} { 0.000} {0.059} {} { 0.310} { 0.102} {} {1} {(282.31,74.48) (281.68,76.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_233} {} { 0.000} { 0.000} {0.059} {0.007} { 0.310} { 0.102} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.026} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.041} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.207} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.000} { 0.000} {0.168} {0.214} {-0.000} { 0.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[8]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[8]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.312}
    {} {Slack Time} {0.208}
  END_SLK_CLC
  SLK 0.208
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.390} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.375} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.209} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.168} {0.211} { 0.001} {-0.207} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[8]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.214} { 0.000} {0.087} {} { 0.215} { 0.006} {} {1} {(294.24,62.66) (300.96,62.08)} 
    NET {} {} {} {} {} {C[8]} {} { 0.000} { 0.000} {0.087} {0.007} { 0.215} { 0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g8746} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.097} { 0.000} {0.055} {} { 0.312} { 0.104} {} {1} {(290.94,74.48) (290.32,76.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_232} {} { 0.000} { 0.000} {0.055} {0.006} { 0.312} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.027} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.041} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.207} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.169} {0.214} { 0.001} { 0.209} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[3]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[3]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.312}
    {} {Slack Time} {0.209}
  END_SLK_CLC
  SLK 0.209
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.391} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.376} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.210} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.211} {-0.000} {-0.209} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.214} { 0.000} {0.088} {} { 0.214} { 0.005} {} {1} {(282.72,120.27) (289.44,119.68)} 
    NET {} {} {} {} {} {C[3]} {} { 0.000} { 0.000} {0.088} {0.007} { 0.214} { 0.005} {} {} {} 
    INST {u_mtm_Alu_serializer/g8738} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.098} { 0.000} {0.056} {} { 0.312} { 0.103} {} {1} {(288.06,139.28) (287.44,137.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_240} {} { 0.000} { 0.000} {0.056} {0.006} { 0.312} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.027} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.042} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.208} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.214} { 0.001} { 0.209} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[13]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[13]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[13]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.314}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.392} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.377} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.211} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.211} { 0.000} {-0.210} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[13]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.216} { 0.000} {0.090} {} { 0.216} { 0.006} {} {1} {(256.07,131.78) (262.80,131.20)} 
    NET {} {} {} {} {} {C[13]} {} { 0.000} { 0.000} {0.090} {0.008} { 0.216} { 0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g8767} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.098} { 0.000} {0.054} {} { 0.314} { 0.103} {} {1} {(262.14,150.80) (261.52,149.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_213} {} { 0.000} { 0.000} {0.054} {0.006} { 0.314} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.028} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.043} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.209} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.168} {0.214} { 0.001} { 0.211} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[17]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[17]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[17]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.314}
    {} {Slack Time} {0.211}
  END_SLK_CLC
  SLK 0.211
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.393} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.378} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.212} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.211} { 0.000} {-0.211} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[17]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.215} { 0.000} {0.089} {} { 0.215} { 0.004} {} {1} {(244.56,128.06) (251.28,128.64)} 
    NET {} {} {} {} {} {C[17]} {} { 0.000} { 0.000} {0.089} {0.008} { 0.215} { 0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g8760} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.099} { 0.000} {0.056} {} { 0.314} { 0.103} {} {1} {(272.23,127.76) (271.60,126.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_220} {} { 0.000} { 0.000} {0.056} {0.006} { 0.314} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.029} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.044} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.210} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.214} { 0.001} { 0.212} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[15]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[15]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[15]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.213}
  END_SLK_CLC
  SLK 0.213
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.394} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.380} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.214} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.168} {0.211} { 0.000} {-0.212} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[15]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.217} { 0.000} {0.091} {} { 0.217} { 0.005} {} {1} {(284.88,108.75) (291.60,108.16)} 
    NET {} {} {} {} {} {C[15]} {} { 0.000} { 0.000} {0.091} {0.008} { 0.218} { 0.005} {} {} {} 
    INST {u_mtm_Alu_serializer/g8757} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.099} { 0.000} {0.055} {} { 0.316} { 0.103} {} {1} {(286.62,127.76) (286.00,126.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_223} {} { 0.000} { 0.000} {0.055} {0.006} { 0.316} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.031} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.046} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.212} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.214} { 0.001} { 0.213} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[30]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[30]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[30]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.213}
  END_SLK_CLC
  SLK 0.213
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.395} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.380} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.215} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.211} { 0.002} {-0.211} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[30]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.217} { 0.000} {0.090} {} { 0.219} { 0.006} {} {1} {(227.28,212.43) (234.00,211.84)} 
    NET {} {} {} {} {} {C[30]} {} { 0.000} { 0.000} {0.090} {0.008} { 0.219} { 0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g8739} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.099} { 0.000} {0.056} {} { 0.318} { 0.105} {} {1} {(252.06,208.40) (251.44,206.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_239} {} { 0.000} { 0.000} {0.056} {0.006} { 0.319} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.032} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.046} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.212} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.214} { 0.003} { 0.216} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[2]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.318}
    {} {Slack Time} {0.215}
  END_SLK_CLC
  SLK 0.215
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.396} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.382} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.216} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.211} {-0.000} {-0.215} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.218} { 0.000} {0.093} {} { 0.218} { 0.003} {} {1} {(255.36,116.53) (262.08,117.12)} 
    NET {} {} {} {} {} {C[2]} {} { 0.000} { 0.000} {0.093} {0.008} { 0.218} { 0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g8772} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.099} { 0.000} {0.056} {} { 0.318} { 0.103} {} {1} {(285.91,116.24) (285.28,114.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_208} {} { 0.000} { 0.000} {0.056} {0.006} { 0.318} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.033} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.048} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.214} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.214} { 0.000} { 0.215} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[12]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[12]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[12]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.318}
    {} {Slack Time} {0.216}
  END_SLK_CLC
  SLK 0.216
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.398} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.383} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.217} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.211} {-0.000} {-0.216} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[12]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.217} { 0.000} {0.091} {} { 0.217} { 0.000} {} {1} {(254.64,108.75) (261.36,108.16)} 
    NET {} {} {} {} {} {C[12]} {} { 0.000} { 0.000} {0.091} {0.008} { 0.217} { 0.000} {} {} {} 
    INST {u_mtm_Alu_serializer/g8735} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.101} { 0.000} {0.059} {} { 0.318} { 0.101} {} {1} {(282.31,116.24) (281.68,114.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_243} {} { 0.000} { 0.000} {0.059} {0.007} { 0.318} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.035} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.049} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.215} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.000} { 0.000} {0.168} {0.214} {-0.001} { 0.215} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[23]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[23]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[23]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.323}
    {} {Slack Time} {0.217}
  END_SLK_CLC
  SLK 0.217
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.399} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.384} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.218} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.211} { 0.002} {-0.215} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[23]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.222} { 0.000} {0.097} {} { 0.225} { 0.008} {} {1} {(233.03,200.91) (239.76,200.32)} 
    NET {} {} {} {} {} {C[23]} {} { 0.000} { 0.000} {0.097} {0.009} { 0.225} { 0.008} {} {} {} 
    INST {u_mtm_Alu_serializer/g8754} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.098} { 0.000} {0.052} {} { 0.323} { 0.106} {} {1} {(261.43,189.68) (260.80,191.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_226} {} { 0.000} { 0.000} {0.052} {0.005} { 0.323} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.035} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.050} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.216} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.168} {0.214} { 0.003} { 0.219} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[4]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.320}
    {} {Slack Time} {0.217}
  END_SLK_CLC
  SLK 0.217
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.399} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.384} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.218} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.168} {0.211} { 0.001} {-0.217} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.220} { 0.000} {0.095} {} { 0.221} { 0.003} {} {1} {(294.24,105.02) (300.96,105.60)} 
    NET {} {} {} {} {} {C[4]} {} { 0.000} { 0.000} {0.095} {0.009} { 0.221} { 0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g8740} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.100} { 0.000} {0.056} {} { 0.320} { 0.103} {} {1} {(294.55,132.08) (293.92,133.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_238} {} { 0.000} { 0.000} {0.056} {0.006} { 0.320} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.036} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.050} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.216} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.214} { 0.000} { 0.218} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[9]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[9]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[9]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.321}
    {} {Slack Time} {0.219}
  END_SLK_CLC
  SLK 0.219
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.401} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.386} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.220} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.211} {-0.000} {-0.219} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[9]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.220} { 0.000} {0.095} {} { 0.220} { 0.001} {} {1} {(255.36,105.02) (262.08,105.60)} 
    NET {} {} {} {} {} {C[9]} {} { 0.000} { 0.000} {0.095} {0.009} { 0.220} { 0.001} {} {} {} 
    INST {u_mtm_Alu_serializer/g8747} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.101} { 0.000} {0.057} {} { 0.321} { 0.102} {} {1} {(278.70,116.24) (278.08,114.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_231} {} { 0.000} { 0.000} {0.057} {0.007} { 0.321} { 0.102} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.038} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.052} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.218} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.000} { 0.000} {0.168} {0.214} {-0.001} { 0.218} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[19]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[19]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[19]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.328}
    {} {Slack Time} {0.224}
  END_SLK_CLC
  SLK 0.224
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.405} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.391} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.225} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.168} {0.211} { 0.000} {-0.224} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[19]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.226} {-0.004} {0.108} {} { 0.226} { 0.003} {} {1} {(236.63,154.83) (243.36,154.24)} 
    NET {} {} {} {} {} {C[19]} {} { 0.000} { 0.000} {0.108} {0.012} { 0.227} { 0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g8763} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.054} {} { 0.328} { 0.104} {} {1} {(289.50,162.32) (288.88,160.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_217} {} { 0.000} { 0.000} {0.054} {0.006} { 0.328} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.042} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.057} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.222} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.168} {0.214} { 0.002} { 0.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/CTL_buff_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_serializer/CTL_buff_reg[0]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/CTL_buff_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.224}
  END_SLK_CLC
  SLK 0.224
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.406} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.392} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} {-0.227} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.167} {0.209} { 0.002} {-0.222} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/CTL_buff_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.229} { 0.000} {0.103} {} { 0.231} { 0.006} {} {2} {(253.19,223.94) (259.92,223.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTL_buff[0]} {} { 0.000} { 0.000} {0.103} {0.010} { 0.231} { 0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g8789} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.061} { 0.000} {0.090} {} { 0.292} { 0.068} {} {1} {(252.68,230.72) (253.60,230.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_191} {} { 0.000} { 0.000} {0.090} {0.005} { 0.292} { 0.068} {} {} {} 
    INST {u_mtm_Alu_serializer/g8749} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.053} {} { 0.330} { 0.105} {} {1} {(249.80,231.44) (250.00,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_229} {} { 0.000} { 0.000} {0.053} {0.005} { 0.330} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.043} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.057} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} { 0.223} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.167} {0.212} { 0.002} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/CTL_buff_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_serializer/CTL_buff_reg[6]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/CTL_buff_reg[6]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.225}
  END_SLK_CLC
  SLK 0.225
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.407} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.392} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} {-0.227} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.167} {0.209} { 0.003} {-0.222} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/CTL_buff_reg[6]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.228} { 0.000} {0.111} {} { 0.231} { 0.006} {} {2} {(241.68,243.25) (248.40,243.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTL_buff[6]} {} { 0.000} { 0.000} {0.111} {0.012} { 0.232} { 0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g8781} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.063} { 0.000} {0.091} {} { 0.294} { 0.069} {} {1} {(241.16,248.00) (242.08,248.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_199} {} { 0.000} { 0.000} {0.091} {0.005} { 0.294} { 0.069} {} {} {} 
    INST {u_mtm_Alu_serializer/g8761} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.053} {} { 0.331} { 0.106} {} {1} {(238.28,247.28) (238.48,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_219} {} { 0.000} { 0.000} {0.053} {0.005} { 0.331} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.043} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.058} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} { 0.223} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.167} {0.212} { 0.003} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/byte_counter_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/byte_counter_reg[4]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/byte_counter_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.096}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.323}
    {} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.408} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.008} { 0.000} {0.201} {0.189} {-0.173} {-0.400} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.014} {-0.240} {} {29} {(35.24,80.96) (41.92,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.008} { 0.000} {0.156} {0.192} {-0.006} {-0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/byte_counter_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.229} { 0.000} {0.106} {} { 0.223} {-0.003} {} {2} {(35.76,212.43) (42.48,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/byte_counter[4]} {} { 0.000} { 0.000} {0.106} {0.012} { 0.223} {-0.003} {} {} {} 
    INST {u_mtm_Alu_deserializer/g9509} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.099} { 0.000} {0.051} {} { 0.323} { 0.096} {} {1} {(26.71,212.72) (26.08,214.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_413} {} { 0.000} { 0.000} {0.051} {0.005} { 0.323} { 0.096} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.045} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.008} { 0.000} {0.201} {0.189} {-0.173} { 0.053} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.156} {} {-0.013} { 0.213} {} {29} {(35.24,80.96) (41.92,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.008} { 0.000} {0.157} {0.194} {-0.005} { 0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/CTL_buff_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_serializer/CTL_buff_reg[3]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/CTL_buff_reg[3]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.107}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.409} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.394} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} {-0.229} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.167} {0.209} { 0.004} {-0.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/CTL_buff_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.229} { 0.000} {0.111} {} { 0.233} { 0.006} {} {2} {(247.44,254.78) (254.16,255.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTL_buff[3]} {} { 0.000} { 0.000} {0.111} {0.012} { 0.233} { 0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g8798} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.065} { 0.000} {0.095} {} { 0.297} { 0.070} {} {1} {(248.36,259.52) (249.28,259.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.000} { 0.000} {0.095} {0.006} { 0.297} { 0.071} {} {} {} 
    INST {u_mtm_Alu_serializer/g8751} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.052} {} { 0.334} { 0.107} {} {1} {(240.44,258.80) (240.64,260.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_227} {} { 0.000} { 0.000} {0.052} {0.005} { 0.334} { 0.107} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.045} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.060} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} { 0.225} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.167} {0.212} { 0.004} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/CTL_buff_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_serializer/CTL_buff_reg[1]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/CTL_buff_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.108}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.335}
    {} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.409} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.394} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} {-0.229} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.167} {0.209} { 0.005} {-0.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/CTL_buff_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.228} { 0.000} {0.103} {} { 0.233} { 0.006} {} {2} {(240.96,266.30) (247.68,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTL_buff[1]} {} { 0.000} { 0.000} {0.103} {0.009} { 0.233} { 0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g8791} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.064} { 0.000} {0.096} {} { 0.297} { 0.070} {} {1} {(246.20,259.52) (247.12,259.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_189} {} { 0.000} { 0.000} {0.096} {0.006} { 0.297} { 0.070} {} {} {} 
    INST {u_mtm_Alu_serializer/g8743} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.054} {} { 0.335} { 0.108} {} {1} {(236.84,258.80) (237.04,260.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_235} {} { 0.000} { 0.000} {0.054} {0.005} { 0.335} { 0.108} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.045} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.060} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} { 0.225} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.167} {0.212} { 0.005} { 0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/CTL_buff_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_serializer/CTL_buff_reg[5]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/CTL_buff_reg[5]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.108}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.229}
  END_SLK_CLC
  SLK 0.229
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.411} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.396} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} {-0.231} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.167} {0.209} { 0.005} {-0.224} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/CTL_buff_reg[5]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.230} { 0.000} {0.113} {} { 0.236} { 0.006} {} {2} {(238.80,281.55) (245.52,280.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTL_buff[5]} {} { 0.000} { 0.000} {0.113} {0.012} { 0.236} { 0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g8806} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.063} { 0.000} {0.091} {} { 0.299} { 0.069} {} {1} {(241.88,276.80) (242.80,276.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_174} {} { 0.000} { 0.000} {0.091} {0.005} { 0.299} { 0.070} {} {} {} 
    INST {u_mtm_Alu_serializer/g8759} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.056} {} { 0.337} { 0.108} {} {1} {(238.28,277.52) (238.48,275.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_221} {} { 0.000} { 0.000} {0.056} {0.006} { 0.337} { 0.108} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.048} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.062} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} { 0.227} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.167} {0.212} { 0.006} { 0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/CTL_buff_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_serializer/CTL_buff_reg[4]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/CTL_buff_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.107}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.412} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.397} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} {-0.232} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.167} {0.209} { 0.004} {-0.226} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/CTL_buff_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.105} {} { 0.235} { 0.005} {} {2} {(256.07,243.25) (262.80,243.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTL_buff[4]} {} { 0.000} { 0.000} {0.105} {0.011} { 0.235} { 0.005} {} {} {} 
    INST {u_mtm_Alu_serializer/g8801} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.063} { 0.000} {0.094} {} { 0.298} { 0.068} {} {1} {(249.80,236.48) (250.72,236.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_179} {} { 0.000} { 0.000} {0.094} {0.006} { 0.298} { 0.068} {} {} {} 
    INST {u_mtm_Alu_serializer/g8756} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.055} {} { 0.337} { 0.107} {} {1} {(245.48,247.28) (245.68,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_224} {} { 0.000} { 0.000} {0.055} {0.006} { 0.337} { 0.107} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.048} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.063} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} { 0.228} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.167} {0.212} { 0.004} { 0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/CTL_buff_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_serializer/CTL_buff_reg[2]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/CTL_buff_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.336}
    {} {Slack Time} {0.231}
  END_SLK_CLC
  SLK 0.231
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.413} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.398} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} {-0.233} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.167} {0.209} { 0.003} {-0.228} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/CTL_buff_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.106} {} { 0.234} { 0.003} {} {2} {(241.68,231.74) (248.40,232.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTL_buff[2]} {} { 0.000} { 0.000} {0.106} {0.011} { 0.234} { 0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g8796} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.062} { 0.000} {0.090} {} { 0.296} { 0.065} {} {1} {(246.92,236.48) (247.84,236.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_184} {} { 0.000} { 0.000} {0.090} {0.005} { 0.296} { 0.065} {} {} {} 
    INST {u_mtm_Alu_serializer/g8741} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.058} {} { 0.336} { 0.105} {} {1} {(244.04,235.76) (244.24,237.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_237} {} { 0.000} { 0.000} {0.058} {0.006} { 0.336} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.049} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.064} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} { 0.229} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.167} {0.212} { 0.003} { 0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[20]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[20]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[20]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.339}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.416} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.402} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.236} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.168} {0.211} { 0.001} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[20]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.113} {} { 0.235} { 0.000} {} {1} {(240.96,162.62) (247.68,163.20)} 
    NET {} {} {} {} {} {C[20]} {} { 0.000} { 0.000} {0.113} {0.013} { 0.235} { 0.001} {} {} {} 
    INST {u_mtm_Alu_serializer/g8764} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.056} {} { 0.339} { 0.104} {} {1} {(294.55,162.32) (293.92,160.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_216} {} { 0.000} { 0.000} {0.056} {0.006} { 0.339} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.053} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.067} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.233} {} {34} {(208.76,150.08) (215.44,151.68)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.168} {0.214} { 0.001} { 0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/C_buff_reg[16]} {CLK}
  ENDPT {u_mtm_Alu_serializer/C_buff_reg[16]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/C_reg[16]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.418} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.403} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} {-0.238} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.211} { 0.000} {-0.236} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/C_reg[16]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.115} {} { 0.236} {-0.001} {} {1} {(243.84,139.58) (250.56,140.16)} 
    NET {} {} {} {} {} {C[16]} {} { 0.000} { 0.000} {0.115} {0.013} { 0.236} {-0.001} {} {} {} 
    INST {u_mtm_Alu_serializer/g8758} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.056} {} { 0.340} { 0.103} {} {1} {(293.82,150.80) (293.20,149.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_222} {} { 0.000} { 0.000} {0.056} {0.006} { 0.340} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.055} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.070} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.001} { 0.236} {} {35} {(257.72,121.28) (264.40,119.68)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.168} {0.214} { 0.001} { 0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/CTL_buff_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_serializer/CTL_buff_reg[7]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/CTL_buff_reg[7]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.249}
  END_SLK_CLC
  SLK 0.249
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.431} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} {-0.416} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} {-0.251} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.167} {0.209} { 0.005} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/CTL_buff_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.232} { 0.000} {0.106} {} { 0.236} {-0.013} {} {2} {(261.83,254.78) (268.56,255.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTL_buff[7]} {} { 0.000} { 0.000} {0.106} {0.011} { 0.236} {-0.013} {} {} {} 
    INST {u_mtm_Alu_serializer/g8836} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.057} { 0.000} {0.079} {} { 0.294} { 0.045} {} {1} {(259.88,259.52) (260.80,259.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_145} {} { 0.000} { 0.000} {0.079} {0.003} { 0.294} { 0.045} {} {} {} 
    INST {u_mtm_Alu_serializer/g8736} {EIN2} {R} {AUS} {F} {} {UCL_OAI21} { 0.059} { 0.000} {0.088} {} { 0.353} { 0.104} {} {1} {(256.28,259.53) (257.20,261.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_242} {} { 0.000} { 0.000} {0.088} {0.006} { 0.353} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.067} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.015} { 0.000} {0.202} {0.189} {-0.167} { 0.082} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.002} { 0.247} {} {31} {(221.00,138.56) (227.68,140.16)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.167} {0.212} { 0.005} { 0.254} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/A_reg[17]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/A_reg[17]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/A_reg[17]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.095}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.251}
  END_SLK_CLC
  SLK 0.251
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.433} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.008} { 0.000} {0.201} {0.189} {-0.174} {-0.425} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.008} {-0.259} {} {32} {(66.92,80.96) (73.60,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.006} { 0.000} {0.168} {0.212} {-0.002} {-0.253} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/A_reg[17]} {CLK} {R} {NQ} {R} {} {UCL_DFF} { 0.273} { 0.000} {0.083} {} { 0.271} { 0.019} {} {2} {(138.00,143.31) (143.44,142.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/A[17]_1446} {} { 0.000} { 0.000} {0.083} {0.010} { 0.271} { 0.019} {} {} {} 
    INST {u_mtm_Alu_deserializer/g9310} {EIN0} {R} {AUS} {F} {} {UCL_OAI21} { 0.076} { 0.000} {0.101} {} { 0.346} { 0.095} {} {1} {(130.32,144.00) (129.04,145.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_604} {} { 0.000} { 0.000} {0.101} {0.005} { 0.346} { 0.095} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.070} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.008} { 0.000} {0.201} {0.189} {-0.174} { 0.078} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.008} { 0.244} {} {32} {(66.92,80.96) (73.60,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.006} { 0.000} {0.169} {0.214} {-0.002} { 0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/A_reg[29]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/A_reg[29]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/A_reg[29]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.093}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.435} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.189} {-0.169} {-0.422} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.157} {} {-0.008} {-0.261} {} {31} {(66.92,207.68) (73.60,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_5} {} { 0.005} { 0.000} {0.158} {0.195} {-0.003} {-0.256} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/A_reg[29]} {CLK} {R} {NQ} {R} {} {UCL_DFF} { 0.271} { 0.000} {0.084} {} { 0.269} { 0.015} {} {2} {(111.36,300.86) (116.80,301.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/A[29]_1458} {} { 0.000} { 0.000} {0.084} {0.010} { 0.269} { 0.015} {} {} {} 
    INST {u_mtm_Alu_deserializer/g9324} {EIN0} {R} {AUS} {F} {} {UCL_OAI21} { 0.077} { 0.000} {0.103} {} { 0.346} { 0.093} {} {1} {(112.32,293.76) (111.04,295.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_590} {} { 0.000} { 0.000} {0.103} {0.005} { 0.346} { 0.093} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.071} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.189} {-0.169} { 0.084} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.007} { 0.246} {} {31} {(66.92,207.68) (73.60,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_5} {} { 0.005} { 0.000} {0.158} {0.198} {-0.002} { 0.251} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/A_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/A_reg[3]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/A_reg[3]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.011}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.085}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.339}
    {} {Slack Time} {0.254}
  END_SLK_CLC
  SLK 0.254
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.436} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.201} {0.189} {-0.178} {-0.433} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.166} {} {-0.014} {-0.268} {} {34} {(42.44,34.88) (49.12,36.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_6} {} { 0.003} { 0.000} {0.167} {0.209} {-0.011} {-0.265} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/A_reg[3]} {CLK} {R} {NQ} {R} {} {UCL_DFF} { 0.272} { 0.000} {0.083} {} { 0.261} { 0.007} {} {2} {(130.80,39.62) (136.24,39.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/A[3]_1432} {} { 0.000} { 0.000} {0.083} {0.010} { 0.261} { 0.007} {} {} {} 
    INST {u_mtm_Alu_deserializer/g9361} {EIN0} {R} {AUS} {F} {} {UCL_OAI21} { 0.078} { 0.000} {0.105} {} { 0.339} { 0.085} {} {1} {(131.76,46.72) (130.48,44.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_553} {} { 0.000} { 0.000} {0.105} {0.006} { 0.339} { 0.085} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.072} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.201} {0.189} {-0.178} { 0.076} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.013} { 0.241} {} {34} {(42.44,34.88) (49.12,36.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_6} {} { 0.003} { 0.000} {0.167} {0.211} {-0.011} { 0.243} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/A_reg[27]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/A_reg[27]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/A_reg[27]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.349}
    {} {Slack Time} {0.256}
  END_SLK_CLC
  SLK 0.256
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.438} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.189} {-0.169} {-0.425} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.157} {} {-0.008} {-0.264} {} {31} {(66.92,207.68) (73.60,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_5} {} { 0.005} { 0.000} {0.158} {0.195} {-0.003} {-0.259} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/A_reg[27]} {CLK} {R} {NQ} {R} {} {UCL_DFF} { 0.273} { 0.000} {0.087} {} { 0.270} { 0.014} {} {2} {(124.31,258.50) (129.76,257.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/A[27]_1456} {} { 0.000} { 0.000} {0.087} {0.011} { 0.270} { 0.014} {} {} {} 
    INST {u_mtm_Alu_deserializer/g9321} {EIN0} {R} {AUS} {F} {} {UCL_OAI21} { 0.078} { 0.000} {0.105} {} { 0.349} { 0.092} {} {1} {(123.12,254.08) (121.84,252.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_593} {} { 0.000} { 0.000} {0.105} {0.006} { 0.349} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.074} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.189} {-0.169} { 0.088} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.007} { 0.249} {} {31} {(66.92,207.68) (73.60,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_5} {} { 0.005} { 0.000} {0.158} {0.198} {-0.002} { 0.254} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/A_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/A_reg[1]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/A_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.010}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.343}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.438} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.201} {0.189} {-0.178} {-0.435} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.166} {} {-0.014} {-0.270} {} {34} {(42.44,34.88) (49.12,36.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_6} {} { 0.003} { 0.000} {0.167} {0.209} {-0.010} {-0.267} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/A_reg[1]} {CLK} {R} {NQ} {R} {} {UCL_DFF} { 0.274} { 0.000} {0.086} {} { 0.264} { 0.008} {} {2} {(118.56,62.66) (124.00,62.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/A[1]_1430} {} { 0.000} { 0.000} {0.086} {0.011} { 0.264} { 0.008} {} {} {} 
    INST {u_mtm_Alu_deserializer/g9359} {EIN0} {R} {AUS} {F} {} {UCL_OAI21} { 0.079} { 0.000} {0.105} {} { 0.343} { 0.086} {} {1} {(119.52,69.76) (118.24,67.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_555} {} { 0.000} { 0.000} {0.105} {0.006} { 0.343} { 0.086} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.075} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.201} {0.189} {-0.178} { 0.078} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.013} { 0.243} {} {34} {(42.44,34.88) (49.12,36.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_6} {} { 0.003} { 0.000} {0.167} {0.211} {-0.010} { 0.247} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/A_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/A_reg[4]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/A_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.011}
    {+} {Hold} {-0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.084}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.439} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.201} {0.189} {-0.178} {-0.436} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.166} {} {-0.014} {-0.271} {} {34} {(42.44,34.88) (49.12,36.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_6} {} { 0.002} { 0.000} {0.167} {0.209} {-0.012} {-0.269} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/A_reg[4]} {CLK} {R} {NQ} {R} {} {UCL_DFF} { 0.271} { 0.000} {0.081} {} { 0.260} { 0.002} {} {2} {(130.80,24.38) (136.24,24.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/A[4]_1433} {} { 0.000} { 0.000} {0.081} {0.010} { 0.260} { 0.002} {} {} {} 
    INST {u_mtm_Alu_deserializer/g9363} {EIN0} {R} {AUS} {F} {} {UCL_OAI21} { 0.081} { 0.000} {0.111} {} { 0.341} { 0.084} {} {1} {(131.04,28.80) (129.76,30.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_551} {} { 0.000} { 0.000} {0.111} {0.006} { 0.341} { 0.084} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.076} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.201} {0.189} {-0.178} { 0.079} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.165} { 0.000} {0.167} {} {-0.013} { 0.244} {} {34} {(42.44,34.88) (49.12,36.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_6} {} { 0.002} { 0.000} {0.167} {0.211} {-0.011} { 0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/A_reg[26]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/A_reg[26]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/A_reg[26]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.439} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.008} { 0.000} {0.201} {0.189} {-0.174} {-0.431} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.008} {-0.265} {} {32} {(66.92,80.96) (73.60,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.168} {0.212} { 0.001} {-0.256} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/A_reg[26]} {CLK} {R} {NQ} {R} {} {UCL_DFF} { 0.276} { 0.000} {0.090} {} { 0.278} { 0.020} {} {2} {(127.20,231.74) (132.64,232.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/A[26]_1455} {} { 0.000} { 0.000} {0.090} {0.011} { 0.278} { 0.020} {} {} {} 
    INST {u_mtm_Alu_deserializer/g9320} {EIN0} {R} {AUS} {F} {} {UCL_OAI21} { 0.078} { 0.000} {0.104} {} { 0.355} { 0.098} {} {1} {(126.72,236.16) (125.44,238.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_594} {} { 0.000} { 0.000} {0.104} {0.005} { 0.355} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.076} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.008} { 0.000} {0.201} {0.189} {-0.174} { 0.084} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.008} { 0.250} {} {32} {(66.92,80.96) (73.60,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.169} {0.214} { 0.002} { 0.259} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/A_reg[30]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/A_reg[30]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/A_reg[30]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.350}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.439} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.189} {-0.169} {-0.426} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.157} {} {-0.008} {-0.266} {} {31} {(66.92,207.68) (73.60,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_5} {} { 0.005} { 0.000} {0.158} {0.195} {-0.003} {-0.261} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/A_reg[30]} {CLK} {R} {NQ} {R} {} {UCL_DFF} { 0.274} { 0.000} {0.089} {} { 0.271} { 0.014} {} {2} {(117.12,289.33) (122.56,289.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/A[30]_1459} {} { 0.000} { 0.000} {0.089} {0.011} { 0.271} { 0.014} {} {} {} 
    INST {u_mtm_Alu_deserializer/g9325} {EIN0} {R} {AUS} {F} {} {UCL_OAI21} { 0.079} { 0.000} {0.105} {} { 0.350} { 0.092} {} {1} {(117.36,282.24) (116.08,284.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_589} {} { 0.000} { 0.000} {0.105} {0.006} { 0.350} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.076} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.189} {-0.169} { 0.089} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.007} { 0.250} {} {31} {(66.92,207.68) (73.60,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_5} {} { 0.005} { 0.000} {0.158} {0.198} {-0.002} { 0.255} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/A_reg[22]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/A_reg[22]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/A_reg[22]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.096}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.354}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} {-0.440} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.008} { 0.000} {0.201} {0.189} {-0.174} {-0.432} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.008} {-0.266} {} {32} {(66.92,80.96) (73.60,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.008} { 0.000} {0.168} {0.212} { 0.000} {-0.258} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/A_reg[22]} {CLK} {R} {NQ} {R} {} {UCL_DFF} { 0.273} { 0.000} {0.084} {} { 0.273} { 0.015} {} {2} {(136.56,185.66) (142.00,186.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/A[22]_1451} {} { 0.000} { 0.000} {0.084} {0.010} { 0.273} { 0.015} {} {} {} 
    INST {u_mtm_Alu_deserializer/g9316} {EIN0} {R} {AUS} {F} {} {UCL_OAI21} { 0.081} { 0.000} {0.109} {} { 0.354} { 0.096} {} {1} {(138.96,190.08) (137.68,192.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_598} {} { 0.000} { 0.000} {0.109} {0.006} { 0.354} { 0.096} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.189} {-0.182} { 0.076} {} {8} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.008} { 0.000} {0.201} {0.189} {-0.174} { 0.084} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.166} { 0.000} {0.168} {} {-0.008} { 0.250} {} {32} {(66.92,80.96) (73.60,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.008} { 0.000} {0.169} {0.214} { 0.000} { 0.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50

