################################################################
This repo is to track Hardware Description Language projects
-- The status of each project will be listed below
-- The to-do list of projects will be listed below
################################################################

Status:
-- FIFO Memory - Init (20240807)

To-Do:
-- 16-bit single-cycle MIPS processor
-- Programmable digital delay timer

Reference:
-- https://www.fpga4student.com/p/verilog-project.html
