// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="gramSchmidt_gramSchmidt,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.905571,HLS_SYN_LAT=97025,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=17765,HLS_SYN_LUT=13081,HLS_VERSION=2023_2}" *)

module gramSchmidt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_address0,
        a_ce0,
        a_we0,
        a_d0,
        a_q0,
        a_address1,
        a_ce1,
        a_we1,
        a_d1,
        a_q1,
        r_address0,
        r_ce0,
        r_we0,
        r_d0,
        q_address0,
        q_ce0,
        q_we0,
        q_d0,
        q_q0,
        q_address1,
        q_ce1,
        q_q1
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_state4 = 36'd8;
parameter    ap_ST_fsm_state5 = 36'd16;
parameter    ap_ST_fsm_state6 = 36'd32;
parameter    ap_ST_fsm_state7 = 36'd64;
parameter    ap_ST_fsm_state8 = 36'd128;
parameter    ap_ST_fsm_state9 = 36'd256;
parameter    ap_ST_fsm_state10 = 36'd512;
parameter    ap_ST_fsm_state11 = 36'd1024;
parameter    ap_ST_fsm_state12 = 36'd2048;
parameter    ap_ST_fsm_state13 = 36'd4096;
parameter    ap_ST_fsm_state14 = 36'd8192;
parameter    ap_ST_fsm_state15 = 36'd16384;
parameter    ap_ST_fsm_state16 = 36'd32768;
parameter    ap_ST_fsm_state17 = 36'd65536;
parameter    ap_ST_fsm_state18 = 36'd131072;
parameter    ap_ST_fsm_state19 = 36'd262144;
parameter    ap_ST_fsm_state20 = 36'd524288;
parameter    ap_ST_fsm_state21 = 36'd1048576;
parameter    ap_ST_fsm_state22 = 36'd2097152;
parameter    ap_ST_fsm_state23 = 36'd4194304;
parameter    ap_ST_fsm_state24 = 36'd8388608;
parameter    ap_ST_fsm_state25 = 36'd16777216;
parameter    ap_ST_fsm_state26 = 36'd33554432;
parameter    ap_ST_fsm_state27 = 36'd67108864;
parameter    ap_ST_fsm_state28 = 36'd134217728;
parameter    ap_ST_fsm_state29 = 36'd268435456;
parameter    ap_ST_fsm_state30 = 36'd536870912;
parameter    ap_ST_fsm_state31 = 36'd1073741824;
parameter    ap_ST_fsm_state32 = 36'd2147483648;
parameter    ap_ST_fsm_state33 = 36'd4294967296;
parameter    ap_ST_fsm_state34 = 36'd8589934592;
parameter    ap_ST_fsm_state35 = 36'd17179869184;
parameter    ap_ST_fsm_state36 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] a_address0;
output   a_ce0;
output   a_we0;
output  [31:0] a_d0;
input  [31:0] a_q0;
output  [9:0] a_address1;
output   a_ce1;
output   a_we1;
output  [31:0] a_d1;
input  [31:0] a_q1;
output  [9:0] r_address0;
output   r_ce0;
output   r_we0;
output  [31:0] r_d0;
output  [9:0] q_address0;
output   q_ce0;
output   q_we0;
output  [31:0] q_d0;
input  [31:0] q_q0;
output  [9:0] q_address1;
output   q_ce1;
input  [31:0] q_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] a_address0;
reg a_ce0;
reg a_we0;
reg a_ce1;
reg a_we1;
reg[9:0] r_address0;
reg r_ce0;
reg r_we0;
reg[31:0] r_d0;
reg[9:0] q_address0;
reg q_ce0;
reg q_we0;
reg q_ce1;

(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_fu_137_p2;
reg   [31:0] reg_149;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state30;
wire   [31:0] grp_fu_144_p2;
reg   [31:0] reg_155;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state25;
reg   [5:0] k_1_reg_292;
wire    ap_CS_fsm_state2;
wire   [4:0] trunc_ln42_fu_179_p1;
reg   [4:0] trunc_ln42_reg_298;
wire   [9:0] trunc_ln42_1_fu_208_p1;
reg   [9:0] trunc_ln42_1_reg_314;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state33;
reg   [31:0] q_load_reg_324;
wire    ap_CS_fsm_state34;
reg   [5:0] indvars_iv24_load_reg_329;
wire    ap_CS_fsm_state35;
wire   [31:0] bitcast_ln45_fu_250_p1;
reg   [31:0] bitcast_ln45_reg_334;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_start;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_done;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_idle;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_ready;
wire   [9:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_a_address0;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_a_ce0;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_nrm_out;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_nrm_out_ap_vld;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_din0;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_din1;
wire   [0:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_opcode;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_ce;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_144_p_din0;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_144_p_din1;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_144_p_ce;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_start;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_done;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_idle;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_ready;
wire   [9:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_a_address0;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_a_ce0;
wire   [9:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_address0;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_ce0;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_we0;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_d0;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_start;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_done;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_idle;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_ready;
wire   [9:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_address0;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_ce0;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_we0;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_d0;
wire   [9:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_address1;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_ce1;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_we1;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_d1;
wire   [9:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_address0;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_ce0;
wire   [9:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_address1;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_ce1;
wire   [9:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_address0;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_ce0;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_we0;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_d0;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_144_p_din0;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_144_p_din1;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_144_p_ce;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_din0;
wire   [31:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_din1;
wire   [1:0] grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_opcode;
wire    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_ce;
reg    grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_start_reg;
wire   [0:0] icmp_ln42_fu_184_p2;
wire    ap_CS_fsm_state3;
reg    grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_start_reg;
wire    ap_CS_fsm_state32;
reg    grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_start_reg;
wire    ap_CS_fsm_state36;
wire   [63:0] zext_ln39_fu_221_p1;
wire   [63:0] zext_ln42_fu_242_p1;
reg   [5:0] indvars_iv24_fu_60;
wire   [5:0] add_ln34_fu_254_p2;
reg   [10:0] kk_fu_64;
wire   [10:0] add_ln49_fu_231_p2;
reg   [5:0] k_fu_68;
wire   [5:0] add_ln42_fu_190_p2;
wire    ap_CS_fsm_state4;
wire   [31:0] bitcast_ln39_fu_226_p1;
reg   [31:0] grp_fu_137_p0;
reg   [31:0] grp_fu_137_p1;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state26;
reg   [31:0] grp_fu_144_p0;
reg   [31:0] grp_fu_144_p1;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state22;
wire   [9:0] zext_ln42_1_fu_212_p1;
wire   [9:0] add_ln39_fu_215_p2;
reg   [1:0] grp_fu_137_opcode;
reg    grp_fu_137_ce;
reg    grp_fu_144_ce;
reg   [35:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
#0 grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_start_reg = 1'b0;
#0 grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_start_reg = 1'b0;
#0 grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_start_reg = 1'b0;
#0 indvars_iv24_fu_60 = 6'd0;
#0 kk_fu_64 = 11'd0;
#0 k_fu_68 = 6'd0;
end

gramSchmidt_gramSchmidt_Pipeline_VITIS_LOOP_36_2 grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_start),
    .ap_done(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_done),
    .ap_idle(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_idle),
    .ap_ready(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_ready),
    .zext_ln42_4(trunc_ln42_reg_298),
    .a_address0(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_a_address0),
    .a_ce0(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_a_ce0),
    .a_q0(a_q0),
    .nrm_out(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_nrm_out),
    .nrm_out_ap_vld(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_nrm_out_ap_vld),
    .grp_fu_137_p_din0(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_din0),
    .grp_fu_137_p_din1(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_din1),
    .grp_fu_137_p_opcode(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_opcode),
    .grp_fu_137_p_dout0(grp_fu_137_p2),
    .grp_fu_137_p_ce(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_ce),
    .grp_fu_144_p_din0(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_144_p_din0),
    .grp_fu_144_p_din1(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_144_p_din1),
    .grp_fu_144_p_dout0(grp_fu_144_p2),
    .grp_fu_144_p_ce(grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_144_p_ce)
);

gramSchmidt_gramSchmidt_Pipeline_VITIS_LOOP_40_3 grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_start),
    .ap_done(grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_done),
    .ap_idle(grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_idle),
    .ap_ready(grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_ready),
    .zext_ln42_4(trunc_ln42_reg_298),
    .a_address0(grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_a_address0),
    .a_ce0(grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_a_ce0),
    .a_q0(a_q0),
    .nrm_2(reg_149),
    .q_address0(grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_address0),
    .q_ce0(grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_ce0),
    .q_we0(grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_we0),
    .q_d0(grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_d0)
);

gramSchmidt_gramSchmidt_Pipeline_VITIS_LOOP_42_4 grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_start),
    .ap_done(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_done),
    .ap_idle(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_idle),
    .ap_ready(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_ready),
    .zext_ln42_1(indvars_iv24_load_reg_329),
    .empty(trunc_ln42_1_reg_314),
    .a_address0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_address0),
    .a_ce0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_ce0),
    .a_we0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_we0),
    .a_d0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_d0),
    .a_q0(a_q0),
    .a_address1(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_address1),
    .a_ce1(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_ce1),
    .a_we1(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_we1),
    .a_d1(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_d1),
    .a_q1(a_q1),
    .bitcast_ln45(bitcast_ln45_reg_334),
    .k(trunc_ln42_reg_298),
    .q_address0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_address0),
    .q_ce0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_ce0),
    .q_q0(q_q0),
    .q_address1(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_address1),
    .q_ce1(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_ce1),
    .q_q1(q_q1),
    .zext_ln42_3(trunc_ln42_reg_298),
    .zext_ln42_2(trunc_ln42_reg_298),
    .zext_ln42_4(trunc_ln42_reg_298),
    .r_address0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_address0),
    .r_ce0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_ce0),
    .r_we0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_we0),
    .r_d0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_d0),
    .grp_fu_144_p_din0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_144_p_din0),
    .grp_fu_144_p_din1(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_144_p_din1),
    .grp_fu_144_p_dout0(grp_fu_144_p2),
    .grp_fu_144_p_ce(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_144_p_ce),
    .grp_fu_137_p_din0(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_din0),
    .grp_fu_137_p_din1(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_din1),
    .grp_fu_137_p_opcode(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_opcode),
    .grp_fu_137_p_dout0(grp_fu_137_p2),
    .grp_fu_137_p_ce(grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_ce)
);

gramSchmidt_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_137_p0),
    .din1(grp_fu_137_p1),
    .opcode(grp_fu_137_opcode),
    .ce(grp_fu_137_ce),
    .dout(grp_fu_137_p2)
);

gramSchmidt_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_144_p0),
    .din1(grp_fu_144_p1),
    .ce(grp_fu_144_ce),
    .dout(grp_fu_144_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln42_fu_184_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_ready == 1'b1)) begin
            grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_start_reg <= 1'b1;
        end else if ((grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_ready == 1'b1)) begin
            grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state35)) begin
            grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_start_reg <= 1'b1;
        end else if ((grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_ready == 1'b1)) begin
            grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv24_fu_60 <= 6'd1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        indvars_iv24_fu_60 <= add_ln34_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_fu_68 <= 6'd0;
    end else if (((icmp_ln42_fu_184_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_fu_68 <= add_ln42_fu_190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        kk_fu_64 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        kk_fu_64 <= add_ln49_fu_231_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        bitcast_ln45_reg_334 <= bitcast_ln45_fu_250_p1;
        indvars_iv24_load_reg_329 <= indvars_iv24_fu_60;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        k_1_reg_292 <= k_fu_68;
        trunc_ln42_reg_298 <= trunc_ln42_fu_179_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        q_load_reg_324 <= q_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30))) begin
        reg_149 <= grp_fu_137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_155 <= grp_fu_144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        trunc_ln42_1_reg_314 <= trunc_ln42_1_fu_208_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        a_address0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        a_address0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        a_address0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_a_address0;
    end else begin
        a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        a_ce0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        a_ce0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        a_ce0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_a_ce0;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        a_ce1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_ce1;
    end else begin
        a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        a_we0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_we0;
    end else begin
        a_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        a_we1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_we1;
    end else begin
        a_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln42_fu_184_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln42_fu_184_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_137_ce = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_137_ce = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_ce;
    end else begin
        grp_fu_137_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_137_opcode = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_137_opcode = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_137_opcode = 2'd0;
    end else begin
        grp_fu_137_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_137_p0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_137_p0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_137_p0 = reg_155;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_137_p0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_nrm_out;
    end else begin
        grp_fu_137_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_137_p1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_137_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_137_p1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_137_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_137_p1 = 32'd1073741824;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_137_p1 = 32'd1098907648;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_137_p1 = 32'd3238002688;
    end else begin
        grp_fu_137_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_144_ce = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_144_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_144_ce = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_144_p_ce;
    end else begin
        grp_fu_144_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_144_p0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_144_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_144_p0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_144_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_144_p0 = reg_155;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_144_p0 = reg_149;
    end else begin
        grp_fu_144_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_144_p1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_grp_fu_144_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_144_p1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_grp_fu_144_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_144_p1 = 32'd989399404;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_144_p1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_nrm_out;
    end else begin
        grp_fu_144_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        q_address0 = zext_ln42_fu_242_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        q_address0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        q_address0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_address0;
    end else begin
        q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        q_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        q_ce0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        q_ce0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_ce0;
    end else begin
        q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        q_ce1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_ce1;
    end else begin
        q_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        q_we0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_we0;
    end else begin
        q_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        r_address0 = zext_ln39_fu_221_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        r_address0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_address0;
    end else begin
        r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        r_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        r_ce0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_ce0;
    end else begin
        r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        r_d0 = bitcast_ln39_fu_226_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        r_d0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_d0;
    end else begin
        r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        r_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        r_we0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_r_we0;
    end else begin
        r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln42_fu_184_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_address1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_address1;

assign a_d0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_d0;

assign a_d1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_a_d1;

assign add_ln34_fu_254_p2 = (indvars_iv24_fu_60 + 6'd1);

assign add_ln39_fu_215_p2 = (trunc_ln42_1_fu_208_p1 + zext_ln42_1_fu_212_p1);

assign add_ln42_fu_190_p2 = (k_fu_68 + 6'd1);

assign add_ln49_fu_231_p2 = (kk_fu_64 + 11'd32);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln39_fu_226_p1 = reg_149;

assign bitcast_ln45_fu_250_p1 = q_load_reg_324;

assign grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_start = grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_start_reg;

assign grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_start = grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_start_reg;

assign grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_start = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_start_reg;

assign icmp_ln42_fu_184_p2 = ((k_fu_68 == 6'd32) ? 1'b1 : 1'b0);

assign q_address1 = grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_q_address1;

assign q_d0 = grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_q_d0;

assign trunc_ln42_1_fu_208_p1 = kk_fu_64[9:0];

assign trunc_ln42_fu_179_p1 = k_fu_68[4:0];

assign zext_ln39_fu_221_p1 = add_ln39_fu_215_p2;

assign zext_ln42_1_fu_212_p1 = k_1_reg_292;

assign zext_ln42_fu_242_p1 = k_1_reg_292;

endmodule //gramSchmidt
