<?xml version="1.0" encoding="utf-8"?>
<module description="SPI" id="SPI">
	<register acronym="SPICTRL" description="" id="SPICTRL" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="Clock rate" end="21" id="CLKRATE" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="20" description="Frame Length" end="16" id="FRMLEN" rwaccess="RW" width="5">
		</bitfield>
		<bitfield begin="15" description="RX Cnt" end="11" id="RXCNT" rwaccess="RW" width="5">
		</bitfield>
		<bitfield begin="10" description="TX Cnt" end="7" id="TXCNT" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="6" description="Write Store Sel" end="6" id="WRSTORE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Write Start Sel" end="5" id="WRSTART" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Polarity" end="4" id="POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Phase" end="3" id="PHA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Int En" end="2" id="INTEN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Mode" end="1" id="MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="SPI Enable" end="0" id="SPIEN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="SPISTAT" description="" id="SPISTAT" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="28">
		</bitfield>
		<bitfield begin="3" description="Frame Count" end="3" id="FRMCNT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Write Collision" end="2" id="WRCOL" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="SPI Busy" end="1" id="BUSY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="SPI Flag" end="0" id="SPIF" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="SPIFUNC" description="" id="SPIFUNC" offset="0x08" width="32">
		<bitfield begin="31" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="28">
		</bitfield>
		<bitfield begin="3" description="MISO Pin" end="3" id="MISO" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="MOSI Pin" end="2" id="MOSI" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="SCS Pin" end="1" id="SCS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="SCK" end="0" id="SCK" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="SPIDIR" description="" id="SPIDIR" offset="0x0C" width="32">
		<bitfield begin="31" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="28">
		</bitfield>
		<bitfield begin="3" description="MISO Pin" end="3" id="MISO" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="MOSI Pin" end="2" id="MOSI" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="SCS Pin" end="1" id="SCS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="SCK Pin" end="0" id="SCK" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="SPIGPOUT" description="" id="SPIGPOUT" offset="0x10" width="32">
		<bitfield begin="31" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="28">
		</bitfield>
		<bitfield begin="3" description="MISO Pin" end="3" id="MISO" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="MOSI Pin" end="2" id="MOSI" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="SCS Pin" end="1" id="SCS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="SCK Pin" end="0" id="SCK" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="SPIGPIN" description="" id="SPIGPIN" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="28">
		</bitfield>
		<bitfield begin="3" description="MISO Pin" end="3" id="MISO" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="MOSI Pin" end="2" id="MOSI" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="SCS Pin" end="1" id="SCS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="SCK Pin" end="0" id="SCK" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="SPITX0" description="" id="SPITX0" offset="0x18" width="32">
		<bitfield begin="31" description="Data" end="0" id="DATA" rwaccess="RW" width="32">
		</bitfield>
	</register>
	<register acronym="SPITX1" description="" id="SPITX1" offset="0x1C" width="32">
		<bitfield begin="31" description="Data" end="0" id="DATA" rwaccess="RW" width="32">
		</bitfield>
	</register>
	<register acronym="SPIRX0" description="" id="SPIRX0" offset="0x20" width="32">
		<bitfield begin="31" description="Data" end="0" id="DATA" rwaccess="R" width="32">
		</bitfield>
	</register>
	<register acronym="SPIRX1" description="" id="SPIRX1" offset="0x24" width="32">
		<bitfield begin="31" description="Data" end="0" id="DATA" rwaccess="R" width="32">
		</bitfield>
	</register>
	<register acronym="SPIRX2" description="" id="SPIRX2" offset="0x28" width="32">
		<bitfield begin="31" description="Data" end="0" id="DATA" rwaccess="R" width="32">
		</bitfield>
	</register>
	<register acronym="SPIRX3" description="" id="SPIRX3" offset="0x2C" width="32">
		<bitfield begin="31" description="Data" end="0" id="DATA" rwaccess="R" width="32">
		</bitfield>
	</register>
</module>