rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/AnonymousEnum/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/AnonymousEnum/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29+42 (git sha1 43b807fe6, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `recover_names' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synthprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplecUsing Yosys read_systemverilog command
' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/AnonymousEnum/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/AnonymousEnum/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/AnonymousEnum/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.state_n), line:2:40, endln:2:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:4:10
    |vpiName:state_n
    |vpiFullName:work@top.state_n
  |vpiNet:
  \_logic_net: (work@top.state_r), line:2:49, endln:2:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:4:10
    |vpiName:state_r
    |vpiFullName:work@top.state_r
  |vpiNet:
  \_logic_net: (work@top.state_n2), line:3:42, endln:3:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:4:10
    |vpiName:state_n2
    |vpiFullName:work@top.state_n2
  |vpiNet:
  \_logic_net: (work@top.state_r2), line:3:52, endln:3:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:4:10
    |vpiName:state_r2
    |vpiFullName:work@top.state_r2
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:4:10
  |vpiName:work@top
  |vpiVariables:
  \_enum_var: (work@top.state_n), line:2:40, endln:2:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiBaseTypespec:
      \_logic_typespec: , line:2:6, endln:2:17
        |vpiRange:
        \_range: , line:2:12, endln:2:17
          |vpiLeftRange:
          \_constant: , line:2:13, endln:2:14
            |vpiParent:
            \_range: , line:2:12, endln:2:17
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:15, endln:2:16
            |vpiParent:
            \_range: , line:2:12, endln:2:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (e_idle), line:2:19, endln:2:25
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_idle
        |INT:0
        |vpiDecompile:0
        |vpiSize:3
      |vpiEnumConst:
      \_enum_const: (e_send_load), line:2:27, endln:2:38
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_send_load
        |INT:1
        |vpiDecompile:1
        |vpiSize:3
    |vpiName:state_n
    |vpiFullName:work@top.state_n
    |vpiVisibility:1
  |vpiVariables:
  \_enum_var: (work@top.state_r), line:2:49, endln:2:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_enum_typespec: 
    |vpiName:state_r
    |vpiFullName:work@top.state_r
    |vpiVisibility:1
  |vpiVariables:
  \_enum_var: (work@top.state_n2), line:3:42, endln:3:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiBaseTypespec:
      \_logic_typespec: , line:3:6, endln:3:17
        |vpiRange:
        \_range: , line:3:12, endln:3:17
          |vpiLeftRange:
          \_constant: , line:3:13, endln:3:14
            |vpiParent:
            \_range: , line:3:12, endln:3:17
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:15, endln:3:16
            |vpiParent:
            \_range: , line:3:12, endln:3:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (e_idle2), line:3:19, endln:3:26
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_idle2
        |INT:0
        |vpiDecompile:0
        |vpiSize:4
      |vpiEnumConst:
      \_enum_const: (e_send_load2), line:3:28, endln:3:40
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_send_load2
        |INT:1
        |vpiDecompile:1
        |vpiSize:4
    |vpiName:state_n2
    |vpiFullName:work@top.state_n2
    |vpiVisibility:1
  |vpiVariables:
  \_enum_var: (work@top.state_r2), line:3:52, endln:3:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_enum_typespec: 
    |vpiName:state_r2
    |vpiFullName:work@top.state_r2
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'state_n' of type 'logic_net'
    Object 'state_r' of type 'logic_net'
    Object 'state_n2' of type 'logic_net'
    Object 'state_r2' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'state_n' of type 'enum_var'
      Object '' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'e_idle' of type 'enum_const'
        Object 'e_send_load' of type 'enum_const'
    Object 'state_r' of type 'enum_var'
      Object '' of type 'enum_typespec'
    Object 'state_n2' of type 'enum_var'
      Object '' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'e_idle2' of type 'enum_const'
        Object 'e_send_load2' of type 'enum_const'
    Object 'state_r2' of type 'enum_var'
      Object '' of type 'enum_typespec'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:1.1-4.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.40-2.47> str='\state_n' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.49-2.56> str='\state_r' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.42-3.50> str='\state_n2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425
        ATTR \enum_value_0000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394
        ATTR \enum_value_0001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.12-3.17> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.52-3.60> str='\state_r2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425
        ATTR \enum_value_0000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394
        ATTR \enum_value_0001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.12-3.17> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ENUM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.19-2.25> str='\e_idle' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.19-2.25> bits='000'(3) basic_prep range=[2:0]
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.27-2.38> str='\e_send_load' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.27-2.38> bits='001'(3) basic_prep range=[2:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0'
        AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[2:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ENUM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.19-3.26> str='\e_idle2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.19-3.26> bits='0000'(4) basic_prep range=[3:0]
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.12-3.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.28-3.40> str='\e_send_load2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.28-3.40> bits='0001'(4) basic_prep range=[3:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.12-3.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1'
        AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[3:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.12-3.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_n;
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_r;
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_n2;
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_r2;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:1.1-4.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.40-2.47> str='\state_n' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.49-2.56> str='\state_r' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.42-3.50> str='\state_n2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425
        ATTR \enum_value_0000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394
        ATTR \enum_value_0001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.12-3.17> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.52-3.60> str='\state_r2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425
        ATTR \enum_value_0000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394
        ATTR \enum_value_0001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.12-3.17> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ENUM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.19-2.25> str='\e_idle' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.19-2.25> bits='000'(3) basic_prep range=[2:0]
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.27-2.38> str='\e_send_load' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.27-2.38> bits='001'(3) basic_prep range=[2:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' basic_prep
        AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[2:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ENUM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.19-3.26> str='\e_idle2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.19-3.26> bits='0000'(4) basic_prep range=[3:0]
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.12-3.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.28-3.40> str='\e_send_load2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.28-3.40> bits='0001'(4) basic_prep range=[3:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.12-3.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' basic_prep
        AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[3:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.12-3.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_n;
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_r;
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_n2;
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_r2;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.29+42 (git sha1 43b807fe6, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os) */
Dumping module `\top'.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:1.1-4.10" *)
module top();
  (* enum_value_000 = "\\e_idle" *)
  (* enum_value_001 = "\\e_send_load" *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.40-2.47" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
  wire [2:0] state_n;
  (* enum_value_0000 = "\\e_idle2" *)
  (* enum_value_0001 = "\\e_send_load2" *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.42-3.50" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
  wire [3:0] state_n2;
  (* enum_value_000 = "\\e_idle" *)
  (* enum_value_001 = "\\e_send_load" *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.49-2.56" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
  wire [2:0] state_r;
  (* enum_value_0000 = "\\e_idle2" *)
  (* enum_value_0001 = "\\e_send_load2" *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:3.52-3.60" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
  wire [3:0] state_r2;
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\top'.


Yosys 0.29+42 (git sha1 43b807fe6, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

