#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x555c8064ccd0 .scope module, "UART_RX_TB" "UART_RX_TB" 2 11;
 .timescale -9 -11;
P_0x555c8064df30 .param/l "c_BIT_PERIOD" 0 2 18, +C4<00000000000000000010000110011000>;
P_0x555c8064df70 .param/l "c_CLKS_PER_BIT" 0 2 17, +C4<00000000000000000000000011011001>;
P_0x555c8064dfb0 .param/l "c_CLOCK_PERIOD_NS" 0 2 16, +C4<00000000000000000000000000101000>;
v0x555c806ae2a0_0 .var "r_Clock", 0 0;
v0x555c806ae360_0 .var "r_RX_Serial", 0 0;
v0x555c806ae430_0 .net "r_done", 0 0, L_0x555c80679cf0;  1 drivers
v0x555c806ae530_0 .net "w_RX_Byte", 7 0, L_0x555c806ae600;  1 drivers
S_0x555c8064cf50 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 27, 2 27 0, S_0x555c8064ccd0;
 .timescale -9 -11;
v0x555c8068b1a0_0 .var "i_Data", 7 0;
v0x555c8068aca0_0 .var/i "ii", 31 0;
TD_UART_RX_TB.UART_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c806ae360_0, 0;
    %delay 860000, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068aca0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x555c8068aca0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x555c8068b1a0_0;
    %load/vec4 v0x555c8068aca0_0;
    %part/s 1;
    %assign/vec4 v0x555c806ae360_0, 0;
    %delay 860000, 0;
    %load/vec4 v0x555c8068aca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555c8068aca0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c806ae360_0, 0;
    %delay 860000, 0;
    %end;
S_0x555c806ad4b0 .scope module, "ur01" "uart_rx" 2 50, 3 1 0, S_0x555c8064ccd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_data";
    .port_info 2 /OUTPUT 8 "o_data";
    .port_info 3 /OUTPUT 1 "o_done";
P_0x555c806ad6b0 .param/l "BAUD" 0 3 1, +C4<00000000000000011100001000000000>;
P_0x555c806ad6f0 .param/l "CHECK_FB" 0 3 19, C4<011>;
P_0x555c806ad730 .param/l "CHECK_SB" 0 3 17, C4<001>;
P_0x555c806ad770 .param/l "CLKS_PER_PERIOD" 0 3 11, +C4<00000000000000000000000011011001>;
P_0x555c806ad7b0 .param/l "CLK_FREQ" 0 3 1, +C4<00000000101101110001101100000000>;
P_0x555c806ad7f0 .param/l "GET_DATA" 0 3 18, C4<010>;
P_0x555c806ad830 .param/l "NUM_BITS" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x555c806ad870 .param/l "RESET" 0 3 20, C4<100>;
P_0x555c806ad8b0 .param/l "WAIT" 0 3 16, C4<000>;
L_0x555c80679cf0 .functor BUFZ 1, v0x555c806ae080_0, C4<0>, C4<0>, C4<0>;
L_0x555c806ae600 .functor BUFZ 8, v0x555c806adfa0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555c8068b020_0 .var/i "bit", 31 0;
v0x555c8068b320_0 .var/i "count", 31 0;
v0x555c80679b00_0 .net "i_clk", 0 0, v0x555c806ae2a0_0;  1 drivers
v0x555c80679e90_0 .net "i_data", 0 0, v0x555c806ae360_0;  1 drivers
v0x555c806addb0_0 .net "o_data", 7 0, L_0x555c806ae600;  alias, 1 drivers
v0x555c806adee0_0 .net "o_done", 0 0, L_0x555c80679cf0;  alias, 1 drivers
v0x555c806adfa0_0 .var "r_data", 7 0;
v0x555c806ae080_0 .var "r_done", 0 0;
v0x555c806ae140_0 .var "r_state", 2 0;
E_0x555c80685570 .event posedge, v0x555c80679b00_0;
    .scope S_0x555c806ad4b0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555c806adfa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c806ae080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068b320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068b020_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x555c806ad4b0;
T_2 ;
    %wait E_0x555c80685570;
    %load/vec4 v0x555c806ae140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x555c80679e90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
T_2.8 ;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x555c8068b320_0;
    %cmpi/s 108, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.9, 5;
    %load/vec4 v0x555c80679e90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068b320_0, 0, 32;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068b320_0, 0, 32;
T_2.12 ;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
T_2.10 ;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x555c8068b320_0;
    %cmpi/s 217, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068b320_0, 0, 32;
    %load/vec4 v0x555c80679e90_0;
    %ix/getv/s 4, v0x555c8068b020_0;
    %store/vec4 v0x555c806adfa0_0, 4, 1;
    %load/vec4 v0x555c8068b020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555c8068b020_0, 0, 32;
    %load/vec4 v0x555c8068b020_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_2.15, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
T_2.16 ;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
T_2.14 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x555c8068b320_0;
    %cmpi/s 217, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.17, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c806ae080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068b320_0, 0, 32;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
T_2.18 ;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c806ae140_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %load/vec4 v0x555c806ae140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %jmp T_2.24;
T_2.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c806ae080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068b320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068b020_0, 0, 32;
    %jmp T_2.24;
T_2.20 ;
    %load/vec4 v0x555c8068b320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555c8068b320_0, 0, 32;
    %jmp T_2.24;
T_2.21 ;
    %load/vec4 v0x555c8068b320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555c8068b320_0, 0, 32;
    %jmp T_2.24;
T_2.22 ;
    %load/vec4 v0x555c8068b320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555c8068b320_0, 0, 32;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068b320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c8068b020_0, 0, 32;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555c8064ccd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c806ae2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c806ae360_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x555c8064ccd0;
T_4 ;
    %delay 2000, 0;
    %load/vec4 v0x555c806ae2a0_0;
    %nor/r;
    %assign/vec4 v0x555c806ae2a0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555c8064ccd0;
T_5 ;
    %wait E_0x555c80685570;
    %pushi/vec4 55, 0, 8;
    %store/vec4 v0x555c8068b1a0_0, 0, 8;
    %fork TD_UART_RX_TB.UART_WRITE_BYTE, S_0x555c8064cf50;
    %join;
    %wait E_0x555c80685570;
    %load/vec4 v0x555c806ae530_0;
    %cmpi/e 55, 0, 8;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 78 "$display", "Test Passed - Correct Byte Received" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 80 "$display", "Test Failed - Incorrect Byte Received" {0 0 0};
T_5.1 ;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x555c8064ccd0;
T_6 ;
    %vpi_call 2 86 "$dumpfile", "results/simx.vcd" {0 0 0};
    %vpi_call 2 87 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555c8064ccd0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/uart_rx_tb.v";
    "./source/uart_rx.v";
