Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar 14 17:04:44 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file smg_interface_demo_timing_summary_routed.rpt -rpx smg_interface_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : smg_interface_demo
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.157        0.000                      0                  194        0.140        0.000                      0                  194        9.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.157        0.000                      0                  194        0.140        0.000                      0                  194        9.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.157ns  (required time - arrival time)
  Source:                 U1/C1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/rNum_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.252ns (27.385%)  route 3.320ns (72.615%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 24.881 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.606     5.169    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U1/C1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     5.647 f  U1/C1_reg[21]/Q
                         net (fo=2, routed)           1.375     7.022    U1/C1[21]
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.322     7.344 f  U1/FSM_sequential_i[2]_i_5/O
                         net (fo=1, routed)           0.795     8.139    U1/FSM_sequential_i[2]_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.467 f  U1/FSM_sequential_i[2]_i_3/O
                         net (fo=24, routed)          0.743     9.210    U1/FSM_sequential_i[2]_i_3_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.334 r  U1/rNum[3]_i_1/O
                         net (fo=4, routed)           0.407     9.741    U1/rNum[3]_i_1_n_0
    SLICE_X65Y78         FDCE                                         r  U1/rNum_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.497    24.881    U1/sys_clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  U1/rNum_reg[0]/C
                         clock pessimism              0.258    25.138    
                         clock uncertainty           -0.035    25.103    
    SLICE_X65Y78         FDCE (Setup_fdce_C_CE)      -0.205    24.898    U1/rNum_reg[0]
  -------------------------------------------------------------------
                         required time                         24.898    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 15.157    

Slack (MET) :             15.157ns  (required time - arrival time)
  Source:                 U1/C1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/rNum_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.252ns (27.385%)  route 3.320ns (72.615%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 24.881 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.606     5.169    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U1/C1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     5.647 f  U1/C1_reg[21]/Q
                         net (fo=2, routed)           1.375     7.022    U1/C1[21]
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.322     7.344 f  U1/FSM_sequential_i[2]_i_5/O
                         net (fo=1, routed)           0.795     8.139    U1/FSM_sequential_i[2]_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.467 f  U1/FSM_sequential_i[2]_i_3/O
                         net (fo=24, routed)          0.743     9.210    U1/FSM_sequential_i[2]_i_3_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.334 r  U1/rNum[3]_i_1/O
                         net (fo=4, routed)           0.407     9.741    U1/rNum[3]_i_1_n_0
    SLICE_X65Y78         FDCE                                         r  U1/rNum_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.497    24.881    U1/sys_clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  U1/rNum_reg[1]/C
                         clock pessimism              0.258    25.138    
                         clock uncertainty           -0.035    25.103    
    SLICE_X65Y78         FDCE (Setup_fdce_C_CE)      -0.205    24.898    U1/rNum_reg[1]
  -------------------------------------------------------------------
                         required time                         24.898    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 15.157    

Slack (MET) :             15.157ns  (required time - arrival time)
  Source:                 U1/C1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/rNum_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.252ns (27.385%)  route 3.320ns (72.615%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 24.881 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.606     5.169    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U1/C1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     5.647 f  U1/C1_reg[21]/Q
                         net (fo=2, routed)           1.375     7.022    U1/C1[21]
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.322     7.344 f  U1/FSM_sequential_i[2]_i_5/O
                         net (fo=1, routed)           0.795     8.139    U1/FSM_sequential_i[2]_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.467 f  U1/FSM_sequential_i[2]_i_3/O
                         net (fo=24, routed)          0.743     9.210    U1/FSM_sequential_i[2]_i_3_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.334 r  U1/rNum[3]_i_1/O
                         net (fo=4, routed)           0.407     9.741    U1/rNum[3]_i_1_n_0
    SLICE_X65Y78         FDCE                                         r  U1/rNum_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.497    24.881    U1/sys_clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  U1/rNum_reg[2]/C
                         clock pessimism              0.258    25.138    
                         clock uncertainty           -0.035    25.103    
    SLICE_X65Y78         FDCE (Setup_fdce_C_CE)      -0.205    24.898    U1/rNum_reg[2]
  -------------------------------------------------------------------
                         required time                         24.898    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 15.157    

Slack (MET) :             15.157ns  (required time - arrival time)
  Source:                 U1/C1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/rNum_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.252ns (27.385%)  route 3.320ns (72.615%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 24.881 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.606     5.169    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U1/C1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     5.647 f  U1/C1_reg[21]/Q
                         net (fo=2, routed)           1.375     7.022    U1/C1[21]
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.322     7.344 f  U1/FSM_sequential_i[2]_i_5/O
                         net (fo=1, routed)           0.795     8.139    U1/FSM_sequential_i[2]_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.467 f  U1/FSM_sequential_i[2]_i_3/O
                         net (fo=24, routed)          0.743     9.210    U1/FSM_sequential_i[2]_i_3_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.334 r  U1/rNum[3]_i_1/O
                         net (fo=4, routed)           0.407     9.741    U1/rNum[3]_i_1_n_0
    SLICE_X65Y78         FDCE                                         r  U1/rNum_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.497    24.881    U1/sys_clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  U1/rNum_reg[3]/C
                         clock pessimism              0.258    25.138    
                         clock uncertainty           -0.035    25.103    
    SLICE_X65Y78         FDCE (Setup_fdce_C_CE)      -0.205    24.898    U1/rNum_reg[3]
  -------------------------------------------------------------------
                         required time                         24.898    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 15.157    

Slack (MET) :             15.442ns  (required time - arrival time)
  Source:                 U1/C1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/C1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.252ns (27.731%)  route 3.263ns (72.269%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 24.875 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.606     5.169    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U1/C1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     5.647 r  U1/C1_reg[21]/Q
                         net (fo=2, routed)           1.375     7.022    U1/C1[21]
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.322     7.344 r  U1/FSM_sequential_i[2]_i_5/O
                         net (fo=1, routed)           0.795     8.139    U1/FSM_sequential_i[2]_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.467 r  U1/FSM_sequential_i[2]_i_3/O
                         net (fo=24, routed)          1.093     9.560    U1/FSM_sequential_i[2]_i_3_n_0
    SLICE_X61Y75         LUT2 (Prop_lut2_I0_O)        0.124     9.684 r  U1/C1[16]_i_1/O
                         net (fo=1, routed)           0.000     9.684    U1/C1_0[16]
    SLICE_X61Y75         FDCE                                         r  U1/C1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.491    24.875    U1/sys_clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  U1/C1_reg[16]/C
                         clock pessimism              0.258    25.132    
                         clock uncertainty           -0.035    25.097    
    SLICE_X61Y75         FDCE (Setup_fdce_C_D)        0.029    25.126    U1/C1_reg[16]
  -------------------------------------------------------------------
                         required time                         25.126    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 15.442    

Slack (MET) :             15.460ns  (required time - arrival time)
  Source:                 U1/C1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/C1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.280ns (28.177%)  route 3.263ns (71.823%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 24.875 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.606     5.169    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U1/C1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     5.647 r  U1/C1_reg[21]/Q
                         net (fo=2, routed)           1.375     7.022    U1/C1[21]
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.322     7.344 r  U1/FSM_sequential_i[2]_i_5/O
                         net (fo=1, routed)           0.795     8.139    U1/FSM_sequential_i[2]_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.467 r  U1/FSM_sequential_i[2]_i_3/O
                         net (fo=24, routed)          1.093     9.560    U1/FSM_sequential_i[2]_i_3_n_0
    SLICE_X61Y75         LUT2 (Prop_lut2_I0_O)        0.152     9.712 r  U1/C1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.712    U1/C1_0[1]
    SLICE_X61Y75         FDCE                                         r  U1/C1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.491    24.875    U1/sys_clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  U1/C1_reg[1]/C
                         clock pessimism              0.258    25.132    
                         clock uncertainty           -0.035    25.097    
    SLICE_X61Y75         FDCE (Setup_fdce_C_D)        0.075    25.172    U1/C1_reg[1]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 15.460    

Slack (MET) :             15.655ns  (required time - arrival time)
  Source:                 U1/C1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/C1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.252ns (28.979%)  route 3.068ns (71.021%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.606     5.169    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U1/C1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     5.647 r  U1/C1_reg[21]/Q
                         net (fo=2, routed)           1.375     7.022    U1/C1[21]
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.322     7.344 r  U1/FSM_sequential_i[2]_i_5/O
                         net (fo=1, routed)           0.795     8.139    U1/FSM_sequential_i[2]_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.467 r  U1/FSM_sequential_i[2]_i_3/O
                         net (fo=24, routed)          0.899     9.366    U1/FSM_sequential_i[2]_i_3_n_0
    SLICE_X62Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.490 r  U1/C1[5]_i_1/O
                         net (fo=1, routed)           0.000     9.490    U1/C1_0[5]
    SLICE_X62Y73         FDCE                                         r  U1/C1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.494    24.878    U1/sys_clk_IBUF_BUFG
    SLICE_X62Y73         FDCE                                         r  U1/C1_reg[5]/C
                         clock pessimism              0.272    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X62Y73         FDCE (Setup_fdce_C_D)        0.031    25.145    U1/C1_reg[5]
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                 15.655    

Slack (MET) :             15.671ns  (required time - arrival time)
  Source:                 U1/C1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/C1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.280ns (29.437%)  route 3.068ns (70.563%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.606     5.169    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U1/C1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     5.647 r  U1/C1_reg[21]/Q
                         net (fo=2, routed)           1.375     7.022    U1/C1[21]
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.322     7.344 r  U1/FSM_sequential_i[2]_i_5/O
                         net (fo=1, routed)           0.795     8.139    U1/FSM_sequential_i[2]_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.467 r  U1/FSM_sequential_i[2]_i_3/O
                         net (fo=24, routed)          0.899     9.366    U1/FSM_sequential_i[2]_i_3_n_0
    SLICE_X62Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.518 r  U1/C1[7]_i_1/O
                         net (fo=1, routed)           0.000     9.518    U1/C1_0[7]
    SLICE_X62Y73         FDCE                                         r  U1/C1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.494    24.878    U1/sys_clk_IBUF_BUFG
    SLICE_X62Y73         FDCE                                         r  U1/C1_reg[7]/C
                         clock pessimism              0.272    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X62Y73         FDCE (Setup_fdce_C_D)        0.075    25.189    U1/C1_reg[7]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 15.671    

Slack (MET) :             15.714ns  (required time - arrival time)
  Source:                 U1/C1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/C1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.252ns (29.064%)  route 3.056ns (70.936%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.606     5.169    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U1/C1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     5.647 r  U1/C1_reg[21]/Q
                         net (fo=2, routed)           1.375     7.022    U1/C1[21]
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.322     7.344 r  U1/FSM_sequential_i[2]_i_5/O
                         net (fo=1, routed)           0.795     8.139    U1/FSM_sequential_i[2]_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.467 r  U1/FSM_sequential_i[2]_i_3/O
                         net (fo=24, routed)          0.886     9.353    U1/FSM_sequential_i[2]_i_3_n_0
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.477 r  U1/C1[22]_i_1/O
                         net (fo=1, routed)           0.000     9.477    U1/C1_0[22]
    SLICE_X64Y73         FDCE                                         r  U1/C1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.494    24.878    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  U1/C1_reg[22]/C
                         clock pessimism              0.272    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X64Y73         FDCE (Setup_fdce_C_D)        0.077    25.191    U1/C1_reg[22]
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                 15.714    

Slack (MET) :             15.731ns  (required time - arrival time)
  Source:                 U1/C1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/C1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.276ns (29.457%)  route 3.056ns (70.543%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.606     5.169    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U1/C1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     5.647 r  U1/C1_reg[21]/Q
                         net (fo=2, routed)           1.375     7.022    U1/C1[21]
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.322     7.344 r  U1/FSM_sequential_i[2]_i_5/O
                         net (fo=1, routed)           0.795     8.139    U1/FSM_sequential_i[2]_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.467 r  U1/FSM_sequential_i[2]_i_3/O
                         net (fo=24, routed)          0.886     9.353    U1/FSM_sequential_i[2]_i_3_n_0
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.148     9.501 r  U1/C1[6]_i_1/O
                         net (fo=1, routed)           0.000     9.501    U1/C1_0[6]
    SLICE_X64Y73         FDCE                                         r  U1/C1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.494    24.878    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  U1/C1_reg[6]/C
                         clock pessimism              0.272    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X64Y73         FDCE (Setup_fdce_C_D)        0.118    25.232    U1/C1_reg[6]
  -------------------------------------------------------------------
                         required time                         25.232    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                 15.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U1/rNumber_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/U1/rNumber_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.581     1.504    U1/sys_clk_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  U1/rNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  U1/rNumber_reg[1]/Q
                         net (fo=1, routed)           0.087     1.732    U1/Number_Sig[1]
    SLICE_X64Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.777 r  U1/rNumber[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    U2/U1/rNumber_reg[3]_0[1]
    SLICE_X64Y76         FDCE                                         r  U2/U1/rNumber_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.848     2.018    U2/U1/sys_clk_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  U2/U1/rNumber_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X64Y76         FDCE (Hold_fdce_C_D)         0.120     1.637    U2/U1/rNumber_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U1/rNumber_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/U1/rNumber_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.583     1.506    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y77         FDCE                                         r  U1/rNumber_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  U1/rNumber_reg[6]/Q
                         net (fo=1, routed)           0.051     1.721    U1/Number_Sig[6]
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.045     1.766 r  U1/rNumber[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    U2/U1/rNumber_reg[3]_0[2]
    SLICE_X65Y77         FDCE                                         r  U2/U1/rNumber_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.850     2.020    U2/U1/sys_clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  U2/U1/rNumber_reg[2]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.091     1.610    U2/U1/rNumber_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.580     1.503    U1/sys_clk_IBUF_BUFG
    SLICE_X61Y76         FDCE                                         r  U1/FSM_sequential_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  U1/FSM_sequential_i_reg[0]/Q
                         net (fo=34, routed)          0.123     1.767    U1/i[0]
    SLICE_X60Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  U1/FSM_sequential_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    U1/FSM_sequential_i[1]_i_1_n_0
    SLICE_X60Y76         FDCE                                         r  U1/FSM_sequential_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.016    U1/sys_clk_IBUF_BUFG
    SLICE_X60Y76         FDCE                                         r  U1/FSM_sequential_i_reg[1]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.120     1.636    U1/FSM_sequential_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U1/rNum_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/rNumber_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.947%)  route 0.125ns (47.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.583     1.506    U1/sys_clk_IBUF_BUFG
    SLICE_X62Y78         FDCE                                         r  U1/rNum_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  U1/rNum_reg[13]/Q
                         net (fo=5, routed)           0.125     1.773    U1/rNum_reg_n_0_[13]
    SLICE_X62Y77         FDCE                                         r  U1/rNumber_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.850     2.020    U1/sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDCE                                         r  U1/rNumber_reg[13]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.047     1.566    U1/rNumber_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U1/rNum_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/rNumber_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.635%)  route 0.149ns (51.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.584     1.507    U1/sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDCE                                         r  U1/rNum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  U1/rNum_reg[12]/Q
                         net (fo=5, routed)           0.149     1.797    U1/rNum_reg_n_0_[12]
    SLICE_X62Y77         FDCE                                         r  U1/rNumber_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.850     2.020    U1/sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDCE                                         r  U1/rNumber_reg[12]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.070     1.589    U1/rNumber_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.580     1.503    U1/sys_clk_IBUF_BUFG
    SLICE_X60Y76         FDCE                                         r  U1/FSM_sequential_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  U1/FSM_sequential_i_reg[1]/Q
                         net (fo=30, routed)          0.105     1.773    U1/i[1]
    SLICE_X61Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  U1/FSM_sequential_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U1/FSM_sequential_i[0]_i_1_n_0
    SLICE_X61Y76         FDCE                                         r  U1/FSM_sequential_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.016    U1/sys_clk_IBUF_BUFG
    SLICE_X61Y76         FDCE                                         r  U1/FSM_sequential_i_reg[0]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X61Y76         FDCE (Hold_fdce_C_D)         0.091     1.607    U1/FSM_sequential_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U2/U3/FSM_sequential_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/U3/rScan_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.023%)  route 0.165ns (46.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.589     1.512    U2/U3/sys_clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  U2/U3/FSM_sequential_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.141     1.653 f  U2/U3/FSM_sequential_i_reg[0]/Q
                         net (fo=9, routed)           0.165     1.818    U2/U3/i[0]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.863 r  U2/U3/rScan[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    U2/U3/rScan[0]_i_1_n_0
    SLICE_X64Y63         FDCE                                         r  U2/U3/rScan_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.858     2.028    U2/U3/sys_clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  U2/U3/rScan_reg[0]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X64Y63         FDCE (Hold_fdce_C_D)         0.121     1.648    U2/U3/rScan_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U2/U3/FSM_sequential_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/U3/rScan_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.023%)  route 0.165ns (46.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.589     1.512    U2/U3/sys_clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  U2/U3/FSM_sequential_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  U2/U3/FSM_sequential_i_reg[0]/Q
                         net (fo=9, routed)           0.165     1.818    U2/U3/i[0]
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.863 r  U2/U3/rScan[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    U2/U3/rScan[3]_i_1_n_0
    SLICE_X64Y63         FDCE                                         r  U2/U3/rScan_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.858     2.028    U2/U3/sys_clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  U2/U3/rScan_reg[3]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X64Y63         FDCE (Hold_fdce_C_D)         0.121     1.648    U2/U3/rScan_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U2/U3/FSM_sequential_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/U3/rScan_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.723%)  route 0.167ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.589     1.512    U2/U3/sys_clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  U2/U3/FSM_sequential_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.141     1.653 f  U2/U3/FSM_sequential_i_reg[0]/Q
                         net (fo=9, routed)           0.167     1.820    U2/U3/i[0]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  U2/U3/rScan[2]_i_1/O
                         net (fo=1, routed)           0.000     1.865    U2/U3/rScan[2]_i_1_n_0
    SLICE_X64Y63         FDCE                                         r  U2/U3/rScan_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.858     2.028    U2/U3/sys_clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  U2/U3/rScan_reg[2]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X64Y63         FDCE (Hold_fdce_C_D)         0.120     1.647    U2/U3/rScan_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U1/rNum_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/rNumber_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.883%)  route 0.180ns (56.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.582     1.505    U1/sys_clk_IBUF_BUFG
    SLICE_X61Y77         FDCE                                         r  U1/rNum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  U1/rNum_reg[7]/Q
                         net (fo=3, routed)           0.180     1.827    U1/p_0_in[3]
    SLICE_X64Y77         FDCE                                         r  U1/rNumber_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.850     2.020    U1/sys_clk_IBUF_BUFG
    SLICE_X64Y77         FDCE                                         r  U1/rNumber_reg[7]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X64Y77         FDCE (Hold_fdce_C_D)         0.063     1.603    U1/rNumber_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y74   U1/C1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y74   U1/C1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y74   U1/C1_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y74   U1/C1_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y74   U1/C1_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y73   U1/C1_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y73   U1/C1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y74   U1/C1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y74   U1/C1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y73   U1/C1_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y73   U1/C1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y73   U1/C1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y73   U1/C1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y73   U1/C1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y73   U1/C1_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y78   U1/rNum_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y78   U1/rNum_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y78   U1/rNum_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y78   U1/rNum_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y66   U2/U3/C1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y66   U2/U3/C1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y74   U1/C1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y74   U1/C1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y74   U1/C1_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y74   U1/C1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y74   U1/C1_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y74   U1/C1_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y74   U1/C1_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y74   U1/C1_reg[12]/C



