set_property PACKAGE_PIN T9 [get_ports {MemAdr[2]}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[11]_inst/IBUF}]
set_property LOC G16 [get_cells {MemDB_IOBUF[11]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[11]_inst/OBUFT}]
set_property LOC G16 [get_cells {MemDB_IOBUF[11]_inst/OBUFT}]
set_property PACKAGE_PIN U13 [get_ports {MemAdr[3]}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[22]_inst}]
set_property LOC T14 [get_cells {MemAdr_OBUF[22]_inst}]
set_property PACKAGE_PIN T13 [get_ports {MemAdr[4]}]
set_property BEL IOB33.OUTBUF [get_cells {an_OBUF[3]_inst}]
set_property LOC J18 [get_cells {an_OBUF[3]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {seg_OBUF[4]_inst}]
set_property LOC N16 [get_cells {seg_OBUF[4]_inst}]
set_property PACKAGE_PIN V14 [get_ports {MemAdr[5]}]
set_property BEL RAMB18E1.RAMB18E1 [get_cells {char_gen_highscore/font_memory/addr_reg_reg}]
set_property LOC RAMB18_X0Y40 [get_cells {char_gen_highscore/font_memory/addr_reg_reg}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[1]_inst/IBUF}]
set_property LOC G17 [get_cells {MemDB_IOBUF[1]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[1]_inst/OBUFT}]
set_property LOC G17 [get_cells {MemDB_IOBUF[1]_inst/OBUFT}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[14]_inst}]
set_property LOC U16 [get_cells {MemAdr_OBUF[14]_inst}]
set_property PACKAGE_PIN U14 [get_ports {MemAdr[6]}]
set_property PACKAGE_PIN V11 [get_ports {MemAdr[7]}]
set_property PACKAGE_PIN V10 [get_ports {MemAdr[8]}]
set_property PACKAGE_PIN L18 [get_ports {rx_busy}]
set_property PACKAGE_PIN V12 [get_ports {MemAdr[9]}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[3]_inst}]
set_property LOC U13 [get_cells {MemAdr_OBUF[3]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[18]_inst}]
set_property LOC V15 [get_cells {MemAdr_OBUF[18]_inst}]
set_property PACKAGE_PIN J15 [get_ports {an[1]}]
set_property PACKAGE_PIN V15 [get_ports {MemAdr[18]}]
set_property PACKAGE_PIN N15 [get_ports {clk}]
set_property BEL IOB33.OUTBUF [get_cells {vgaGreen_OBUF[0]_inst}]
set_property LOC J17 [get_cells {vgaGreen_OBUF[0]_inst}]
set_property PACKAGE_PIN K15 [get_ports {an[2]}]
set_property PACKAGE_PIN T16 [get_ports {MemAdr[19]}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[9]_inst}]
set_property LOC V12 [get_cells {MemAdr_OBUF[9]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {dp_OBUF_inst}]
set_property LOC M18 [get_cells {dp_OBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {an_OBUF[2]_inst}]
set_property LOC K15 [get_cells {an_OBUF[2]_inst}]
set_property PACKAGE_PIN J18 [get_ports {an[3]}]
set_property BEL IOB33.OUTBUF [get_cells {vgaBlue_OBUF[1]_inst}]
set_property LOC H15 [get_cells {vgaBlue_OBUF[1]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemOE_OBUF_inst}]
set_property LOC N17 [get_cells {MemOE_OBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[4]_inst}]
set_property LOC T13 [get_cells {MemAdr_OBUF[4]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {vgaGreen_OBUF[1]_inst}]
set_property LOC F18 [get_cells {vgaGreen_OBUF[1]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {RamCS_OBUF_inst}]
set_property LOC M13 [get_cells {RamCS_OBUF_inst}]
set_property PACKAGE_PIN U16 [get_ports {MemAdr[14]}]
set_property BEL IOB33.OUTBUF [get_cells {RamCRE_OBUF_inst}]
set_property LOC R18 [get_cells {RamCRE_OBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[19]_inst}]
set_property LOC T16 [get_cells {MemAdr_OBUF[19]_inst}]
set_property PACKAGE_PIN U18 [get_ports {MemAdr[15]}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[8]_inst}]
set_property LOC V10 [get_cells {MemAdr_OBUF[8]_inst}]
set_property PACKAGE_PIN U17 [get_ports {MemAdr[16]}]
set_property BEL IOB33.OUTBUF [get_cells {RamCLK_OBUF_inst}]
set_property LOC T18 [get_cells {RamCLK_OBUF_inst}]
set_property PACKAGE_PIN R10 [get_ports {MemAdr[0]}]
set_property PACKAGE_PIN K16 [get_ports {an[0]}]
set_property BEL IOB33.INBUF_EN [get_cells {btn_IBUF[0]_inst}]
set_property LOC L15 [get_cells {btn_IBUF[0]_inst}]
set_property PACKAGE_PIN V16 [get_ports {MemAdr[17]}]
set_property PACKAGE_PIN T10 [get_ports {MemAdr[1]}]
set_property BEL IOB33.OUTBUF [get_cells {RamLB_OBUF_inst}]
set_property LOC L13 [get_cells {RamLB_OBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Vsync_OBUF_inst}]
set_property LOC R12 [get_cells {Vsync_OBUF_inst}]
set_property PACKAGE_PIN M17 [get_ports {seg[5]}]
set_property PACKAGE_PIN U12 [get_ports {MemAdr[10]}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[0]_inst}]
set_property LOC R10 [get_cells {MemAdr_OBUF[0]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[10]_inst}]
set_property LOC U12 [get_cells {MemAdr_OBUF[10]_inst}]
set_property PACKAGE_PIN N17 [get_ports {MemOE}]
set_property BEL IOB33.INBUF_EN [get_cells {btn_IBUF[1]_inst}]
set_property LOC M14 [get_cells {btn_IBUF[1]_inst}]
set_property PACKAGE_PIN N16 [get_ports {seg[4]}]
set_property PACKAGE_PIN L15 [get_ports {btn[0]}]
set_property PACKAGE_PIN U11 [get_ports {MemAdr[11]}]
set_property BEL IOB33.OUTBUF [get_cells {vgaRed_OBUF[2]_inst}]
set_property LOC C17 [get_cells {vgaRed_OBUF[2]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {clk_IBUF_inst}]
set_property LOC N15 [get_cells {clk_IBUF_inst}]
set_property PACKAGE_PIN P17 [get_ports {seg[3]}]
set_property PACKAGE_PIN K17 [get_ports {rst}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[5]_inst}]
set_property LOC V14 [get_cells {MemAdr_OBUF[5]_inst}]
set_property PACKAGE_PIN T11 [get_ports {MemAdr[12]}]
set_property PACKAGE_PIN R17 [get_ports {seg[2]}]
set_property BEL IOB33.OUTBUF [get_cells {MemWR_OBUF_inst}]
set_property LOC P14 [get_cells {MemWR_OBUF_inst}]
set_property PACKAGE_PIN V17 [get_ports {MemAdr[13]}]
set_property PACKAGE_PIN P15 [get_ports {seg[1]}]
set_property PACKAGE_PIN N14 [get_ports {RamADV}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[2]_inst}]
set_property LOC T9 [get_cells {MemAdr_OBUF[2]_inst}]
set_property PACKAGE_PIN R15 [get_ports {seg[0]}]
set_property PACKAGE_PIN P18 [get_ports {Hsync}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[15]_inst}]
set_property LOC U18 [get_cells {MemAdr_OBUF[15]_inst}]
set_property PACKAGE_PIN R12 [get_ports {Vsync}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[13]_inst}]
set_property LOC V17 [get_cells {MemAdr_OBUF[13]_inst}]
set_property PACKAGE_PIN P14 [get_ports {MemWR}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[12]_inst}]
set_property LOC T11 [get_cells {MemAdr_OBUF[12]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Hsync_OBUF_inst}]
set_property LOC P18 [get_cells {Hsync_OBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[11]_inst}]
set_property LOC U11 [get_cells {MemAdr_OBUF[11]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {vgaRed_OBUF[0]_inst}]
set_property LOC D18 [get_cells {vgaRed_OBUF[0]_inst}]
set_property PACKAGE_PIN R11 [get_ports {rx_in}]
set_property PACKAGE_PIN L16 [get_ports {sound_out}]
set_property BEL IOB33.OUTBUF [get_cells {RamUB_OBUF_inst}]
set_property LOC R13 [get_cells {RamUB_OBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[6]_inst}]
set_property LOC U14 [get_cells {MemAdr_OBUF[6]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {btn_IBUF[2]_inst}]
set_property LOC L14 [get_cells {btn_IBUF[2]_inst}]
set_property BEL BUFG.BUFG [get_cells {clk_IBUF_BUFG_inst}]
set_property LOC BUFGCTRL_X0Y0 [get_cells {clk_IBUF_BUFG_inst}]
set_property PACKAGE_PIN M13 [get_ports {RamCS}]
set_property BEL IOB33.OUTBUF [get_cells {vgaRed_OBUF[1]_inst}]
set_property LOC E18 [get_cells {vgaRed_OBUF[1]_inst}]
set_property PACKAGE_PIN F16 [get_ports {MemDB[9]}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[4]_inst/IBUF}]
set_property LOC K13 [get_cells {MemDB_IOBUF[4]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[4]_inst/OBUFT}]
set_property LOC K13 [get_cells {MemDB_IOBUF[4]_inst/OBUFT}]
set_property PACKAGE_PIN M18 [get_ports {dp}]
set_property BEL IOB33.OUTBUF [get_cells {an_OBUF[0]_inst}]
set_property LOC K16 [get_cells {an_OBUF[0]_inst}]
set_property PACKAGE_PIN H15 [get_ports {vgaBlue[1]}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[16]_inst}]
set_property LOC U17 [get_cells {MemAdr_OBUF[16]_inst}]
set_property PACKAGE_PIN C16 [get_ports {vgaBlue[0]}]
set_property BEL IOB33.OUTBUF [get_cells {seg_OBUF[2]_inst}]
set_property LOC R17 [get_cells {seg_OBUF[2]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[14]_inst/OBUFT}]
set_property LOC D15 [get_cells {MemDB_IOBUF[14]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[14]_inst/IBUF}]
set_property LOC D15 [get_cells {MemDB_IOBUF[14]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[20]_inst}]
set_property LOC R16 [get_cells {MemAdr_OBUF[20]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {seg_OBUF[1]_inst}]
set_property LOC P15 [get_cells {seg_OBUF[1]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[13]_inst/OBUFT}]
set_property LOC C15 [get_cells {MemDB_IOBUF[13]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[13]_inst/IBUF}]
set_property LOC C15 [get_cells {MemDB_IOBUF[13]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[1]_inst}]
set_property LOC T10 [get_cells {MemAdr_OBUF[1]_inst}]
set_property PACKAGE_PIN F18 [get_ports {vgaGreen[1]}]
set_property PACKAGE_PIN K13 [get_ports {MemDB[4]}]
set_property PACKAGE_PIN F15 [get_ports {MemDB[10]}]
set_property PACKAGE_PIN J17 [get_ports {vgaGreen[0]}]
set_property PACKAGE_PIN T18 [get_ports {RamCLK}]
set_property PACKAGE_PIN G16 [get_ports {MemDB[11]}]
set_property PACKAGE_PIN J13 [get_ports {MemDB[3]}]
set_property BEL IOB33.OUTBUF [get_cells {an_OBUF[1]_inst}]
set_property LOC J15 [get_cells {an_OBUF[1]_inst}]
set_property PACKAGE_PIN L13 [get_ports {RamLB}]
set_property PACKAGE_PIN H17 [get_ports {MemDB[2]}]
set_property BEL IOB33.INBUF_EN [get_cells {btn_IBUF[3]_inst}]
set_property LOC K18 [get_cells {btn_IBUF[3]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[17]_inst}]
set_property LOC V16 [get_cells {MemAdr_OBUF[17]_inst}]
set_property PACKAGE_PIN G17 [get_ports {MemDB[1]}]
set_property PACKAGE_PIN H14 [get_ports {MemDB[8]}]
set_property BEL IOB33.OUTBUF [get_cells {rx_busy_OBUF_inst}]
set_property LOC L18 [get_cells {rx_busy_OBUF_inst}]
set_property PACKAGE_PIN D18 [get_ports {vgaRed[0]}]
set_property PACKAGE_PIN R18 [get_ports {RamCRE}]
set_property PACKAGE_PIN K18 [get_ports {btn[3]}]
set_property PACKAGE_PIN D15 [get_ports {MemDB[14]}]
set_property PACKAGE_PIN G14 [get_ports {MemDB[7]}]
set_property PACKAGE_PIN E18 [get_ports {vgaRed[1]}]
set_property PACKAGE_PIN E16 [get_ports {MemDB[15]}]
set_property BEL IOB33.OUTBUF [get_cells {seg_OBUF[6]_inst}]
set_property LOC M16 [get_cells {seg_OBUF[6]_inst}]
set_property PACKAGE_PIN E17 [get_ports {MemDB[6]}]
set_property PACKAGE_PIN C17 [get_ports {vgaRed[2]}]
set_property PACKAGE_PIN M14 [get_ports {btn[1]}]
set_property PACKAGE_PIN H16 [get_ports {MemDB[12]}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[7]_inst}]
set_property LOC V11 [get_cells {MemAdr_OBUF[7]_inst}]
set_property PACKAGE_PIN M16 [get_ports {seg[6]}]
set_property PACKAGE_PIN C15 [get_ports {MemDB[13]}]
set_property PACKAGE_PIN L14 [get_ports {btn[2]}]
set_property PACKAGE_PIN D17 [get_ports {MemDB[5]}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[5]_inst/OBUFT}]
set_property LOC D17 [get_cells {MemDB_IOBUF[5]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[5]_inst/IBUF}]
set_property LOC D17 [get_cells {MemDB_IOBUF[5]_inst/IBUF}]
set_property PACKAGE_PIN T14 [get_ports {MemAdr[22]}]
set_property BEL IOB33.INBUF_EN [get_cells {rx_in_IBUF_inst}]
set_property LOC R11 [get_cells {rx_in_IBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[0]_inst/OBUFT}]
set_property LOC J14 [get_cells {MemDB_IOBUF[0]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[0]_inst/IBUF}]
set_property LOC J14 [get_cells {MemDB_IOBUF[0]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {seg_OBUF[5]_inst}]
set_property LOC M17 [get_cells {seg_OBUF[5]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {vgaGreen_OBUF[2]_inst}]
set_property LOC G18 [get_cells {vgaGreen_OBUF[2]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[10]_inst/OBUFT}]
set_property LOC F15 [get_cells {MemDB_IOBUF[10]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[10]_inst/IBUF}]
set_property LOC F15 [get_cells {MemDB_IOBUF[10]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {seg_OBUF[0]_inst}]
set_property LOC R15 [get_cells {seg_OBUF[0]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[12]_inst/IBUF}]
set_property LOC H16 [get_cells {MemDB_IOBUF[12]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[12]_inst/OBUFT}]
set_property LOC H16 [get_cells {MemDB_IOBUF[12]_inst/OBUFT}]
set_property BEL IOB33.OUTBUF [get_cells {vgaBlue_OBUF[0]_inst}]
set_property LOC C16 [get_cells {vgaBlue_OBUF[0]_inst}]
set_property PACKAGE_PIN J14 [get_ports {MemDB[0]}]
set_property BEL IOB33.OUTBUF [get_cells {seg_OBUF[3]_inst}]
set_property LOC P17 [get_cells {seg_OBUF[3]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[15]_inst/OBUFT}]
set_property LOC E16 [get_cells {MemDB_IOBUF[15]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[15]_inst/IBUF}]
set_property LOC E16 [get_cells {MemDB_IOBUF[15]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemAdr_OBUF[21]_inst}]
set_property LOC T15 [get_cells {MemAdr_OBUF[21]_inst}]
set_property PACKAGE_PIN R16 [get_ports {MemAdr[20]}]
set_property PACKAGE_PIN G18 [get_ports {vgaGreen[2]}]
set_property PACKAGE_PIN T15 [get_ports {MemAdr[21]}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[8]_inst/OBUFT}]
set_property LOC H14 [get_cells {MemDB_IOBUF[8]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[8]_inst/IBUF}]
set_property LOC H14 [get_cells {MemDB_IOBUF[8]_inst/IBUF}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[2]_inst/IBUF}]
set_property LOC H17 [get_cells {MemDB_IOBUF[2]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[2]_inst/OBUFT}]
set_property LOC H17 [get_cells {MemDB_IOBUF[2]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[3]_inst/IBUF}]
set_property LOC J13 [get_cells {MemDB_IOBUF[3]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[3]_inst/OBUFT}]
set_property LOC J13 [get_cells {MemDB_IOBUF[3]_inst/OBUFT}]
set_property BEL IOB33.OUTBUF [get_cells {RamADV_OBUF_inst}]
set_property LOC N14 [get_cells {RamADV_OBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {sound_out_OBUF_inst}]
set_property LOC L16 [get_cells {sound_out_OBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[9]_inst/OBUFT}]
set_property LOC F16 [get_cells {MemDB_IOBUF[9]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[9]_inst/IBUF}]
set_property LOC F16 [get_cells {MemDB_IOBUF[9]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[6]_inst/OBUFT}]
set_property LOC E17 [get_cells {MemDB_IOBUF[6]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[6]_inst/IBUF}]
set_property LOC E17 [get_cells {MemDB_IOBUF[6]_inst/IBUF}]
set_property PACKAGE_PIN R13 [get_ports {RamUB}]
set_property BEL IOB33.INBUF_EN [get_cells {MemDB_IOBUF[7]_inst/IBUF}]
set_property LOC G14 [get_cells {MemDB_IOBUF[7]_inst/IBUF}]
set_property BEL IOB33.OUTBUF [get_cells {MemDB_IOBUF[7]_inst/OBUFT}]
set_property LOC G14 [get_cells {MemDB_IOBUF[7]_inst/OBUFT}]
set_property BEL IOB33.INBUF_EN [get_cells {rst_IBUF_inst}]
set_property LOC K17 [get_cells {rst_IBUF_inst}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough98}]
set_property LOC SLICE_X10Y93 [get_cells {rapidSmithRoutethrough98}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough98}]
set_property BEL SLICEM.D6LUT [get_cells {point_index[0]_i_2}]
set_property LOC SLICE_X6Y94 [get_cells {point_index[0]_i_2}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A3 I3:A5 I4:A2 } [get_cells {point_index[0]_i_2}]
set_property BEL SLICEL.D6LUT [get_cells {rapidSmithRoutethrough86}]
set_property LOC SLICE_X0Y93 [get_cells {rapidSmithRoutethrough86}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough86}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough88}]
set_property LOC SLICE_X10Y92 [get_cells {rapidSmithRoutethrough88}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough88}]
set_property BEL SLICEL.D6LUT [get_cells {rapidSmithRoutethrough95}]
set_property LOC SLICE_X0Y92 [get_cells {rapidSmithRoutethrough95}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough95}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough80}]
set_property LOC SLICE_X2Y100 [get_cells {rapidSmithRoutethrough80}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough80}]
set_property BEL SLICEL.D6LUT [get_cells {rapidSmithRoutethrough81}]
set_property LOC SLICE_X0Y95 [get_cells {rapidSmithRoutethrough81}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough81}]
set_property BEL SLICEL.D6LUT [get_cells {FSM_sequential_state_reg[2]_i_7}]
set_property LOC SLICE_X4Y88 [get_cells {FSM_sequential_state_reg[2]_i_7}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A1 I3:A6 I4:A2 } [get_cells {FSM_sequential_state_reg[2]_i_7}]
set_property BEL SLICEL.D6LUT [get_cells {wait_count[24]_i_11}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count[24]_i_11}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A6 I3:A3 } [get_cells {wait_count[24]_i_11}]
set_property BEL SLICEL.D6LUT [get_cells {rapidSmithRoutethrough64}]
set_property LOC SLICE_X0Y94 [get_cells {rapidSmithRoutethrough64}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough64}]
set_property BEL SLICEL.D6LUT [get_cells {RamCS_OBUF_inst_i_1}]
set_property LOC SLICE_X0Y78 [get_cells {RamCS_OBUF_inst_i_1}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A6 I3:A1 } [get_cells {RamCS_OBUF_inst_i_1}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough66}]
set_property LOC SLICE_X6Y77 [get_cells {rapidSmithRoutethrough66}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough66}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough70}]
set_property LOC SLICE_X6Y78 [get_cells {rapidSmithRoutethrough70}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough70}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough73}]
set_property LOC SLICE_X2Y99 [get_cells {rapidSmithRoutethrough73}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough73}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough53}]
set_property LOC SLICE_X10Y90 [get_cells {rapidSmithRoutethrough53}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough53}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough55}]
set_property LOC SLICE_X10Y94 [get_cells {rapidSmithRoutethrough55}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough55}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough54}]
set_property LOC SLICE_X2Y80 [get_cells {rapidSmithRoutethrough54}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough54}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough44}]
set_property LOC SLICE_X2Y79 [get_cells {rapidSmithRoutethrough44}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough44}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough43}]
set_property LOC SLICE_X10Y91 [get_cells {rapidSmithRoutethrough43}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough43}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough32}]
set_property LOC SLICE_X6Y79 [get_cells {rapidSmithRoutethrough32}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough32}]
set_property BEL SLICEL.D5LUT [get_cells {sound_out_OBUF_inst_i_3}]
set_property LOC SLICE_X1Y94 [get_cells {sound_out_OBUF_inst_i_3}]
set_property LOCK_PINS { I0:A1 I1:A5 } [get_cells {sound_out_OBUF_inst_i_3}]
set_property BEL SLICEM.D6LUT [get_cells {seq_ram_reg_128_255_1_1/SP.LOW}]
set_property LOC SLICE_X6Y95 [get_cells {seq_ram_reg_128_255_1_1/SP.LOW}]
set_property BEL SLICEL.D6LUT [get_cells {sound_out_OBUF_inst_i_7}]
set_property LOC SLICE_X1Y94 [get_cells {sound_out_OBUF_inst_i_7}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A5 } [get_cells {sound_out_OBUF_inst_i_7}]
set_property BEL SLICEL.D6LUT [get_cells {state_reg[2]_i_3}]
set_property LOC SLICE_X4Y92 [get_cells {state_reg[2]_i_3}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A2 I3:A4 I4:A3 I5:A6 } [get_cells {state_reg[2]_i_3}]
set_property BEL SLICEL.D6LUT [get_cells {point_index[6]_i_2}]
set_property LOC SLICE_X7Y96 [get_cells {point_index[6]_i_2}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A5 I3:A3 I4:A6 I5:A2 } [get_cells {point_index[6]_i_2}]
set_property BEL SLICEL.D6LUT [get_cells {wait_count[24]_i_4}]
set_property LOC SLICE_X11Y94 [get_cells {wait_count[24]_i_4}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A2 I3:A3 I4:A5 } [get_cells {wait_count[24]_i_4}]
set_property BEL SLICEL.D6LUT [get_cells {wait_count[24]_i_1}]
set_property LOC SLICE_X5Y94 [get_cells {wait_count[24]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A6 I2:A4 I3:A1 } [get_cells {wait_count[24]_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {seg_OBUF[6]_inst_i_1}]
set_property LOC SLICE_X0Y88 [get_cells {seg_OBUF[6]_inst_i_1}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A4 I3:A5 I4:A6 I5:A3 } [get_cells {seg_OBUF[6]_inst_i_1}]
set_property BEL SLICEM.D5LUT [get_cells {hscore3_bin[5]_i_1}]
set_property LOC SLICE_X2Y90 [get_cells {hscore3_bin[5]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A5 I3:A2 } [get_cells {hscore3_bin[5]_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {timer_count_reg[0]_i_3}]
set_property LOC SLICE_X5Y87 [get_cells {timer_count_reg[0]_i_3}]
set_property LOCK_PINS { I0:A4 I1:A6 I2:A5 I3:A1 I4:A2 I5:A3 } [get_cells {timer_count_reg[0]_i_3}]
set_property BEL SLICEL.D6LUT [get_cells {seq_ram_reg_0_127_0_0_i_1}]
set_property LOC SLICE_X4Y93 [get_cells {seq_ram_reg_0_127_0_0_i_1}]
set_property LOCK_PINS { I0:A6 I1:A3 } [get_cells {seq_ram_reg_0_127_0_0_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {FSM_sequential_state_reg[0]_i_2}]
set_property LOC SLICE_X7Y77 [get_cells {FSM_sequential_state_reg[0]_i_2}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A1 I3:A6 I4:A4 I5:A5 } [get_cells {FSM_sequential_state_reg[0]_i_2}]
set_property BEL SLICEL.D6LUT [get_cells {FSM_sequential_state_reg[0]_i_5}]
set_property LOC SLICE_X7Y78 [get_cells {FSM_sequential_state_reg[0]_i_5}]
set_property LOCK_PINS { I0:A4 I1:A6 I2:A1 I3:A2 } [get_cells {FSM_sequential_state_reg[0]_i_5}]
set_property BEL SLICEL.D6LUT [get_cells {seq_ram_reg_128_255_0_0_i_1}]
set_property LOC SLICE_X5Y93 [get_cells {seq_ram_reg_128_255_0_0_i_1}]
set_property LOCK_PINS { I0:A3 I1:A5 } [get_cells {seq_ram_reg_128_255_0_0_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {vgaRed_OBUF[2]_inst_i_1}]
set_property LOC SLICE_X0Y109 [get_cells {vgaRed_OBUF[2]_inst_i_1}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A3 I3:A5 I4:A1 } [get_cells {vgaRed_OBUF[2]_inst_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {data_valid_i_1}]
set_property LOC SLICE_X0Y79 [get_cells {data_valid_i_1}]
set_property LOCK_PINS { I0:A6 I1:A1 I2:A4 I3:A3 } [get_cells {data_valid_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {state_reg[5]_i_8}]
set_property LOC SLICE_X7Y91 [get_cells {state_reg[5]_i_8}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A5 I3:A2 } [get_cells {state_reg[5]_i_8}]
set_property BEL SLICEL.D6LUT [get_cells {count_reg[13]_i_3}]
set_property LOC SLICE_X5Y78 [get_cells {count_reg[13]_i_3}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A5 I3:A4 } [get_cells {count_reg[13]_i_3}]
set_property BEL SLICEL.D6LUT [get_cells {state_reg[5]_i_1}]
set_property LOC SLICE_X3Y92 [get_cells {state_reg[5]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A3 I2:A5 I3:A6 I4:A2 I5:A4 } [get_cells {state_reg[5]_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {r_regVS[0]_i_2}]
set_property LOC SLICE_X4Y64 [get_cells {r_regVS[0]_i_2}]
set_property LOCK_PINS { I0:A2 I1:A3 I2:A4 I3:A6 I4:A1 } [get_cells {r_regVS[0]_i_2}]
set_property BEL SLICEL.D6LUT [get_cells {state_reg[5]_i_7}]
set_property LOC SLICE_X3Y93 [get_cells {state_reg[5]_i_7}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A1 I3:A6 I4:A5 I5:A2 } [get_cells {state_reg[5]_i_7}]
set_property BEL SLICEL.D5LUT [get_cells {hscore3_bin[6]_i_6}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin[6]_i_6}]
set_property LOCK_PINS { I0:A2 I1:A3 } [get_cells {hscore3_bin[6]_i_6}]
set_property BEL SLICEL.D6LUT [get_cells {timer_count_reg[8]_i_2}]
set_property LOC SLICE_X5Y89 [get_cells {timer_count_reg[8]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A6 I2:A2 I3:A4 I4:A1 I5:A3 } [get_cells {timer_count_reg[8]_i_2}]
set_property BEL SLICEM.D6LUT [get_cells {state_reg[1]_i_5}]
set_property LOC SLICE_X2Y90 [get_cells {state_reg[1]_i_5}]
set_property LOCK_PINS { I0:A5 I1:A4 } [get_cells {state_reg[1]_i_5}]
set_property BEL SLICEL.D6LUT [get_cells {hscore3_bin[6]_i_10}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin[6]_i_10}]
set_property LOCK_PINS { I0:A3 I1:A2 } [get_cells {hscore3_bin[6]_i_10}]
set_property BEL SLICEL.D6LUT [get_cells {timer_count_reg[4]_i_2}]
set_property LOC SLICE_X5Y88 [get_cells {timer_count_reg[4]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A6 I3:A5 I4:A2 I5:A3 } [get_cells {timer_count_reg[4]_i_2}]
set_property BEL SLICEL.D6LUT [get_cells {vgaRed[1]_i_1}]
set_property LOC SLICE_X0Y111 [get_cells {vgaRed[1]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A3 I2:A1 I3:A2 I4:A5 } [get_cells {vgaRed[1]_i_1}]
set_property BEL SLICEM.D6LUT [get_cells {sound_out_OBUF_inst_i_23}]
set_property LOC SLICE_X2Y93 [get_cells {sound_out_OBUF_inst_i_23}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A1 I3:A6 I4:A4 I5:A3 } [get_cells {sound_out_OBUF_inst_i_23}]
set_property BEL SLICEL.D6LUT [get_cells {state_reg[5]_i_10}]
set_property LOC SLICE_X7Y92 [get_cells {state_reg[5]_i_10}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A2 } [get_cells {state_reg[5]_i_10}]
set_property BEL SLICEM.D6LUT [get_cells {seq_ram_reg_0_127_0_0/SP.LOW}]
set_property LOC SLICE_X2Y96 [get_cells {seq_ram_reg_0_127_0_0/SP.LOW}]
set_property BEL SLICEL.D5LUT [get_cells {sound_out_OBUF_inst_i_11}]
set_property LOC SLICE_X1Y93 [get_cells {sound_out_OBUF_inst_i_11}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A5 I3:A2 } [get_cells {sound_out_OBUF_inst_i_11}]
set_property BEL SLICEL.D6LUT [get_cells {sound_out_OBUF_inst_i_15}]
set_property LOC SLICE_X1Y93 [get_cells {sound_out_OBUF_inst_i_15}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A4 I3:A5 } [get_cells {sound_out_OBUF_inst_i_15}]
set_property BEL SLICEL.D6LUT [get_cells {r_regVS[9]_i_1}]
set_property LOC SLICE_X4Y63 [get_cells {r_regVS[9]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A1 } [get_cells {r_regVS[9]_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {frame_buf/addr_reg[8]_i_1}]
set_property LOC SLICE_X1Y63 [get_cells {frame_buf/addr_reg[8]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A3 I3:A4 I4:A6 I5:A1 } [get_cells {frame_buf/addr_reg[8]_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {fc_en_i_3}]
set_property LOC SLICE_X3Y94 [get_cells {fc_en_i_3}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A2 I3:A1 } [get_cells {fc_en_i_3}]
set_property BEL SLICEL.D6LUT [get_cells {state_reg[0]_i_1}]
set_property LOC SLICE_X5Y91 [get_cells {state_reg[0]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A4 I3:A2 I4:A6 I5:A3 } [get_cells {state_reg[0]_i_1}]
set_property BEL SLICEM.D6LUT [get_cells {state_reg[0]_i_3}]
set_property LOC SLICE_X2Y91 [get_cells {state_reg[0]_i_3}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A2 I3:A4 I4:A1 I5:A6 } [get_cells {state_reg[0]_i_3}]
set_property BEL SLICEM.D6LUT [get_cells {hscore1_bin[6]_i_1}]
set_property LOC SLICE_X2Y92 [get_cells {hscore1_bin[6]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A1 I3:A4 I4:A6 I5:A3 } [get_cells {hscore1_bin[6]_i_1}]
set_property BEL SLICEM.D5LUT [get_cells {hscore1_bin[6]_i_3}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin[6]_i_3}]
set_property LOCK_PINS { I0:A2 I1:A3 } [get_cells {hscore1_bin[6]_i_3}]
set_property BEL SLICEM.D6LUT [get_cells {hscore1_bin[6]_i_7}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin[6]_i_7}]
set_property LOCK_PINS { I0:A3 I1:A2 } [get_cells {hscore1_bin[6]_i_7}]
set_property BEL SLICEL.D6LUT [get_cells {frame_buf/addr_reg[7]_i_1}]
set_property LOC SLICE_X1Y65 [get_cells {frame_buf/addr_reg[7]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A2 I3:A1 I4:A6 I5:A3 } [get_cells {frame_buf/addr_reg[7]_i_1}]
set_property BEL SLICEM.D6LUT [get_cells {seq_ram_reg_128_255_0_0/SP.LOW}]
set_property LOC SLICE_X6Y96 [get_cells {seq_ram_reg_128_255_0_0/SP.LOW}]
set_property BEL SLICEL.D6LUT [get_cells {addr_reg[3]_i_2}]
set_property LOC SLICE_X3Y64 [get_cells {addr_reg[3]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A4 I3:A6 I4:A1 I5:A3 } [get_cells {addr_reg[3]_i_2}]
set_property BEL SLICEL.D6LUT [get_cells {vgaRed_OBUF[1]_inst_i_1}]
set_property LOC SLICE_X0Y107 [get_cells {vgaRed_OBUF[1]_inst_i_1}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A1 I3:A5 I4:A3 } [get_cells {vgaRed_OBUF[1]_inst_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {debounce_count[18]_i_3}]
set_property LOC SLICE_X3Y100 [get_cells {debounce_count[18]_i_3}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A5 I3:A2 I4:A3 } [get_cells {debounce_count[18]_i_3}]
set_property BEL SLICEL.D6LUT [get_cells {debounce_count[18]_i_2}]
set_property LOC SLICE_X3Y98 [get_cells {debounce_count[18]_i_2}]
set_property LOCK_PINS { I0:A6 I1:A5 I2:A4 I3:A1 I4:A2 } [get_cells {debounce_count[18]_i_2}]
set_property BEL SLICEL.D6LUT [get_cells {debounce_count[18]_i_1}]
set_property LOC SLICE_X3Y101 [get_cells {debounce_count[18]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A1 I2:A2 I3:A5 I4:A4 I5:A3 } [get_cells {debounce_count[18]_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {debounce_count[18]_i_6}]
set_property LOC SLICE_X3Y99 [get_cells {debounce_count[18]_i_6}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A1 I3:A2 } [get_cells {debounce_count[18]_i_6}]
set_property BEL SLICEL.D6LUT [get_cells {debounce_count[18]_i_5}]
set_property LOC SLICE_X3Y97 [get_cells {debounce_count[18]_i_5}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A1 I3:A6 } [get_cells {debounce_count[18]_i_5}]
set_property BEL SLICEM.D6LUT [get_cells {vgaRed[2]_i_4}]
set_property LOC SLICE_X2Y66 [get_cells {vgaRed[2]_i_4}]
set_property LOCK_PINS { I0:A4 I1:A6 I2:A1 I3:A2 } [get_cells {vgaRed[2]_i_4}]
set_property BEL SLICEL.D6LUT [get_cells {symbol_count[2]_i_2}]
set_property LOC SLICE_X7Y90 [get_cells {symbol_count[2]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A4 I3:A2 } [get_cells {symbol_count[2]_i_2}]
set_property BEL SLICEL.D6LUT [get_cells {addr_reg[8]_i_2}]
set_property LOC SLICE_X3Y65 [get_cells {addr_reg[8]_i_2}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A6 I3:A2 I4:A5 } [get_cells {addr_reg[8]_i_2}]
set_property BEL SLICEM.D6LUT [get_cells {addr_reg[4]_i_2}]
set_property LOC SLICE_X2Y64 [get_cells {addr_reg[4]_i_2}]
set_property LOCK_PINS { I0:A3 I1:A6 I2:A4 I3:A5 I4:A1 } [get_cells {addr_reg[4]_i_2}]
set_property BEL SLICEL.D6LUT [get_cells {FSM_sequential_state_reg[0]_i_2__0}]
set_property LOC SLICE_X0Y76 [get_cells {FSM_sequential_state_reg[0]_i_2__0}]
set_property LOCK_PINS { I0:A3 I1:A1 } [get_cells {FSM_sequential_state_reg[0]_i_2__0}]
set_property BEL SLICEM.D6LUT [get_cells {seq_ram_reg_0_127_1_1/SP.LOW}]
set_property LOC SLICE_X2Y95 [get_cells {seq_ram_reg_0_127_1_1/SP.LOW}]
set_property BEL SLICEM.D5LUT [get_cells {point_index[2]_i_2}]
set_property LOC SLICE_X6Y94 [get_cells {point_index[2]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A4 } [get_cells {point_index[2]_i_2}]
set_property BEL SLICEL.D6LUT [get_cells {addr_reg[15]_i_2}]
set_property LOC SLICE_X1Y64 [get_cells {addr_reg[15]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A4 I3:A2 I4:A3 } [get_cells {addr_reg[15]_i_2}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough8}]
set_property LOC SLICE_X2Y97 [get_cells {rapidSmithRoutethrough8}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough8}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough3}]
set_property LOC SLICE_X2Y98 [get_cells {rapidSmithRoutethrough3}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough3}]
set_property BEL SLICEL.D6LUT [get_cells {Raddr[20]_i_1}]
set_property LOC SLICE_X0Y77 [get_cells {Raddr[20]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A6 I2:A4 I3:A1 I4:A5 } [get_cells {Raddr[20]_i_1}]
set_property BEL SLICEM.D6LUT [get_cells {addr_reg[7]_i_2}]
set_property LOC SLICE_X2Y65 [get_cells {addr_reg[7]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A6 I2:A2 I3:A4 I4:A1 I5:A3 } [get_cells {addr_reg[7]_i_2}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough27}]
set_property LOC SLICE_X6Y92 [get_cells {rapidSmithRoutethrough27}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough27}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough24}]
set_property LOC SLICE_X10Y95 [get_cells {rapidSmithRoutethrough24}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough24}]
set_property BEL SLICEM.D6LUT [get_cells {addr_reg[11]_i_2}]
set_property LOC SLICE_X2Y63 [get_cells {addr_reg[11]_i_2}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A5 I3:A1 I4:A6 } [get_cells {addr_reg[11]_i_2}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough12}]
set_property LOC SLICE_X2Y81 [get_cells {rapidSmithRoutethrough12}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough12}]
set_property BEL SLICEM.D6LUT [get_cells {rapidSmithRoutethrough14}]
set_property LOC SLICE_X6Y91 [get_cells {rapidSmithRoutethrough14}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough14}]
set_property BEL SLICEL.D6LUT [get_cells {hscore2_bin[6]_i_9}]
set_property LOC SLICE_X1Y89 [get_cells {hscore2_bin[6]_i_9}]
set_property LOCK_PINS { I0:A3 I1:A2 } [get_cells {hscore2_bin[6]_i_9}]
set_property BEL SLICEL.D5LUT [get_cells {hscore2_bin[6]_i_5}]
set_property LOC SLICE_X1Y89 [get_cells {hscore2_bin[6]_i_5}]
set_property LOCK_PINS { I0:A2 I1:A3 } [get_cells {hscore2_bin[6]_i_5}]
set_property BEL SLICEL.D6LUT [get_cells {score[6]_i_4}]
set_property LOC SLICE_X4Y95 [get_cells {score[6]_i_4}]
set_property LOCK_PINS { I0:A3 I1:A6 I2:A5 I3:A2 I4:A4 I5:A1 } [get_cells {score[6]_i_4}]
set_property BEL SLICEL.D6LUT [get_cells {score[6]_i_8}]
set_property LOC SLICE_X3Y91 [get_cells {score[6]_i_8}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A4 I3:A5 I4:A6 } [get_cells {score[6]_i_8}]
set_property BEL SLICEL.D6LUT [get_cells {rx_busy_OBUF_inst_i_1}]
set_property LOC SLICE_X4Y90 [get_cells {rx_busy_OBUF_inst_i_1}]
set_property LOCK_PINS { I0:A1 I1:A6 I2:A2 } [get_cells {rx_busy_OBUF_inst_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {wait_count[3]_i_1}]
set_property LOC SLICE_X9Y93 [get_cells {wait_count[3]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A4 } [get_cells {wait_count[3]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {FSM_sequential_state_reg[1]_i_1__0}]
set_property LOC SLICE_X0Y75 [get_cells {FSM_sequential_state_reg[1]_i_1__0}]
set_property LOCK_PINS { I0:A6 I1:A3 I2:A5 I3:A2 I4:A1 I5:A4 } [get_cells {FSM_sequential_state_reg[1]_i_1__0}]
set_property BEL SLICEM.B6LUT [get_cells {FSM_sequential_state_reg[1]_i_1__1}]
set_property LOC SLICE_X6Y90 [get_cells {FSM_sequential_state_reg[1]_i_1__1}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A2 I3:A3 I4:A6 I5:A4 } [get_cells {FSM_sequential_state_reg[1]_i_1__1}]
set_property BEL SLICEL.A6LUT [get_cells {seg_OBUF[3]_inst_i_1}]
set_property LOC SLICE_X1Y88 [get_cells {seg_OBUF[3]_inst_i_1}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A6 I3:A5 I4:A2 I5:A1 } [get_cells {seg_OBUF[3]_inst_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {addr_reg[6]_i_3}]
set_property LOC SLICE_X3Y65 [get_cells {addr_reg[6]_i_3}]
set_property LOCK_PINS { I0:A2 I1:A3 I2:A5 } [get_cells {addr_reg[6]_i_3}]
set_property BEL SLICEM.A5LUT [get_cells {addr_reg[6]_i_2}]
set_property LOC SLICE_X2Y65 [get_cells {addr_reg[6]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A3 I3:A4 I4:A2 } [get_cells {addr_reg[6]_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {addr_reg[14]_i_2}]
set_property LOC SLICE_X1Y64 [get_cells {addr_reg[14]_i_2}]
set_property LOCK_PINS { I0:A2 I1:A5 I2:A6 I3:A4 I4:A1 I5:A3 } [get_cells {addr_reg[14]_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {rapidSmithRoutethrough97}]
set_property LOC SLICE_X0Y93 [get_cells {rapidSmithRoutethrough97}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough97}]
set_property BEL SLICEM.A5LUT [get_cells {rapidSmithRoutethrough96}]
set_property LOC SLICE_X6Y93 [get_cells {rapidSmithRoutethrough96}]
set_property LOCK_PINS { I0:A1 } [get_cells {rapidSmithRoutethrough96}]
set_property BEL SLICEL.B6LUT [get_cells {rapidSmithRoutethrough99}]
set_property LOC SLICE_X0Y94 [get_cells {rapidSmithRoutethrough99}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough99}]
set_property BEL SLICEL.B6LUT [get_cells {vgaBlue_OBUF[0]_inst_i_1}]
set_property LOC SLICE_X0Y109 [get_cells {vgaBlue_OBUF[0]_inst_i_1}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 } [get_cells {vgaBlue_OBUF[0]_inst_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {point_index[0]_i_1}]
set_property LOC SLICE_X5Y93 [get_cells {point_index[0]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A6 I2:A5 I3:A4 I4:A3 I5:A2 } [get_cells {point_index[0]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {FSM_sequential_state_reg[2]_i_1}]
set_property LOC SLICE_X0Y75 [get_cells {FSM_sequential_state_reg[2]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A2 I3:A1 I4:A6 } [get_cells {FSM_sequential_state_reg[2]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {FSM_sequential_state_reg[2]_i_3}]
set_property LOC SLICE_X7Y90 [get_cells {FSM_sequential_state_reg[2]_i_3}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A5 I3:A1 I4:A6 I5:A2 } [get_cells {FSM_sequential_state_reg[2]_i_3}]
set_property BEL SLICEL.A6LUT [get_cells {read_color[0]_i_1}]
set_property LOC SLICE_X3Y95 [get_cells {read_color[0]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A4 } [get_cells {read_color[0]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {FSM_sequential_state_reg[2]_i_2}]
set_property LOC SLICE_X0Y78 [get_cells {FSM_sequential_state_reg[2]_i_2}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A6 I3:A1 } [get_cells {FSM_sequential_state_reg[2]_i_2}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough85}]
set_property LOC SLICE_X10Y92 [get_cells {rapidSmithRoutethrough85}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough85}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough87}]
set_property LOC SLICE_X10Y92 [get_cells {rapidSmithRoutethrough87}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough87}]
set_property BEL SLICEL.A6LUT [get_cells {rapidSmithRoutethrough89}]
set_property LOC SLICE_X0Y94 [get_cells {rapidSmithRoutethrough89}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough89}]
set_property BEL SLICEL.B6LUT [get_cells {rapidSmithRoutethrough91}]
set_property LOC SLICE_X0Y92 [get_cells {rapidSmithRoutethrough91}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough91}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough90}]
set_property LOC SLICE_X10Y93 [get_cells {rapidSmithRoutethrough90}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough90}]
set_property BEL SLICEL.C6LUT [get_cells {rapidSmithRoutethrough93}]
set_property LOC SLICE_X0Y92 [get_cells {rapidSmithRoutethrough93}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough93}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough92}]
set_property LOC SLICE_X10Y93 [get_cells {rapidSmithRoutethrough92}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough92}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough94}]
set_property LOC SLICE_X10Y93 [get_cells {rapidSmithRoutethrough94}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough94}]
set_property BEL SLICEL.C6LUT [get_cells {wait_count[24]_i_10}]
set_property LOC SLICE_X9Y94 [get_cells {wait_count[24]_i_10}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A4 I3:A2 I4:A3 I5:A6 } [get_cells {wait_count[24]_i_10}]
set_property BEL SLICEL.B6LUT [get_cells {debounce_count[16]_i_1}]
set_property LOC SLICE_X3Y101 [get_cells {debounce_count[16]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A3 I3:A6 I4:A2 I5:A1 } [get_cells {debounce_count[16]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {frame_buf/addr_reg[4]_i_1}]
set_property LOC SLICE_X1Y63 [get_cells {frame_buf/addr_reg[4]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A3 I3:A6 I4:A2 I5:A1 } [get_cells {frame_buf/addr_reg[4]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {wait_count[14]_i_1}]
set_property LOC SLICE_X9Y93 [get_cells {wait_count[14]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A4 } [get_cells {wait_count[14]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {count_reg[5]_i_1}]
set_property LOC SLICE_X5Y78 [get_cells {count_reg[5]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 } [get_cells {count_reg[5]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough75}]
set_property LOC SLICE_X2Y101 [get_cells {rapidSmithRoutethrough75}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough75}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough74}]
set_property LOC SLICE_X2Y99 [get_cells {rapidSmithRoutethrough74}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough74}]
set_property BEL SLICEL.C6LUT [get_cells {point_index[7]_i_1}]
set_property LOC SLICE_X7Y96 [get_cells {point_index[7]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A1 I3:A3 I4:A5 I5:A2 } [get_cells {point_index[7]_i_1}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough77}]
set_property LOC SLICE_X2Y101 [get_cells {rapidSmithRoutethrough77}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough77}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough76}]
set_property LOC SLICE_X6Y77 [get_cells {rapidSmithRoutethrough76}]
set_property LOCK_PINS { I0:A3 } [get_cells {rapidSmithRoutethrough76}]
set_property BEL SLICEL.C6LUT [get_cells {rapidSmithRoutethrough79}]
set_property LOC SLICE_X0Y95 [get_cells {rapidSmithRoutethrough79}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough79}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough78}]
set_property LOC SLICE_X6Y77 [get_cells {rapidSmithRoutethrough78}]
set_property LOCK_PINS { I0:A1 } [get_cells {rapidSmithRoutethrough78}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough82}]
set_property LOC SLICE_X2Y100 [get_cells {rapidSmithRoutethrough82}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough82}]
set_property BEL SLICEL.C6LUT [get_cells {rapidSmithRoutethrough84}]
set_property LOC SLICE_X0Y93 [get_cells {rapidSmithRoutethrough84}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough84}]
set_property BEL SLICEL.B6LUT [get_cells {rapidSmithRoutethrough83}]
set_property LOC SLICE_X0Y93 [get_cells {rapidSmithRoutethrough83}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough83}]
set_property BEL SLICEL.C6LUT [get_cells {FSM_sequential_state_reg[2]_i_5}]
set_property LOC SLICE_X4Y88 [get_cells {FSM_sequential_state_reg[2]_i_5}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A2 I3:A6 I4:A1 } [get_cells {FSM_sequential_state_reg[2]_i_5}]
set_property BEL SLICEM.C6LUT [get_cells {FSM_sequential_state_reg[2]_i_4}]
set_property LOC SLICE_X6Y90 [get_cells {FSM_sequential_state_reg[2]_i_4}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A1 I3:A2 I4:A6 } [get_cells {FSM_sequential_state_reg[2]_i_4}]
set_property BEL SLICEM.A6LUT [get_cells {FSM_sequential_state_reg[2]_i_6}]
set_property LOC SLICE_X8Y90 [get_cells {FSM_sequential_state_reg[2]_i_6}]
set_property LOCK_PINS { I0:A3 I1:A2 } [get_cells {FSM_sequential_state_reg[2]_i_6}]
set_property BEL SLICEM.B6LUT [get_cells {FSM_sequential_state_reg[2]_i_9}]
set_property LOC SLICE_X6Y88 [get_cells {FSM_sequential_state_reg[2]_i_9}]
set_property LOCK_PINS { I0:A5 I1:A6 I2:A4 I3:A3 } [get_cells {FSM_sequential_state_reg[2]_i_9}]
set_property BEL SLICEL.C6LUT [get_cells {wait_count[24]_i_12}]
set_property LOC SLICE_X11Y94 [get_cells {wait_count[24]_i_12}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A2 I3:A3 I4:A6 I5:A5 } [get_cells {wait_count[24]_i_12}]
set_property BEL SLICEL.B6LUT [get_cells {FSM_sequential_state_reg[2]_i_8}]
set_property LOC SLICE_X4Y88 [get_cells {FSM_sequential_state_reg[2]_i_8}]
set_property LOCK_PINS { I0:A1 I1:A3 I2:A5 I3:A4 I4:A6 I5:A2 } [get_cells {FSM_sequential_state_reg[2]_i_8}]
set_property BEL SLICEL.C6LUT [get_cells {wait_count[24]_i_13}]
set_property LOC SLICE_X9Y93 [get_cells {wait_count[24]_i_13}]
set_property LOCK_PINS { I0:A1 I1:A3 I2:A5 I3:A4 } [get_cells {wait_count[24]_i_13}]
set_property BEL SLICEL.B6LUT [get_cells {r_regHS[0]_i_1}]
set_property LOC SLICE_X3Y63 [get_cells {r_regHS[0]_i_1}]
set_property LOCK_PINS { I0:A2 } [get_cells {r_regHS[0]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough63}]
set_property LOC SLICE_X6Y77 [get_cells {rapidSmithRoutethrough63}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough63}]
set_property BEL SLICEL.A6LUT [get_cells {score[2]_i_1}]
set_property LOC SLICE_X1Y90 [get_cells {score[2]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A1 I3:A3 } [get_cells {score[2]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough65}]
set_property LOC SLICE_X6Y93 [get_cells {rapidSmithRoutethrough65}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough65}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough68}]
set_property LOC SLICE_X2Y99 [get_cells {rapidSmithRoutethrough68}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough68}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough67}]
set_property LOC SLICE_X6Y79 [get_cells {rapidSmithRoutethrough67}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough67}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough69}]
set_property LOC SLICE_X6Y78 [get_cells {rapidSmithRoutethrough69}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough69}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough71}]
set_property LOC SLICE_X2Y100 [get_cells {rapidSmithRoutethrough71}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough71}]
set_property BEL SLICEM.A6LUT [get_cells {point_end[2]_i_1}]
set_property LOC SLICE_X6Y94 [get_cells {point_end[2]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A3 I3:A4 } [get_cells {point_end[2]_i_1}]
set_property BEL SLICEM.B5LUT [get_cells {score[1]_i_1}]
set_property LOC SLICE_X2Y90 [get_cells {score[1]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A5 } [get_cells {score[1]_i_1}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough72}]
set_property LOC SLICE_X2Y100 [get_cells {rapidSmithRoutethrough72}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough72}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough52}]
set_property LOC SLICE_X2Y80 [get_cells {rapidSmithRoutethrough52}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough52}]
set_property BEL SLICEL.A6LUT [get_cells {rapidSmithRoutethrough57}]
set_property LOC SLICE_X0Y95 [get_cells {rapidSmithRoutethrough57}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough57}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough56}]
set_property LOC SLICE_X10Y91 [get_cells {rapidSmithRoutethrough56}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough56}]
set_property BEL SLICEL.B6LUT [get_cells {rapidSmithRoutethrough59}]
set_property LOC SLICE_X0Y95 [get_cells {rapidSmithRoutethrough59}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough59}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough58}]
set_property LOC SLICE_X6Y78 [get_cells {rapidSmithRoutethrough58}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough58}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough60}]
set_property LOC SLICE_X6Y78 [get_cells {rapidSmithRoutethrough60}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough60}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough62}]
set_property LOC SLICE_X6Y93 [get_cells {rapidSmithRoutethrough62}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough62}]
set_property BEL SLICEL.C6LUT [get_cells {rapidSmithRoutethrough61}]
set_property LOC SLICE_X0Y94 [get_cells {rapidSmithRoutethrough61}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough61}]
set_property BEL SLICEL.B6LUT [get_cells {wait_count[23]_i_1}]
set_property LOC SLICE_X11Y94 [get_cells {wait_count[23]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A1 } [get_cells {wait_count[23]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {score[6]_i_12}]
set_property LOC SLICE_X4Y94 [get_cells {score[6]_i_12}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A5 I3:A3 I4:A2 I5:A6 } [get_cells {score[6]_i_12}]
set_property BEL SLICEM.A5LUT [get_cells {rapidSmithRoutethrough49}]
set_property LOC SLICE_X2Y99 [get_cells {rapidSmithRoutethrough49}]
set_property LOCK_PINS { I0:A4 } [get_cells {rapidSmithRoutethrough49}]
set_property BEL SLICEL.A5LUT [get_cells {score[6]_i_10}]
set_property LOC SLICE_X4Y95 [get_cells {score[6]_i_10}]
set_property LOCK_PINS { I0:A2 I1:A5 I2:A4 I3:A3 I4:A1 } [get_cells {score[6]_i_10}]
set_property BEL SLICEL.B6LUT [get_cells {score[6]_i_11}]
set_property LOC SLICE_X5Y95 [get_cells {score[6]_i_11}]
set_property LOCK_PINS { I0:A5 I1:A6 I2:A2 I3:A4 I4:A3 I5:A1 } [get_cells {score[6]_i_11}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough42}]
set_property LOC SLICE_X2Y79 [get_cells {rapidSmithRoutethrough42}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough42}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough41}]
set_property LOC SLICE_X2Y97 [get_cells {rapidSmithRoutethrough41}]
set_property LOCK_PINS { I0:A5 } [get_cells {rapidSmithRoutethrough41}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough46}]
set_property LOC SLICE_X6Y93 [get_cells {rapidSmithRoutethrough46}]
set_property LOCK_PINS { I0:A5 } [get_cells {rapidSmithRoutethrough46}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough45}]
set_property LOC SLICE_X10Y92 [get_cells {rapidSmithRoutethrough45}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough45}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough48}]
set_property LOC SLICE_X2Y81 [get_cells {rapidSmithRoutethrough48}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough48}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough47}]
set_property LOC SLICE_X10Y90 [get_cells {rapidSmithRoutethrough47}]
set_property LOCK_PINS { I0:A1 } [get_cells {rapidSmithRoutethrough47}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough51}]
set_property LOC SLICE_X10Y90 [get_cells {rapidSmithRoutethrough51}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough51}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough50}]
set_property LOC SLICE_X10Y90 [get_cells {rapidSmithRoutethrough50}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough50}]
set_property BEL SLICEL.B6LUT [get_cells {frame_buf/addr_reg[12]_i_1}]
set_property LOC SLICE_X1Y63 [get_cells {frame_buf/addr_reg[12]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A6 I3:A2 I4:A4 I5:A5 } [get_cells {frame_buf/addr_reg[12]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough39}]
set_property LOC SLICE_X2Y80 [get_cells {rapidSmithRoutethrough39}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough39}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough38}]
set_property LOC SLICE_X2Y97 [get_cells {rapidSmithRoutethrough38}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough38}]
set_property BEL SLICEL.B6LUT [get_cells {wait_count[22]_i_1}]
set_property LOC SLICE_X9Y94 [get_cells {wait_count[22]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A1 } [get_cells {wait_count[22]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {r_regHS[7]_i_1}]
set_property LOC SLICE_X3Y66 [get_cells {r_regHS[7]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A1 I3:A4 } [get_cells {r_regHS[7]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough31}]
set_property LOC SLICE_X6Y92 [get_cells {rapidSmithRoutethrough31}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough31}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough30}]
set_property LOC SLICE_X2Y81 [get_cells {rapidSmithRoutethrough30}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough30}]
set_property BEL SLICEL.A6LUT [get_cells {sound_reg[0]_i_5}]
set_property LOC SLICE_X0Y92 [get_cells {sound_reg[0]_i_5}]
set_property LOCK_PINS { I0:A3 } [get_cells {sound_reg[0]_i_5}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough33}]
set_property LOC SLICE_X6Y79 [get_cells {rapidSmithRoutethrough33}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough33}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough35}]
set_property LOC SLICE_X2Y97 [get_cells {rapidSmithRoutethrough35}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough35}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough34}]
set_property LOC SLICE_X6Y92 [get_cells {rapidSmithRoutethrough34}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough34}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough37}]
set_property LOC SLICE_X10Y91 [get_cells {rapidSmithRoutethrough37}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough37}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough36}]
set_property LOC SLICE_X2Y80 [get_cells {rapidSmithRoutethrough36}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough36}]
set_property BEL SLICEL.B6LUT [get_cells {arrow_addr[3]_i_1}]
set_property LOC SLICE_X7Y91 [get_cells {arrow_addr[3]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 } [get_cells {arrow_addr[3]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough40}]
set_property LOC SLICE_X10Y91 [get_cells {rapidSmithRoutethrough40}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough40}]
set_property BEL SLICEL.A6LUT [get_cells {r_regHS[6]_i_1}]
set_property LOC SLICE_X3Y67 [get_cells {r_regHS[6]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A4 } [get_cells {r_regHS[6]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {arrow_addr[2]_i_1}]
set_property LOC SLICE_X7Y91 [get_cells {arrow_addr[2]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 } [get_cells {arrow_addr[2]_i_1}]
set_property BEL SLICEL.C5LUT [get_cells {sound_out_OBUF_inst_i_4}]
set_property LOC SLICE_X1Y94 [get_cells {sound_out_OBUF_inst_i_4}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A4 I3:A2 } [get_cells {sound_out_OBUF_inst_i_4}]
set_property BEL SLICEL.A6LUT [get_cells {point_index[1]_i_1}]
set_property LOC SLICE_X5Y96 [get_cells {point_index[1]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A5 I2:A4 I3:A3 I4:A6 I5:A1 } [get_cells {point_index[1]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {debounce_count[17]_i_1}]
set_property LOC SLICE_X3Y101 [get_cells {debounce_count[17]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A6 I3:A5 I4:A4 I5:A2 } [get_cells {debounce_count[17]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {addr_reg[5]_i_2}]
set_property LOC SLICE_X2Y64 [get_cells {addr_reg[5]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A4 I3:A3 I4:A2 I5:A6 } [get_cells {addr_reg[5]_i_2}]
set_property BEL SLICEM.A6LUT [get_cells {seq_ram_reg_128_255_1_1/DP.HIGH}]
set_property LOC SLICE_X6Y95 [get_cells {seq_ram_reg_128_255_1_1/DP.HIGH}]
set_property BEL SLICEM.C6LUT [get_cells {seq_ram_reg_128_255_1_1/SP.HIGH}]
set_property LOC SLICE_X6Y95 [get_cells {seq_ram_reg_128_255_1_1/SP.HIGH}]
set_property BEL SLICEM.B6LUT [get_cells {seq_ram_reg_128_255_1_1/DP.LOW}]
set_property LOC SLICE_X6Y95 [get_cells {seq_ram_reg_128_255_1_1/DP.LOW}]
set_property BEL SLICEL.A6LUT [get_cells {hscore2_bin[0]_i_1}]
set_property LOC SLICE_X0Y89 [get_cells {hscore2_bin[0]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A5 } [get_cells {hscore2_bin[0]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {debounce_count[6]_i_1}]
set_property LOC SLICE_X3Y98 [get_cells {debounce_count[6]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A6 I3:A1 I4:A3 I5:A4 } [get_cells {debounce_count[6]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {sound_out_OBUF_inst_i_9}]
set_property LOC SLICE_X1Y94 [get_cells {sound_out_OBUF_inst_i_9}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A1 } [get_cells {sound_out_OBUF_inst_i_9}]
set_property BEL SLICEM.A6LUT [get_cells {FSM_sequential_state_reg[2]_i_11}]
set_property LOC SLICE_X6Y88 [get_cells {FSM_sequential_state_reg[2]_i_11}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A2 I3:A3 } [get_cells {FSM_sequential_state_reg[2]_i_11}]
set_property BEL SLICEL.A6LUT [get_cells {debounce_count[10]_i_1}]
set_property LOC SLICE_X3Y99 [get_cells {debounce_count[10]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A6 I3:A1 I4:A3 I5:A5 } [get_cells {debounce_count[10]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {sound_out_OBUF_inst_i_6}]
set_property LOC SLICE_X1Y94 [get_cells {sound_out_OBUF_inst_i_6}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A5 } [get_cells {sound_out_OBUF_inst_i_6}]
set_property BEL SLICEL.C6LUT [get_cells {state_reg[2]_i_2}]
set_property LOC SLICE_X4Y93 [get_cells {state_reg[2]_i_2}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A2 I3:A5 I4:A1 I5:A6 } [get_cells {state_reg[2]_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {FSM_sequential_state_reg[2]_i_10}]
set_property LOC SLICE_X4Y88 [get_cells {FSM_sequential_state_reg[2]_i_10}]
set_property LOCK_PINS { I0:A1 I1:A3 I2:A5 I3:A2 I4:A4 I5:A6 } [get_cells {FSM_sequential_state_reg[2]_i_10}]
set_property BEL SLICEL.B5LUT [get_cells {sound_out_OBUF_inst_i_5}]
set_property LOC SLICE_X1Y94 [get_cells {sound_out_OBUF_inst_i_5}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A2 } [get_cells {sound_out_OBUF_inst_i_5}]
set_property BEL SLICEL.A6LUT [get_cells {state_reg[2]_i_1}]
set_property LOC SLICE_X4Y92 [get_cells {state_reg[2]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A1 I2:A3 I3:A2 I4:A4 I5:A5 } [get_cells {state_reg[2]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {sound_out_OBUF_inst_i_8}]
set_property LOC SLICE_X1Y94 [get_cells {sound_out_OBUF_inst_i_8}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A2 I3:A4 } [get_cells {sound_out_OBUF_inst_i_8}]
set_property BEL SLICEL.C6LUT [get_cells {state_reg[2]_i_4}]
set_property LOC SLICE_X4Y91 [get_cells {state_reg[2]_i_4}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A1 I3:A4 I4:A2 I5:A6 } [get_cells {state_reg[2]_i_4}]
set_property BEL SLICEL.A6LUT [get_cells {frame_buf/addr_reg[13]_i_1}]
set_property LOC SLICE_X3Y65 [get_cells {frame_buf/addr_reg[13]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A6 I2:A1 I3:A4 I4:A3 } [get_cells {frame_buf/addr_reg[13]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {vgaGreen_OBUF[2]_inst_i_1}]
set_property LOC SLICE_X0Y107 [get_cells {vgaGreen_OBUF[2]_inst_i_1}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A5 I3:A4 I4:A1 } [get_cells {vgaGreen_OBUF[2]_inst_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {an_OBUF[3]_inst_i_1}]
set_property LOC SLICE_X0Y91 [get_cells {an_OBUF[3]_inst_i_1}]
set_property LOCK_PINS { I0:A2 I1:A4 } [get_cells {an_OBUF[3]_inst_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {point_index[6]_i_1}]
set_property LOC SLICE_X7Y96 [get_cells {point_index[6]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A3 I2:A1 I3:A4 I4:A5 I5:A2 } [get_cells {point_index[6]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {wait_count[24]_i_9}]
set_property LOC SLICE_X11Y91 [get_cells {wait_count[24]_i_9}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A3 I3:A1 I4:A2 } [get_cells {wait_count[24]_i_9}]
set_property BEL SLICEL.C6LUT [get_cells {vgaRed_OBUF[0]_inst_i_1}]
set_property LOC SLICE_X0Y107 [get_cells {vgaRed_OBUF[0]_inst_i_1}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A6 I3:A3 I4:A5 } [get_cells {vgaRed_OBUF[0]_inst_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {seg_OBUF[6]_inst_i_2}]
set_property LOC SLICE_X0Y91 [get_cells {seg_OBUF[6]_inst_i_2}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A4 I3:A5 } [get_cells {seg_OBUF[6]_inst_i_2}]
set_property BEL SLICEL.B5LUT [get_cells {seg_OBUF[6]_inst_i_3}]
set_property LOC SLICE_X1Y91 [get_cells {seg_OBUF[6]_inst_i_3}]
set_property LOCK_PINS { I0:A2 I1:A5 I2:A3 I3:A4 } [get_cells {seg_OBUF[6]_inst_i_3}]
set_property BEL SLICEL.C6LUT [get_cells {wait_count[24]_i_2}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count[24]_i_2}]
set_property LOCK_PINS { I0:A2 I1:A3 } [get_cells {wait_count[24]_i_2}]
set_property BEL SLICEL.A5LUT [get_cells {seg_OBUF[6]_inst_i_4}]
set_property LOC SLICE_X1Y91 [get_cells {seg_OBUF[6]_inst_i_4}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A1 I3:A3 } [get_cells {seg_OBUF[6]_inst_i_4}]
set_property BEL SLICEL.A5LUT [get_cells {state_reg[2]_i_6}]
set_property LOC SLICE_X4Y90 [get_cells {state_reg[2]_i_6}]
set_property LOCK_PINS { I0:A1 I1:A2 } [get_cells {state_reg[2]_i_6}]
set_property BEL SLICEL.A6LUT [get_cells {state_reg[2]_i_5}]
set_property LOC SLICE_X3Y93 [get_cells {state_reg[2]_i_5}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A2 } [get_cells {state_reg[2]_i_5}]
set_property BEL SLICEL.B6LUT [get_cells {state_reg[2]_i_8}]
set_property LOC SLICE_X4Y92 [get_cells {state_reg[2]_i_8}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A2 I3:A3 } [get_cells {state_reg[2]_i_8}]
set_property BEL SLICEL.B5LUT [get_cells {state_reg[2]_i_7}]
set_property LOC SLICE_X4Y95 [get_cells {state_reg[2]_i_7}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A1 } [get_cells {state_reg[2]_i_7}]
set_property BEL SLICEL.A6LUT [get_cells {state_reg[2]_i_9}]
set_property LOC SLICE_X4Y91 [get_cells {state_reg[2]_i_9}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A4 } [get_cells {state_reg[2]_i_9}]
set_property BEL SLICEL.A6LUT [get_cells {timer_count_reg[12]_i_2}]
set_property LOC SLICE_X5Y90 [get_cells {timer_count_reg[12]_i_2}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A1 I3:A2 I4:A6 I5:A3 } [get_cells {timer_count_reg[12]_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {frame_buf/__0}]
set_property LOC SLICE_X0Y77 [get_cells {frame_buf/__0}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A1 I3:A6 I4:A3 I5:A5 } [get_cells {frame_buf/__0}]
set_property BEL SLICEL.C6LUT [get_cells {frame_buf/__1}]
set_property LOC SLICE_X0Y75 [get_cells {frame_buf/__1}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A3 I3:A6 I4:A5 I5:A2 } [get_cells {frame_buf/__1}]
set_property BEL SLICEL.B6LUT [get_cells {frame_buf/addr_reg[5]_i_1}]
set_property LOC SLICE_X1Y62 [get_cells {frame_buf/addr_reg[5]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A6 I3:A4 I4:A1 I5:A2 } [get_cells {frame_buf/addr_reg[5]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {an_OBUF[2]_inst_i_1}]
set_property LOC SLICE_X0Y91 [get_cells {an_OBUF[2]_inst_i_1}]
set_property LOCK_PINS { I0:A2 I1:A6 } [get_cells {an_OBUF[2]_inst_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {debounce_count[4]_i_1}]
set_property LOC SLICE_X3Y98 [get_cells {debounce_count[4]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A6 I3:A1 I4:A3 I5:A4 } [get_cells {debounce_count[4]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {state_reg[4]_i_1}]
set_property LOC SLICE_X3Y92 [get_cells {state_reg[4]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A5 I3:A3 I4:A2 I5:A6 } [get_cells {state_reg[4]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {count_reg[4]_i_1}]
set_property LOC SLICE_X7Y79 [get_cells {count_reg[4]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A4 } [get_cells {count_reg[4]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {FSM_sequential_state_reg[1]_i_1}]
set_property LOC SLICE_X0Y77 [get_cells {FSM_sequential_state_reg[1]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A2 I3:A3 I4:A6 } [get_cells {FSM_sequential_state_reg[1]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {timer_count_reg[0]_i_2}]
set_property LOC SLICE_X4Y87 [get_cells {timer_count_reg[0]_i_2}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A4 I3:A3 I4:A6 } [get_cells {timer_count_reg[0]_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {timer_count_reg[0]_i_4}]
set_property LOC SLICE_X5Y87 [get_cells {timer_count_reg[0]_i_4}]
set_property LOCK_PINS { I0:A4 I1:A6 I2:A3 I3:A1 I4:A5 I5:A2 } [get_cells {timer_count_reg[0]_i_4}]
set_property BEL SLICEL.A6LUT [get_cells {timer_count_reg[0]_i_6}]
set_property LOC SLICE_X5Y87 [get_cells {timer_count_reg[0]_i_6}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A1 I3:A2 I4:A6 I5:A3 } [get_cells {timer_count_reg[0]_i_6}]
set_property BEL SLICEL.B6LUT [get_cells {timer_count_reg[0]_i_5}]
set_property LOC SLICE_X5Y87 [get_cells {timer_count_reg[0]_i_5}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A1 I3:A3 I4:A6 I5:A2 } [get_cells {timer_count_reg[0]_i_5}]
set_property BEL SLICEL.A6LUT [get_cells {r_regVS[5]_i_1}]
set_property LOC SLICE_X5Y64 [get_cells {r_regVS[5]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A5 } [get_cells {r_regVS[5]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {point_end[4]_i_1}]
set_property LOC SLICE_X6Y94 [get_cells {point_end[4]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A3 I3:A1 I4:A2 I5:A6 } [get_cells {point_end[4]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {frame_buf/SRAM/MemWR_next}]
set_property LOC SLICE_X0Y79 [get_cells {frame_buf/SRAM/MemWR_next}]
set_property LOCK_PINS { I0:A6 I1:A3 I2:A2 I3:A5 } [get_cells {frame_buf/SRAM/MemWR_next}]
set_property BEL SLICEL.A6LUT [get_cells {vgaBlue[0]_i_1}]
set_property LOC SLICE_X0Y109 [get_cells {vgaBlue[0]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A5 I2:A2 I3:A1 I4:A4 } [get_cells {vgaBlue[0]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {arrow_addr[11]_i_3}]
set_property LOC SLICE_X3Y92 [get_cells {arrow_addr[11]_i_3}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A3 I3:A5 I4:A1 } [get_cells {arrow_addr[11]_i_3}]
set_property BEL SLICEL.A5LUT [get_cells {arrow_addr[11]_i_2}]
set_property LOC SLICE_X7Y93 [get_cells {arrow_addr[11]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A3 } [get_cells {arrow_addr[11]_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {arrow_addr[11]_i_1}]
set_property LOC SLICE_X3Y91 [get_cells {arrow_addr[11]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A6 I3:A5 I4:A4 I5:A2 } [get_cells {arrow_addr[11]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {FSM_sequential_state_reg[0]_i_3}]
set_property LOC SLICE_X7Y78 [get_cells {FSM_sequential_state_reg[0]_i_3}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A2 I3:A1 } [get_cells {FSM_sequential_state_reg[0]_i_3}]
set_property BEL SLICEL.A5LUT [get_cells {FSM_sequential_state_reg[0]_i_4}]
set_property LOC SLICE_X7Y77 [get_cells {FSM_sequential_state_reg[0]_i_4}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A4 I3:A5 } [get_cells {FSM_sequential_state_reg[0]_i_4}]
set_property BEL SLICEM.A6LUT [get_cells {hscore2_bin[1]_i_1}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin[1]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A5 } [get_cells {hscore2_bin[1]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {FSM_sequential_state_reg[0]_i_1}]
set_property LOC SLICE_X0Y77 [get_cells {FSM_sequential_state_reg[0]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A4 I3:A5 I4:A3 I5:A1 } [get_cells {FSM_sequential_state_reg[0]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {r_regVS[7]_i_1}]
set_property LOC SLICE_X5Y64 [get_cells {r_regVS[7]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A5 I3:A2 I4:A3 } [get_cells {r_regVS[7]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {vgaRed_OBUF[2]_inst_i_2}]
set_property LOC SLICE_X7Y100 [get_cells {vgaRed_OBUF[2]_inst_i_2}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A3 I3:A1 I4:A2 I5:A6 } [get_cells {vgaRed_OBUF[2]_inst_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {vgaRed_OBUF[2]_inst_i_3}]
set_property LOC SLICE_X7Y100 [get_cells {vgaRed_OBUF[2]_inst_i_3}]
set_property LOCK_PINS { I0:A4 I1:A6 I2:A1 I3:A5 I4:A2 I5:A3 } [get_cells {vgaRed_OBUF[2]_inst_i_3}]
set_property BEL SLICEL.C6LUT [get_cells {addr_reg[16]_i_2}]
set_property LOC SLICE_X1Y64 [get_cells {addr_reg[16]_i_2}]
set_property LOCK_PINS { I0:A6 I1:A1 I2:A2 I3:A4 I4:A3 I5:A5 } [get_cells {addr_reg[16]_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {state_reg[5]_i_9}]
set_property LOC SLICE_X7Y92 [get_cells {state_reg[5]_i_9}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A2 I3:A5 } [get_cells {state_reg[5]_i_9}]
set_property BEL SLICEL.C6LUT [get_cells {count_reg[13]_i_1}]
set_property LOC SLICE_X7Y77 [get_cells {count_reg[13]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A4 } [get_cells {count_reg[13]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {count_reg[13]_i_2}]
set_property LOC SLICE_X7Y78 [get_cells {count_reg[13]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A3 I3:A6 I4:A5 I5:A4 } [get_cells {count_reg[13]_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {count_reg[13]_i_4}]
set_property LOC SLICE_X7Y78 [get_cells {count_reg[13]_i_4}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A3 I3:A4 I4:A5 I5:A1 } [get_cells {count_reg[13]_i_4}]
set_property BEL SLICEM.A6LUT [get_cells {hscore3_bin[6]_i_2}]
set_property LOC SLICE_X2Y90 [get_cells {hscore3_bin[6]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A5 I3:A4 } [get_cells {hscore3_bin[6]_i_2}]
set_property BEL SLICEM.A6LUT [get_cells {hscore3_bin[6]_i_3}]
set_property LOC SLICE_X2Y92 [get_cells {hscore3_bin[6]_i_3}]
set_property LOCK_PINS { I0:A2 I1:A4 } [get_cells {hscore3_bin[6]_i_3}]
set_property BEL SLICEM.C6LUT [get_cells {hscore3_bin[6]_i_1}]
set_property LOC SLICE_X2Y91 [get_cells {hscore3_bin[6]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A2 I3:A3 I4:A5 I5:A6 } [get_cells {hscore3_bin[6]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {score[0]_i_1}]
set_property LOC SLICE_X2Y90 [get_cells {score[0]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 } [get_cells {score[0]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {state_reg[5]_i_2}]
set_property LOC SLICE_X4Y92 [get_cells {state_reg[5]_i_2}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A5 I3:A2 I4:A6 I5:A3 } [get_cells {state_reg[5]_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {state_reg[5]_i_3}]
set_property LOC SLICE_X4Y90 [get_cells {state_reg[5]_i_3}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A5 I3:A6 I4:A3 I5:A1 } [get_cells {state_reg[5]_i_3}]
set_property BEL SLICEL.C6LUT [get_cells {state_reg[5]_i_4}]
set_property LOC SLICE_X3Y93 [get_cells {state_reg[5]_i_4}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A6 I3:A1 I4:A3 I5:A2 } [get_cells {state_reg[5]_i_4}]
set_property BEL SLICEM.B6LUT [get_cells {state_reg[5]_i_5}]
set_property LOC SLICE_X2Y92 [get_cells {state_reg[5]_i_5}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A3 I3:A1 I4:A5 } [get_cells {state_reg[5]_i_5}]
set_property BEL SLICEL.B6LUT [get_cells {state_reg[5]_i_6}]
set_property LOC SLICE_X7Y92 [get_cells {state_reg[5]_i_6}]
set_property LOCK_PINS { I0:A2 I1:A6 I2:A3 I3:A4 I4:A5 I5:A1 } [get_cells {state_reg[5]_i_6}]
set_property BEL SLICEL.A6LUT [get_cells {r_regVS[0]_i_1}]
set_property LOC SLICE_X4Y64 [get_cells {r_regVS[0]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A6 I3:A1 I4:A5 I5:A3 } [get_cells {r_regVS[0]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {hscore3_bin[6]_i_8}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin[6]_i_8}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A4 I3:A2 } [get_cells {hscore3_bin[6]_i_8}]
set_property BEL SLICEL.A5LUT [get_cells {hscore3_bin[6]_i_9}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin[6]_i_9}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A1 I3:A4 } [get_cells {hscore3_bin[6]_i_9}]
set_property BEL SLICEL.C5LUT [get_cells {hscore3_bin[6]_i_7}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin[6]_i_7}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A4 I3:A3 } [get_cells {hscore3_bin[6]_i_7}]
set_property BEL SLICEM.B5LUT [get_cells {hscore3_bin[6]_i_4}]
set_property LOC SLICE_X2Y91 [get_cells {hscore3_bin[6]_i_4}]
set_property LOCK_PINS { I0:A4 I1:A1 } [get_cells {hscore3_bin[6]_i_4}]
set_property BEL SLICEL.A6LUT [get_cells {hscore3_bin[3]_i_1}]
set_property LOC SLICE_X4Y90 [get_cells {hscore3_bin[3]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A3 I3:A4 } [get_cells {hscore3_bin[3]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {state_reg[1]_i_1}]
set_property LOC SLICE_X3Y92 [get_cells {state_reg[1]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A3 I3:A6 I4:A1 I5:A5 } [get_cells {state_reg[1]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {state_reg[1]_i_2}]
set_property LOC SLICE_X4Y91 [get_cells {state_reg[1]_i_2}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A4 I3:A2 I4:A5 I5:A6 } [get_cells {state_reg[1]_i_2}]
set_property BEL SLICEL.A5LUT [get_cells {state_reg[1]_i_3}]
set_property LOC SLICE_X3Y92 [get_cells {state_reg[1]_i_3}]
set_property LOCK_PINS { I0:A4 I1:A3 } [get_cells {state_reg[1]_i_3}]
set_property BEL SLICEL.A6LUT [get_cells {vgaGreen[0]_i_1}]
set_property LOC SLICE_X1Y111 [get_cells {vgaGreen[0]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A2 I3:A1 I4:A5 } [get_cells {vgaGreen[0]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {frame_buf/addr_reg[3]_i_1}]
set_property LOC SLICE_X3Y64 [get_cells {frame_buf/addr_reg[3]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A4 I3:A6 I4:A2 } [get_cells {frame_buf/addr_reg[3]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {frame_buf/addr_reg[2]_i_2}]
set_property LOC SLICE_X2Y64 [get_cells {frame_buf/addr_reg[2]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A3 I2:A2 I3:A6 I4:A4 I5:A5 } [get_cells {frame_buf/addr_reg[2]_i_2}]
set_property BEL SLICEM.A6LUT [get_cells {frame_buf/addr_reg[2]_i_1}]
set_property LOC SLICE_X2Y64 [get_cells {frame_buf/addr_reg[2]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A4 I3:A3 } [get_cells {frame_buf/addr_reg[2]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {FSM_sequential_state_reg[3]_i_1}]
set_property LOC SLICE_X0Y78 [get_cells {FSM_sequential_state_reg[3]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A5 I3:A3 } [get_cells {FSM_sequential_state_reg[3]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {state_reg[1]_i_4}]
set_property LOC SLICE_X3Y91 [get_cells {state_reg[1]_i_4}]
set_property LOCK_PINS { I0:A6 I1:A3 I2:A2 I3:A4 I4:A5 I5:A1 } [get_cells {state_reg[1]_i_4}]
set_property BEL SLICEL.C6LUT [get_cells {timer_count_reg[8]_i_3}]
set_property LOC SLICE_X5Y89 [get_cells {timer_count_reg[8]_i_3}]
set_property LOCK_PINS { I0:A5 I1:A6 I2:A3 I3:A4 I4:A1 I5:A2 } [get_cells {timer_count_reg[8]_i_3}]
set_property BEL SLICEL.B6LUT [get_cells {timer_count_reg[8]_i_4}]
set_property LOC SLICE_X5Y89 [get_cells {timer_count_reg[8]_i_4}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A1 I3:A3 I4:A5 I5:A2 } [get_cells {timer_count_reg[8]_i_4}]
set_property BEL SLICEL.A6LUT [get_cells {timer_count_reg[8]_i_5}]
set_property LOC SLICE_X5Y89 [get_cells {timer_count_reg[8]_i_5}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A1 I3:A6 I4:A5 I5:A3 } [get_cells {timer_count_reg[8]_i_5}]
set_property BEL SLICEL.A6LUT [get_cells {FSM_sequential_state_reg[0]_i_1__0}]
set_property LOC SLICE_X0Y76 [get_cells {FSM_sequential_state_reg[0]_i_1__0}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A3 I3:A5 I4:A2 I5:A6 } [get_cells {FSM_sequential_state_reg[0]_i_1__0}]
set_property BEL SLICEM.A6LUT [get_cells {FSM_sequential_state_reg[0]_i_1__1}]
set_property LOC SLICE_X6Y90 [get_cells {FSM_sequential_state_reg[0]_i_1__1}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A2 I3:A3 I4:A6 I5:A4 } [get_cells {FSM_sequential_state_reg[0]_i_1__1}]
set_property BEL SLICEM.C6LUT [get_cells {hscore2_bin[5]_i_1}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin[5]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A2 } [get_cells {hscore2_bin[5]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {hscore3_bin[2]_i_1}]
set_property LOC SLICE_X3Y89 [get_cells {hscore3_bin[2]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A4 I3:A1 } [get_cells {hscore3_bin[2]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {debounce_count[8]_i_1}]
set_property LOC SLICE_X3Y98 [get_cells {debounce_count[8]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A6 I2:A2 I3:A5 I4:A3 I5:A4 } [get_cells {debounce_count[8]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {wait_count[13]_i_1}]
set_property LOC SLICE_X9Y93 [get_cells {wait_count[13]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A5 } [get_cells {wait_count[13]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {hscore3_bin[6]_i_13}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin[6]_i_13}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A4 I3:A1 } [get_cells {hscore3_bin[6]_i_13}]
set_property BEL SLICEL.C6LUT [get_cells {hscore3_bin[6]_i_11}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin[6]_i_11}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A3 I3:A4 } [get_cells {hscore3_bin[6]_i_11}]
set_property BEL SLICEL.B6LUT [get_cells {hscore3_bin[6]_i_12}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin[6]_i_12}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A2 I3:A4 } [get_cells {hscore3_bin[6]_i_12}]
set_property BEL SLICEL.A5LUT [get_cells {read_color[1]_i_1}]
set_property LOC SLICE_X3Y95 [get_cells {read_color[1]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A3 } [get_cells {read_color[1]_i_1}]
set_property BEL SLICEM.A6LUT [get_cells {pixel_en_i_1}]
set_property LOC SLICE_X2Y63 [get_cells {pixel_en_i_1}]
set_property LOCK_PINS { I0:A3 } [get_cells {pixel_en_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {r_regVS[8]_i_1}]
set_property LOC SLICE_X5Y64 [get_cells {r_regVS[8]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A1 I3:A5 I4:A4 I5:A3 } [get_cells {r_regVS[8]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {wait_count[4]_i_1}]
set_property LOC SLICE_X9Y93 [get_cells {wait_count[4]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 } [get_cells {wait_count[4]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {arrow_addr[9]_i_1}]
set_property LOC SLICE_X5Y92 [get_cells {arrow_addr[9]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A3 I3:A2 } [get_cells {arrow_addr[9]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {point_end[1]_i_1}]
set_property LOC SLICE_X5Y94 [get_cells {point_end[1]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A3 } [get_cells {point_end[1]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {rec1/symbol_count[1]_i_1}]
set_property LOC SLICE_X8Y90 [get_cells {rec1/symbol_count[1]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A2 } [get_cells {rec1/symbol_count[1]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {addr_reg[13]_i_2}]
set_property LOC SLICE_X3Y65 [get_cells {addr_reg[13]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A6 I2:A3 I3:A5 I4:A2 I5:A4 } [get_cells {addr_reg[13]_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {timer_count_reg[4]_i_3}]
set_property LOC SLICE_X5Y88 [get_cells {timer_count_reg[4]_i_3}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A3 I3:A5 I4:A6 I5:A2 } [get_cells {timer_count_reg[4]_i_3}]
set_property BEL SLICEL.B6LUT [get_cells {timer_count_reg[4]_i_4}]
set_property LOC SLICE_X5Y88 [get_cells {timer_count_reg[4]_i_4}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A4 I3:A6 I4:A3 I5:A2 } [get_cells {timer_count_reg[4]_i_4}]
set_property BEL SLICEL.A6LUT [get_cells {timer_count_reg[4]_i_5}]
set_property LOC SLICE_X5Y88 [get_cells {timer_count_reg[4]_i_5}]
set_property LOCK_PINS { I0:A2 I1:A6 I2:A4 I3:A5 I4:A3 I5:A1 } [get_cells {timer_count_reg[4]_i_5}]
set_property BEL SLICEL.B6LUT [get_cells {addr_reg[13]_i_3}]
set_property LOC SLICE_X3Y64 [get_cells {addr_reg[13]_i_3}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A5 I3:A4 I4:A2 } [get_cells {addr_reg[13]_i_3}]
set_property BEL SLICEM.B6LUT [get_cells {sound_out_OBUF_inst_i_20}]
set_property LOC SLICE_X2Y94 [get_cells {sound_out_OBUF_inst_i_20}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A3 I3:A5 I4:A4 I5:A6 } [get_cells {sound_out_OBUF_inst_i_20}]
set_property BEL SLICEL.B6LUT [get_cells {sound_out_OBUF_inst_i_24}]
set_property LOC SLICE_X3Y93 [get_cells {sound_out_OBUF_inst_i_24}]
set_property LOCK_PINS { I0:A1 I1:A6 I2:A4 I3:A3 I4:A5 I5:A2 } [get_cells {sound_out_OBUF_inst_i_24}]
set_property BEL SLICEM.A6LUT [get_cells {frame_buf/addr_reg[9]_i_1}]
set_property LOC SLICE_X2Y62 [get_cells {frame_buf/addr_reg[9]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A6 I2:A1 I3:A3 } [get_cells {frame_buf/addr_reg[9]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {sound_out_OBUF_inst_i_22}]
set_property LOC SLICE_X2Y93 [get_cells {sound_out_OBUF_inst_i_22}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A3 I3:A4 I4:A1 I5:A5 } [get_cells {sound_out_OBUF_inst_i_22}]
set_property BEL SLICEM.C6LUT [get_cells {sound_out_OBUF_inst_i_21}]
set_property LOC SLICE_X2Y94 [get_cells {sound_out_OBUF_inst_i_21}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A1 I3:A4 I4:A3 I5:A5 } [get_cells {sound_out_OBUF_inst_i_21}]
set_property BEL SLICEM.B6LUT [get_cells {frame_buf/addr_reg[9]_i_2}]
set_property LOC SLICE_X2Y62 [get_cells {frame_buf/addr_reg[9]_i_2}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A5 I3:A1 I4:A6 I5:A3 } [get_cells {frame_buf/addr_reg[9]_i_2}]
set_property BEL SLICEM.A6LUT [get_cells {seq_ram_reg_0_127_0_0/DP.HIGH}]
set_property LOC SLICE_X2Y96 [get_cells {seq_ram_reg_0_127_0_0/DP.HIGH}]
set_property BEL SLICEM.C6LUT [get_cells {seq_ram_reg_0_127_0_0/SP.HIGH}]
set_property LOC SLICE_X2Y96 [get_cells {seq_ram_reg_0_127_0_0/SP.HIGH}]
set_property BEL SLICEM.B6LUT [get_cells {seq_ram_reg_0_127_0_0/DP.LOW}]
set_property LOC SLICE_X2Y96 [get_cells {seq_ram_reg_0_127_0_0/DP.LOW}]
set_property BEL SLICEL.A6LUT [get_cells {wait_count[0]_i_1}]
set_property LOC SLICE_X11Y91 [get_cells {wait_count[0]_i_1}]
set_property LOCK_PINS { I0:A3 } [get_cells {wait_count[0]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {wait_count[20]_i_1}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count[20]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A1 } [get_cells {wait_count[20]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {FSM_sequential_state_reg[2]_i_1__1}]
set_property LOC SLICE_X0Y78 [get_cells {FSM_sequential_state_reg[2]_i_1__1}]
set_property LOCK_PINS { I0:A2 I1:A6 I2:A5 I3:A3 } [get_cells {FSM_sequential_state_reg[2]_i_1__1}]
set_property BEL SLICEL.A6LUT [get_cells {FSM_sequential_state_reg[2]_i_1__0}]
set_property LOC SLICE_X7Y90 [get_cells {FSM_sequential_state_reg[2]_i_1__0}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A5 I3:A1 I4:A3 } [get_cells {FSM_sequential_state_reg[2]_i_1__0}]
set_property BEL SLICEL.C6LUT [get_cells {wait_count[17]_i_1}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count[17]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 } [get_cells {wait_count[17]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {debounce_count[13]_i_1}]
set_property LOC SLICE_X3Y100 [get_cells {debounce_count[13]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A6 I3:A4 I4:A1 I5:A3 } [get_cells {debounce_count[13]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {debounce_count[5]_i_1}]
set_property LOC SLICE_X1Y98 [get_cells {debounce_count[5]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A2 I3:A4 I4:A6 I5:A1 } [get_cells {debounce_count[5]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {wait_count[10]_i_1}]
set_property LOC SLICE_X9Y94 [get_cells {wait_count[10]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A3 } [get_cells {wait_count[10]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {count_reg[10]_i_1}]
set_property LOC SLICE_X7Y79 [get_cells {count_reg[10]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A5 } [get_cells {count_reg[10]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {point_end[5]_i_2}]
set_property LOC SLICE_X5Y95 [get_cells {point_end[5]_i_2}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A5 I3:A3 I4:A1 } [get_cells {point_end[5]_i_2}]
set_property BEL SLICEL.A5LUT [get_cells {point_end[5]_i_1}]
set_property LOC SLICE_X5Y94 [get_cells {point_end[5]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A3 } [get_cells {point_end[5]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {btn_debounced[3]_i_1}]
set_property LOC SLICE_X1Y97 [get_cells {btn_debounced[3]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A4 I3:A1 I4:A6 } [get_cells {btn_debounced[3]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {r_regVS[4]_i_1}]
set_property LOC SLICE_X4Y63 [get_cells {r_regVS[4]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A4 I3:A1 I4:A3 I5:A5 } [get_cells {r_regVS[4]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {frame_buf/SRAM/MemOE_next}]
set_property LOC SLICE_X0Y79 [get_cells {frame_buf/SRAM/MemOE_next}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A2 I3:A5 } [get_cells {frame_buf/SRAM/MemOE_next}]
set_property BEL SLICEM.C6LUT [get_cells {score[4]_i_1}]
set_property LOC SLICE_X2Y90 [get_cells {score[4]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A6 I2:A4 I3:A5 I4:A2 I5:A1 } [get_cells {score[4]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {addr_reg[9]_i_3}]
set_property LOC SLICE_X4Y64 [get_cells {addr_reg[9]_i_3}]
set_property LOCK_PINS { I0:A3 I1:A6 I2:A4 I3:A5 I4:A1 I5:A2 } [get_cells {addr_reg[9]_i_3}]
set_property BEL SLICEL.C6LUT [get_cells {frame_buf/addr_reg[6]_i_1}]
set_property LOC SLICE_X1Y65 [get_cells {frame_buf/addr_reg[6]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A2 I3:A1 I4:A6 I5:A3 } [get_cells {frame_buf/addr_reg[6]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {addr_reg[9]_i_4}]
set_property LOC SLICE_X2Y65 [get_cells {addr_reg[9]_i_4}]
set_property LOCK_PINS { I0:A4 I1:A2 } [get_cells {addr_reg[9]_i_4}]
set_property BEL SLICEL.B6LUT [get_cells {addr_reg[9]_i_5}]
set_property LOC SLICE_X4Y65 [get_cells {addr_reg[9]_i_5}]
set_property LOCK_PINS { I0:A3 I1:A6 I2:A4 I3:A1 I4:A5 I5:A2 } [get_cells {addr_reg[9]_i_5}]
set_property BEL SLICEL.C5LUT [get_cells {wait_count[7]_i_1}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count[7]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A3 } [get_cells {wait_count[7]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {arrow_addr[6]_i_1}]
set_property LOC SLICE_X5Y92 [get_cells {arrow_addr[6]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A4 } [get_cells {arrow_addr[6]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {sound_out_OBUF_inst_i_13}]
set_property LOC SLICE_X1Y93 [get_cells {sound_out_OBUF_inst_i_13}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A4 } [get_cells {sound_out_OBUF_inst_i_13}]
set_property BEL SLICEL.C5LUT [get_cells {sound_out_OBUF_inst_i_12}]
set_property LOC SLICE_X1Y93 [get_cells {sound_out_OBUF_inst_i_12}]
set_property LOCK_PINS { I0:A2 I1:A3 I2:A1 } [get_cells {sound_out_OBUF_inst_i_12}]
set_property BEL SLICEL.A6LUT [get_cells {sound_out_OBUF_inst_i_10}]
set_property LOC SLICE_X1Y94 [get_cells {sound_out_OBUF_inst_i_10}]
set_property LOCK_PINS { I0:A2 I1:A5 I2:A4 } [get_cells {sound_out_OBUF_inst_i_10}]
set_property BEL SLICEL.B6LUT [get_cells {sound_out_OBUF_inst_i_17}]
set_property LOC SLICE_X1Y93 [get_cells {sound_out_OBUF_inst_i_17}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A2 } [get_cells {sound_out_OBUF_inst_i_17}]
set_property BEL SLICEL.C6LUT [get_cells {sound_out_OBUF_inst_i_16}]
set_property LOC SLICE_X1Y93 [get_cells {sound_out_OBUF_inst_i_16}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A3 } [get_cells {sound_out_OBUF_inst_i_16}]
set_property BEL SLICEL.A5LUT [get_cells {sound_out_OBUF_inst_i_14}]
set_property LOC SLICE_X1Y93 [get_cells {sound_out_OBUF_inst_i_14}]
set_property LOCK_PINS { I0:A2 I1:A3 I2:A5 } [get_cells {sound_out_OBUF_inst_i_14}]
set_property BEL SLICEM.A6LUT [get_cells {sound_out_OBUF_inst_i_19}]
set_property LOC SLICE_X2Y94 [get_cells {sound_out_OBUF_inst_i_19}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A3 I3:A5 I4:A6 I5:A4 } [get_cells {sound_out_OBUF_inst_i_19}]
set_property BEL SLICEL.A6LUT [get_cells {sound_out_OBUF_inst_i_18}]
set_property LOC SLICE_X1Y93 [get_cells {sound_out_OBUF_inst_i_18}]
set_property LOCK_PINS { I0:A2 I1:A5 I2:A3 } [get_cells {sound_out_OBUF_inst_i_18}]
set_property BEL SLICEM.B6LUT [get_cells {hscore2_bin[3]_i_1}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin[3]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A3 } [get_cells {hscore2_bin[3]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {r_regVS[9]_i_5}]
set_property LOC SLICE_X0Y64 [get_cells {r_regVS[9]_i_5}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A4 I3:A3 } [get_cells {r_regVS[9]_i_5}]
set_property BEL SLICEL.B5LUT [get_cells {r_regVS[9]_i_4}]
set_property LOC SLICE_X3Y64 [get_cells {r_regVS[9]_i_4}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A5 I3:A4 I4:A2 } [get_cells {r_regVS[9]_i_4}]
set_property BEL SLICEL.C6LUT [get_cells {r_regVS[9]_i_3}]
set_property LOC SLICE_X4Y64 [get_cells {r_regVS[9]_i_3}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A4 I3:A3 I4:A1 I5:A6 } [get_cells {r_regVS[9]_i_3}]
set_property BEL SLICEL.A5LUT [get_cells {r_regVS[9]_i_2}]
set_property LOC SLICE_X5Y64 [get_cells {r_regVS[9]_i_2}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A5 I3:A4 } [get_cells {r_regVS[9]_i_2}]
set_property BEL SLICEL.B5LUT [get_cells {state_reg[2]_i_12}]
set_property LOC SLICE_X4Y92 [get_cells {state_reg[2]_i_12}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A4 I3:A5 } [get_cells {state_reg[2]_i_12}]
set_property BEL SLICEL.A5LUT [get_cells {state_reg[2]_i_13}]
set_property LOC SLICE_X7Y92 [get_cells {state_reg[2]_i_13}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A4 } [get_cells {state_reg[2]_i_13}]
set_property BEL SLICEL.C5LUT [get_cells {state_reg[2]_i_10}]
set_property LOC SLICE_X5Y91 [get_cells {state_reg[2]_i_10}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A4 I3:A5 } [get_cells {state_reg[2]_i_10}]
set_property BEL SLICEL.C6LUT [get_cells {state_reg[2]_i_11}]
set_property LOC SLICE_X7Y92 [get_cells {state_reg[2]_i_11}]
set_property LOCK_PINS { I0:A6 I1:A5 I2:A1 I3:A3 I4:A4 } [get_cells {state_reg[2]_i_11}]
set_property BEL SLICEL.C6LUT [get_cells {vgaRed[0]_i_1}]
set_property LOC SLICE_X0Y111 [get_cells {vgaRed[0]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A1 I3:A2 I4:A3 } [get_cells {vgaRed[0]_i_1}]
set_property BEL SLICEL.C5LUT [get_cells {count_reg[1]_i_1}]
set_property LOC SLICE_X7Y77 [get_cells {count_reg[1]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A2 } [get_cells {count_reg[1]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {MemDB_IOBUF[15]_inst_i_1}]
set_property LOC SLICE_X0Y102 [get_cells {MemDB_IOBUF[15]_inst_i_1}]
set_property LOCK_PINS { I0:A4 } [get_cells {MemDB_IOBUF[15]_inst_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {point_end[6]_i_1}]
set_property LOC SLICE_X5Y94 [get_cells {point_end[6]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A2 } [get_cells {point_end[6]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {MemDB_IOBUF[15]_inst_i_2}]
set_property LOC SLICE_X0Y79 [get_cells {MemDB_IOBUF[15]_inst_i_2}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A4 I3:A6 } [get_cells {MemDB_IOBUF[15]_inst_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {wait_count[18]_i_1}]
set_property LOC SLICE_X11Y94 [get_cells {wait_count[18]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A1 } [get_cells {wait_count[18]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {addr_reg[10]_i_2}]
set_property LOC SLICE_X2Y63 [get_cells {addr_reg[10]_i_2}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A5 I3:A3 I4:A2 I5:A1 } [get_cells {addr_reg[10]_i_2}]
set_property BEL SLICEM.C6LUT [get_cells {fc_en_i_2}]
set_property LOC SLICE_X2Y92 [get_cells {fc_en_i_2}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A2 I3:A3 I4:A1 I5:A5 } [get_cells {fc_en_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {seg_OBUF[5]_inst_i_1}]
set_property LOC SLICE_X1Y88 [get_cells {seg_OBUF[5]_inst_i_1}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A2 I3:A1 I4:A4 I5:A6 } [get_cells {seg_OBUF[5]_inst_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {an_OBUF[1]_inst_i_1}]
set_property LOC SLICE_X1Y91 [get_cells {an_OBUF[1]_inst_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 } [get_cells {an_OBUF[1]_inst_i_1}]
set_property BEL SLICEM.A5LUT [get_cells {fc_en_i_1}]
set_property LOC SLICE_X2Y92 [get_cells {fc_en_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A1 I3:A3 } [get_cells {fc_en_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {r_regHS[3]_i_1}]
set_property LOC SLICE_X4Y65 [get_cells {r_regHS[3]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A3 I3:A1 I4:A2 } [get_cells {r_regHS[3]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {debounce_count[9]_i_1}]
set_property LOC SLICE_X3Y99 [get_cells {debounce_count[9]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A6 I2:A5 I3:A3 I4:A4 I5:A2 } [get_cells {debounce_count[9]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {frame_buf/addr_reg[1]_i_1}]
set_property LOC SLICE_X2Y65 [get_cells {frame_buf/addr_reg[1]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A3 I3:A6 I4:A2 } [get_cells {frame_buf/addr_reg[1]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {count_reg[8]_i_1}]
set_property LOC SLICE_X5Y78 [get_cells {count_reg[8]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A5 } [get_cells {count_reg[8]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {point_index[4]_i_1}]
set_property LOC SLICE_X7Y97 [get_cells {point_index[4]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A1 I3:A3 I4:A5 I5:A2 } [get_cells {point_index[4]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {frame_buf/addr_reg[16]_i_1}]
set_property LOC SLICE_X1Y65 [get_cells {frame_buf/addr_reg[16]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A6 I3:A2 I4:A3 I5:A4 } [get_cells {frame_buf/addr_reg[16]_i_1}]
set_property BEL SLICEL.C5LUT [get_cells {point_index[4]_i_2}]
set_property LOC SLICE_X7Y97 [get_cells {point_index[4]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A2 I3:A1 } [get_cells {point_index[4]_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {frame_buf/}]
set_property LOC SLICE_X0Y76 [get_cells {frame_buf/}]
set_property LOCK_PINS { I0:A2 I1:A3 I2:A4 I3:A1 I4:A5 } [get_cells {frame_buf/}]
set_property BEL SLICEM.B5LUT [get_cells {rapidSmithRoutethrough100}]
set_property LOC SLICE_X6Y77 [get_cells {rapidSmithRoutethrough100}]
set_property LOCK_PINS { I0:A3 } [get_cells {rapidSmithRoutethrough100}]
set_property BEL SLICEL.A5LUT [get_cells {state_reg[0]_i_2}]
set_property LOC SLICE_X5Y91 [get_cells {state_reg[0]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A4 } [get_cells {state_reg[0]_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {count_reg[11]_i_1}]
set_property LOC SLICE_X7Y77 [get_cells {count_reg[11]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A5 } [get_cells {count_reg[11]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {r_regVS[1]_i_1}]
set_property LOC SLICE_X4Y63 [get_cells {r_regVS[1]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A3 I2:A5 } [get_cells {r_regVS[1]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {count_reg[12]_i_1}]
set_property LOC SLICE_X7Y79 [get_cells {count_reg[12]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A2 } [get_cells {count_reg[12]_i_1}]
set_property BEL SLICEM.A6LUT [get_cells {point_index[3]_i_1}]
set_property LOC SLICE_X6Y97 [get_cells {point_index[3]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A4 I3:A5 I4:A1 I5:A3 } [get_cells {point_index[3]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {point_index[3]_i_2}]
set_property LOC SLICE_X6Y97 [get_cells {point_index[3]_i_2}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A5 } [get_cells {point_index[3]_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {vgaGreen_OBUF[1]_inst_i_1}]
set_property LOC SLICE_X0Y107 [get_cells {vgaGreen_OBUF[1]_inst_i_1}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A5 I3:A6 I4:A1 } [get_cells {vgaGreen_OBUF[1]_inst_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {debounce_count[2]_i_1}]
set_property LOC SLICE_X3Y97 [get_cells {debounce_count[2]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A2 I3:A1 I4:A6 I5:A5 } [get_cells {debounce_count[2]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {hscore3_bin[1]_i_1}]
set_property LOC SLICE_X3Y89 [get_cells {hscore3_bin[1]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A4 I3:A5 } [get_cells {hscore3_bin[1]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {r_regVS[2]_i_1}]
set_property LOC SLICE_X4Y63 [get_cells {r_regVS[2]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A5 I3:A3 } [get_cells {r_regVS[2]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {vgaBlue[1]_i_1}]
set_property LOC SLICE_X0Y111 [get_cells {vgaBlue[1]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A5 I2:A4 I3:A1 I4:A2 } [get_cells {vgaBlue[1]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {point_end[7]_i_9}]
set_property LOC SLICE_X5Y95 [get_cells {point_end[7]_i_9}]
set_property LOCK_PINS { I0:A1 I1:A3 I2:A4 I3:A5 I4:A2 } [get_cells {point_end[7]_i_9}]
set_property BEL SLICEL.C6LUT [get_cells {point_end[7]_i_8}]
set_property LOC SLICE_X4Y95 [get_cells {point_end[7]_i_8}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A6 I3:A1 I4:A5 I5:A2 } [get_cells {point_end[7]_i_8}]
set_property BEL SLICEL.C6LUT [get_cells {point_end[7]_i_1}]
set_property LOC SLICE_X5Y93 [get_cells {point_end[7]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A1 } [get_cells {point_end[7]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {point_end[7]_i_3}]
set_property LOC SLICE_X4Y93 [get_cells {point_end[7]_i_3}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A1 I3:A3 I4:A5 } [get_cells {point_end[7]_i_3}]
set_property BEL SLICEL.B5LUT [get_cells {point_end[7]_i_2}]
set_property LOC SLICE_X5Y94 [get_cells {point_end[7]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A2 I3:A3 } [get_cells {point_end[7]_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {point_end[7]_i_5}]
set_property LOC SLICE_X5Y93 [get_cells {point_end[7]_i_5}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A6 I3:A2 I4:A5 I5:A1 } [get_cells {point_end[7]_i_5}]
set_property BEL SLICEL.B6LUT [get_cells {point_end[7]_i_4}]
set_property LOC SLICE_X4Y95 [get_cells {point_end[7]_i_4}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A4 I3:A1 I4:A2 } [get_cells {point_end[7]_i_4}]
set_property BEL SLICEL.A6LUT [get_cells {point_end[7]_i_7}]
set_property LOC SLICE_X4Y94 [get_cells {point_end[7]_i_7}]
set_property LOCK_PINS { I0:A2 I1:A3 I2:A5 I3:A6 I4:A4 I5:A1 } [get_cells {point_end[7]_i_7}]
set_property BEL SLICEL.C6LUT [get_cells {point_end[7]_i_6}]
set_property LOC SLICE_X5Y94 [get_cells {point_end[7]_i_6}]
set_property LOCK_PINS { I0:A6 I1:A1 I2:A4 I3:A2 I4:A5 I5:A3 } [get_cells {point_end[7]_i_6}]
set_property BEL SLICEL.A6LUT [get_cells {frame_buf/addr_reg[15]_i_1}]
set_property LOC SLICE_X1Y65 [get_cells {frame_buf/addr_reg[15]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A6 I3:A5 I4:A4 I5:A3 } [get_cells {frame_buf/addr_reg[15]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {pixel_x_d1_i_1}]
set_property LOC SLICE_X0Y76 [get_cells {pixel_x_d1_i_1}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A1 I3:A6 I4:A2 I5:A5 } [get_cells {pixel_x_d1_i_1}]
set_property BEL SLICEM.A5LUT [get_cells {rec1/symbol_count[0]_i_1}]
set_property LOC SLICE_X8Y90 [get_cells {rec1/symbol_count[0]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A3 } [get_cells {rec1/symbol_count[0]_i_1}]
set_property BEL SLICEM.C5LUT [get_cells {hscore1_bin[6]_i_4}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin[6]_i_4}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A5 I3:A4 } [get_cells {hscore1_bin[6]_i_4}]
set_property BEL SLICEM.B5LUT [get_cells {hscore1_bin[6]_i_5}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin[6]_i_5}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A5 I3:A2 } [get_cells {hscore1_bin[6]_i_5}]
set_property BEL SLICEM.A5LUT [get_cells {hscore2_bin[2]_i_1}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin[2]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A2 } [get_cells {hscore2_bin[2]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {hscore1_bin[6]_i_8}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin[6]_i_8}]
set_property LOCK_PINS { I0:A2 I1:A3 I2:A4 I3:A5 } [get_cells {hscore1_bin[6]_i_8}]
set_property BEL SLICEM.B6LUT [get_cells {hscore1_bin[6]_i_9}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin[6]_i_9}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A2 I3:A5 } [get_cells {hscore1_bin[6]_i_9}]
set_property BEL SLICEM.A5LUT [get_cells {hscore1_bin[6]_i_6}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin[6]_i_6}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A2 I3:A4 } [get_cells {hscore1_bin[6]_i_6}]
set_property BEL SLICEM.B5LUT [get_cells {hscore2_bin[4]_i_1}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin[4]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A2 } [get_cells {hscore2_bin[4]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {debounce_count[1]_i_1}]
set_property LOC SLICE_X3Y97 [get_cells {debounce_count[1]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A6 I3:A1 I4:A2 I5:A3 } [get_cells {debounce_count[1]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {frame_buf/addr_reg[17]_i_1}]
set_property LOC SLICE_X0Y66 [get_cells {frame_buf/addr_reg[17]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A2 I3:A5 I4:A3 } [get_cells {frame_buf/addr_reg[17]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {arrow_addr[10]_i_1}]
set_property LOC SLICE_X7Y93 [get_cells {arrow_addr[10]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 } [get_cells {arrow_addr[10]_i_1}]
set_property BEL SLICEL.C5LUT [get_cells {wait_count[6]_i_1}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count[6]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A1 } [get_cells {wait_count[6]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {addr_reg[17]_i_3}]
set_property LOC SLICE_X0Y64 [get_cells {addr_reg[17]_i_3}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A1 I3:A5 I4:A3 } [get_cells {addr_reg[17]_i_3}]
set_property BEL SLICEL.B6LUT [get_cells {addr_reg[17]_i_2}]
set_property LOC SLICE_X0Y64 [get_cells {addr_reg[17]_i_2}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A2 I3:A6 I4:A1 I5:A3 } [get_cells {addr_reg[17]_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {hscore3_bin[0]_i_1}]
set_property LOC SLICE_X3Y89 [get_cells {hscore3_bin[0]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A3 I3:A2 } [get_cells {hscore3_bin[0]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {count_reg[2]_i_1}]
set_property LOC SLICE_X7Y79 [get_cells {count_reg[2]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 } [get_cells {count_reg[2]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {wait_count[11]_i_1}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count[11]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 } [get_cells {wait_count[11]_i_1}]
set_property BEL SLICEM.A6LUT [get_cells {addr_reg[20]_i_1}]
set_property LOC SLICE_X2Y91 [get_cells {addr_reg[20]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A1 I3:A2 I4:A5 I5:A6 } [get_cells {addr_reg[20]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {seq_ram_reg_128_255_0_0/DP.LOW}]
set_property LOC SLICE_X6Y96 [get_cells {seq_ram_reg_128_255_0_0/DP.LOW}]
set_property BEL SLICEM.C6LUT [get_cells {seq_ram_reg_128_255_0_0/SP.HIGH}]
set_property LOC SLICE_X6Y96 [get_cells {seq_ram_reg_128_255_0_0/SP.HIGH}]
set_property BEL SLICEM.A6LUT [get_cells {seq_ram_reg_128_255_0_0/DP.HIGH}]
set_property LOC SLICE_X6Y96 [get_cells {seq_ram_reg_128_255_0_0/DP.HIGH}]
set_property BEL SLICEL.A6LUT [get_cells {debounce_count[12]_i_1}]
set_property LOC SLICE_X3Y100 [get_cells {debounce_count[12]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A6 I3:A4 I4:A1 I5:A3 } [get_cells {debounce_count[12]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {reg[0]_i_1}]
set_property LOC SLICE_X3Y79 [get_cells {reg[0]_i_1}]
set_property LOCK_PINS { I0:A3 } [get_cells {reg[0]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {vgaGreen[1]_i_1}]
set_property LOC SLICE_X0Y111 [get_cells {vgaGreen[1]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A5 I3:A1 I4:A6 } [get_cells {vgaGreen[1]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {wait_count[8]_i_1}]
set_property LOC SLICE_X11Y94 [get_cells {wait_count[8]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 } [get_cells {wait_count[8]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {arrow_addr[7]_i_1}]
set_property LOC SLICE_X5Y92 [get_cells {arrow_addr[7]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A3 I3:A2 } [get_cells {arrow_addr[7]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {addr_reg[19]_i_1}]
set_property LOC SLICE_X2Y93 [get_cells {addr_reg[19]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A1 I3:A5 I4:A4 I5:A6 } [get_cells {addr_reg[19]_i_1}]
set_property BEL SLICEM.B5LUT [get_cells {addr_reg[19]_i_2}]
set_property LOC SLICE_X2Y92 [get_cells {addr_reg[19]_i_2}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A3 } [get_cells {addr_reg[19]_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {frame_buf/addr_reg[0]_i_2}]
set_property LOC SLICE_X1Y62 [get_cells {frame_buf/addr_reg[0]_i_2}]
set_property LOCK_PINS { I0:A6 I1:A5 I2:A3 I3:A4 I4:A2 I5:A1 } [get_cells {frame_buf/addr_reg[0]_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {frame_buf/addr_reg[0]_i_1}]
set_property LOC SLICE_X1Y62 [get_cells {frame_buf/addr_reg[0]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A1 I3:A3 } [get_cells {frame_buf/addr_reg[0]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {count_reg[9]_i_1}]
set_property LOC SLICE_X5Y78 [get_cells {count_reg[9]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A1 } [get_cells {count_reg[9]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {hscore2_bin[6]_i_12}]
set_property LOC SLICE_X1Y89 [get_cells {hscore2_bin[6]_i_12}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A5 I3:A2 } [get_cells {hscore2_bin[6]_i_12}]
set_property BEL SLICEL.B6LUT [get_cells {hscore2_bin[6]_i_11}]
set_property LOC SLICE_X1Y89 [get_cells {hscore2_bin[6]_i_11}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A1 I3:A3 } [get_cells {hscore2_bin[6]_i_11}]
set_property BEL SLICEL.A6LUT [get_cells {score[5]_i_1}]
set_property LOC SLICE_X3Y91 [get_cells {score[5]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A3 I2:A5 } [get_cells {score[5]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {hscore2_bin[6]_i_10}]
set_property LOC SLICE_X1Y89 [get_cells {hscore2_bin[6]_i_10}]
set_property LOCK_PINS { I0:A2 I1:A3 I2:A1 I3:A4 } [get_cells {hscore2_bin[6]_i_10}]
set_property BEL SLICEL.C6LUT [get_cells {r_regHS[4]_i_2}]
set_property LOC SLICE_X4Y65 [get_cells {r_regHS[4]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A2 I3:A6 I4:A4 I5:A1 } [get_cells {r_regHS[4]_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {r_regHS[4]_i_1}]
set_property LOC SLICE_X3Y63 [get_cells {r_regHS[4]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A6 I2:A1 I3:A2 I4:A4 I5:A5 } [get_cells {r_regHS[4]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {wait_count[1]_i_1}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count[1]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 } [get_cells {wait_count[1]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {user_in[0]_i_1}]
set_property LOC SLICE_X3Y94 [get_cells {user_in[0]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A2 I3:A4 I4:A6 I5:A3 } [get_cells {user_in[0]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {wait_count[16]_i_1}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count[16]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A1 } [get_cells {wait_count[16]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {Hsync_i_1}]
set_property LOC SLICE_X3Y66 [get_cells {Hsync_i_1}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A3 I3:A6 I4:A5 I5:A4 } [get_cells {Hsync_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {addr_reg[12]_i_2}]
set_property LOC SLICE_X3Y63 [get_cells {addr_reg[12]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A3 I3:A2 I4:A4 I5:A6 } [get_cells {addr_reg[12]_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {arrow_addr[0]_i_1}]
set_property LOC SLICE_X7Y91 [get_cells {arrow_addr[0]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A4 } [get_cells {arrow_addr[0]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {vgaRed[2]_i_2}]
set_property LOC SLICE_X2Y66 [get_cells {vgaRed[2]_i_2}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A2 I3:A4 I4:A6 } [get_cells {vgaRed[2]_i_2}]
set_property BEL SLICEM.B6LUT [get_cells {vgaRed[2]_i_3}]
set_property LOC SLICE_X2Y66 [get_cells {vgaRed[2]_i_3}]
set_property LOCK_PINS { I0:A2 I1:A3 I2:A1 I3:A5 I4:A6 I5:A4 } [get_cells {vgaRed[2]_i_3}]
set_property BEL SLICEL.C6LUT [get_cells {vgaBlue_OBUF[1]_inst_i_1}]
set_property LOC SLICE_X0Y109 [get_cells {vgaBlue_OBUF[1]_inst_i_1}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A3 I3:A6 I4:A1 } [get_cells {vgaBlue_OBUF[1]_inst_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {vgaRed[2]_i_1}]
set_property LOC SLICE_X1Y111 [get_cells {vgaRed[2]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A6 I3:A5 I4:A1 } [get_cells {vgaRed[2]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {arrow_addr[1]_i_1}]
set_property LOC SLICE_X7Y91 [get_cells {arrow_addr[1]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A4 } [get_cells {arrow_addr[1]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {r_regHS[5]_i_1}]
set_property LOC SLICE_X5Y65 [get_cells {r_regHS[5]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A1 I3:A4 I4:A3 I5:A5 } [get_cells {r_regHS[5]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {addr_reg[8]_i_3}]
set_property LOC SLICE_X3Y66 [get_cells {addr_reg[8]_i_3}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A5 } [get_cells {addr_reg[8]_i_3}]
set_property BEL SLICEL.A6LUT [get_cells {frame_buf/addr_reg[14]_i_1}]
set_property LOC SLICE_X1Y64 [get_cells {frame_buf/addr_reg[14]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A2 I3:A5 I4:A3 } [get_cells {frame_buf/addr_reg[14]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {seg_OBUF[4]_inst_i_1}]
set_property LOC SLICE_X1Y88 [get_cells {seg_OBUF[4]_inst_i_1}]
set_property LOCK_PINS { I0:A4 I1:A3 I2:A2 I3:A1 I4:A5 I5:A6 } [get_cells {seg_OBUF[4]_inst_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {r_regHS[9]_i_1}]
set_property LOC SLICE_X4Y66 [get_cells {r_regHS[9]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A1 I3:A4 I4:A6 I5:A5 } [get_cells {r_regHS[9]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {r_regHS[9]_i_2}]
set_property LOC SLICE_X3Y65 [get_cells {r_regHS[9]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A5 I3:A3 I4:A2 } [get_cells {r_regHS[9]_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {arrow_addr[5]_i_1}]
set_property LOC SLICE_X5Y92 [get_cells {arrow_addr[5]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 } [get_cells {arrow_addr[5]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {wait_count[21]_i_1}]
set_property LOC SLICE_X9Y94 [get_cells {wait_count[21]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A3 } [get_cells {wait_count[21]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {wait_count[5]_i_1}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count[5]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A1 } [get_cells {wait_count[5]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {seg_OBUF[2]_inst_i_1}]
set_property LOC SLICE_X0Y88 [get_cells {seg_OBUF[2]_inst_i_1}]
set_property LOCK_PINS { I0:A6 I1:A5 I2:A3 I3:A2 I4:A4 I5:A1 } [get_cells {seg_OBUF[2]_inst_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {debounce_count[0]_i_1}]
set_property LOC SLICE_X1Y97 [get_cells {debounce_count[0]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A2 I3:A1 I4:A6 I5:A3 } [get_cells {debounce_count[0]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {frame_buf/addr_reg[10]_i_1}]
set_property LOC SLICE_X2Y63 [get_cells {frame_buf/addr_reg[10]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A6 I2:A2 I3:A1 I4:A5 } [get_cells {frame_buf/addr_reg[10]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {point_end[7]_i_10}]
set_property LOC SLICE_X4Y95 [get_cells {point_end[7]_i_10}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A3 } [get_cells {point_end[7]_i_10}]
set_property BEL SLICEL.A5LUT [get_cells {score[3]_i_1}]
set_property LOC SLICE_X1Y90 [get_cells {score[3]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A5 I3:A3 I4:A2 } [get_cells {score[3]_i_1}]
set_property BEL SLICEM.A6LUT [get_cells {addr_reg[1]_i_3}]
set_property LOC SLICE_X2Y65 [get_cells {addr_reg[1]_i_3}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A1 } [get_cells {addr_reg[1]_i_3}]
set_property BEL SLICEL.A6LUT [get_cells {arrow_addr[8]_i_1}]
set_property LOC SLICE_X5Y91 [get_cells {arrow_addr[8]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A1 } [get_cells {arrow_addr[8]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {count_reg[7]_i_1}]
set_property LOC SLICE_X5Y78 [get_cells {count_reg[7]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A5 } [get_cells {count_reg[7]_i_1}]
set_property BEL SLICEM.A6LUT [get_cells {addr_reg[1]_i_2}]
set_property LOC SLICE_X2Y66 [get_cells {addr_reg[1]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A4 I2:A2 I3:A3 I4:A6 I5:A5 } [get_cells {addr_reg[1]_i_2}]
set_property BEL SLICEL.B5LUT [get_cells {wait_count[9]_i_1}]
set_property LOC SLICE_X9Y94 [get_cells {wait_count[9]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 } [get_cells {wait_count[9]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {count_reg[6]_i_1}]
set_property LOC SLICE_X5Y78 [get_cells {count_reg[6]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A1 } [get_cells {count_reg[6]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {r_regVS[3]_i_1}]
set_property LOC SLICE_X4Y63 [get_cells {r_regVS[3]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A3 I3:A5 I4:A2 } [get_cells {r_regVS[3]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {vgaGreen_OBUF[0]_inst_i_1}]
set_property LOC SLICE_X0Y103 [get_cells {vgaGreen_OBUF[0]_inst_i_1}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A1 I3:A3 I4:A5 } [get_cells {vgaGreen_OBUF[0]_inst_i_1}]
set_property BEL SLICEM.B5LUT [get_cells {addr_reg[0]_i_3}]
set_property LOC SLICE_X2Y65 [get_cells {addr_reg[0]_i_3}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A3 I3:A5 I4:A1 } [get_cells {addr_reg[0]_i_3}]
set_property BEL SLICEL.A6LUT [get_cells {frame_buf/addr_reg[11]_i_1}]
set_property LOC SLICE_X1Y63 [get_cells {frame_buf/addr_reg[11]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A6 I3:A4 I4:A2 I5:A3 } [get_cells {frame_buf/addr_reg[11]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {r_regHS[2]_i_1}]
set_property LOC SLICE_X4Y65 [get_cells {r_regHS[2]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A2 I3:A1 } [get_cells {r_regHS[2]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {debounce_count[7]_i_1}]
set_property LOC SLICE_X1Y98 [get_cells {debounce_count[7]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A4 I3:A6 I4:A1 I5:A2 } [get_cells {debounce_count[7]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {rand_temp[0]_i_1}]
set_property LOC SLICE_X7Y95 [get_cells {rand_temp[0]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A2 } [get_cells {rand_temp[0]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {wait_count[12]_i_1}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count[12]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A1 } [get_cells {wait_count[12]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {debounce_count[15]_i_1}]
set_property LOC SLICE_X3Y100 [get_cells {debounce_count[15]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A6 I2:A2 I3:A3 I4:A5 I5:A4 } [get_cells {debounce_count[15]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {debounce_count[14]_i_1}]
set_property LOC SLICE_X3Y101 [get_cells {debounce_count[14]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A5 I2:A3 I3:A6 I4:A2 I5:A1 } [get_cells {debounce_count[14]_i_1}]
set_property BEL SLICEM.A6LUT [get_cells {hscore1_bin[6]_i_10}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin[6]_i_10}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A4 I3:A2 } [get_cells {hscore1_bin[6]_i_10}]
set_property BEL SLICEL.A6LUT [get_cells {point_index[2]_i_1}]
set_property LOC SLICE_X7Y97 [get_cells {point_index[2]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A5 I3:A1 I4:A3 I5:A6 } [get_cells {point_index[2]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {rapidSmithRoutethrough0}]
set_property LOC SLICE_X0Y63 [get_cells {rapidSmithRoutethrough0}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough0}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough2}]
set_property LOC SLICE_X2Y99 [get_cells {rapidSmithRoutethrough2}]
set_property LOCK_PINS { I0:A2 } [get_cells {rapidSmithRoutethrough2}]
set_property BEL SLICEL.B6LUT [get_cells {rapidSmithRoutethrough1}]
set_property LOC SLICE_X0Y63 [get_cells {rapidSmithRoutethrough1}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough1}]
set_property BEL SLICEM.A6LUT [get_cells {seq_ram_reg_0_127_1_1/DP.HIGH}]
set_property LOC SLICE_X2Y95 [get_cells {seq_ram_reg_0_127_1_1/DP.HIGH}]
set_property BEL SLICEM.C6LUT [get_cells {seq_ram_reg_0_127_1_1/SP.HIGH}]
set_property LOC SLICE_X2Y95 [get_cells {seq_ram_reg_0_127_1_1/SP.HIGH}]
set_property BEL SLICEM.B6LUT [get_cells {seq_ram_reg_0_127_1_1/DP.LOW}]
set_property LOC SLICE_X2Y95 [get_cells {seq_ram_reg_0_127_1_1/DP.LOW}]
set_property BEL SLICEL.A6LUT [get_cells {an_OBUF[0]_inst_i_1}]
set_property LOC SLICE_X1Y91 [get_cells {an_OBUF[0]_inst_i_1}]
set_property LOCK_PINS { I0:A3 I1:A2 } [get_cells {an_OBUF[0]_inst_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {count_reg[0]_i_1}]
set_property LOC SLICE_X7Y77 [get_cells {count_reg[0]_i_1}]
set_property LOCK_PINS { I0:A4 } [get_cells {count_reg[0]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {wait_count[19]_i_1}]
set_property LOC SLICE_X11Y94 [get_cells {wait_count[19]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 } [get_cells {wait_count[19]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {r_regHS[1]_i_1}]
set_property LOC SLICE_X3Y63 [get_cells {r_regHS[1]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A2 } [get_cells {r_regHS[1]_i_1}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough7}]
set_property LOC SLICE_X2Y98 [get_cells {rapidSmithRoutethrough7}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough7}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough9}]
set_property LOC SLICE_X10Y94 [get_cells {rapidSmithRoutethrough9}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough9}]
set_property BEL SLICEM.B5LUT [get_cells {rapidSmithRoutethrough4}]
set_property LOC SLICE_X6Y91 [get_cells {rapidSmithRoutethrough4}]
set_property LOCK_PINS { I0:A4 } [get_cells {rapidSmithRoutethrough4}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough6}]
set_property LOC SLICE_X2Y98 [get_cells {rapidSmithRoutethrough6}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough6}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough5}]
set_property LOC SLICE_X2Y98 [get_cells {rapidSmithRoutethrough5}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough5}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough28}]
set_property LOC SLICE_X2Y79 [get_cells {rapidSmithRoutethrough28}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough28}]
set_property BEL SLICEL.B6LUT [get_cells {wait_count[15]_i_1}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count[15]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A1 } [get_cells {wait_count[15]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough29}]
set_property LOC SLICE_X6Y92 [get_cells {rapidSmithRoutethrough29}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough29}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough20}]
set_property LOC SLICE_X6Y91 [get_cells {rapidSmithRoutethrough20}]
set_property LOCK_PINS { I0:A5 } [get_cells {rapidSmithRoutethrough20}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough22}]
set_property LOC SLICE_X6Y91 [get_cells {rapidSmithRoutethrough22}]
set_property LOCK_PINS { I0:A1 } [get_cells {rapidSmithRoutethrough22}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough21}]
set_property LOC SLICE_X10Y95 [get_cells {rapidSmithRoutethrough21}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough21}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough23}]
set_property LOC SLICE_X2Y82 [get_cells {rapidSmithRoutethrough23}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough23}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough26}]
set_property LOC SLICE_X2Y79 [get_cells {rapidSmithRoutethrough26}]
set_property LOCK_PINS { I0:A3 } [get_cells {rapidSmithRoutethrough26}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough25}]
set_property LOC SLICE_X6Y79 [get_cells {rapidSmithRoutethrough25}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough25}]
set_property BEL SLICEL.B5LUT [get_cells {wait_count[2]_i_1}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count[2]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A1 } [get_cells {wait_count[2]_i_1}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough17}]
set_property LOC SLICE_X6Y91 [get_cells {rapidSmithRoutethrough17}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough17}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough16}]
set_property LOC SLICE_X10Y95 [get_cells {rapidSmithRoutethrough16}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough16}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough19}]
set_property LOC SLICE_X2Y82 [get_cells {rapidSmithRoutethrough19}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough19}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough18}]
set_property LOC SLICE_X6Y80 [get_cells {rapidSmithRoutethrough18}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough18}]
set_property BEL SLICEL.B5LUT [get_cells {arrow_addr[4]_i_1}]
set_property LOC SLICE_X7Y91 [get_cells {arrow_addr[4]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A1 } [get_cells {arrow_addr[4]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {rapidSmithRoutethrough11}]
set_property LOC SLICE_X10Y94 [get_cells {rapidSmithRoutethrough11}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough11}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough10}]
set_property LOC SLICE_X10Y94 [get_cells {rapidSmithRoutethrough10}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough10}]
set_property BEL SLICEM.A6LUT [get_cells {rapidSmithRoutethrough13}]
set_property LOC SLICE_X10Y95 [get_cells {rapidSmithRoutethrough13}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough13}]
set_property BEL SLICEM.C6LUT [get_cells {rapidSmithRoutethrough15}]
set_property LOC SLICE_X2Y81 [get_cells {rapidSmithRoutethrough15}]
set_property LOCK_PINS { I0:A6 } [get_cells {rapidSmithRoutethrough15}]
set_property BEL SLICEL.C6LUT [get_cells {FSM_sequential_state_reg[2]_i_2__0}]
set_property LOC SLICE_X7Y90 [get_cells {FSM_sequential_state_reg[2]_i_2__0}]
set_property LOCK_PINS { I0:A5 I1:A6 I2:A2 I3:A1 } [get_cells {FSM_sequential_state_reg[2]_i_2__0}]
set_property BEL SLICEL.B6LUT [get_cells {r_regHS[8]_i_1}]
set_property LOC SLICE_X5Y65 [get_cells {r_regHS[8]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A1 I3:A3 I4:A4 I5:A5 } [get_cells {r_regHS[8]_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {hscore2_bin[6]_i_7}]
set_property LOC SLICE_X1Y89 [get_cells {hscore2_bin[6]_i_7}]
set_property LOCK_PINS { I0:A2 I1:A5 I2:A3 I3:A1 } [get_cells {hscore2_bin[6]_i_7}]
set_property BEL SLICEL.A5LUT [get_cells {hscore2_bin[6]_i_8}]
set_property LOC SLICE_X1Y89 [get_cells {hscore2_bin[6]_i_8}]
set_property LOCK_PINS { I0:A1 I1:A3 I2:A2 I3:A5 } [get_cells {hscore2_bin[6]_i_8}]
set_property BEL SLICEM.B5LUT [get_cells {rec1/symbol_count[2]_i_1}]
set_property LOC SLICE_X8Y90 [get_cells {rec1/symbol_count[2]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A3 I2:A1 I3:A4 } [get_cells {rec1/symbol_count[2]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {hscore2_bin[6]_i_4}]
set_property LOC SLICE_X4Y91 [get_cells {hscore2_bin[6]_i_4}]
set_property LOCK_PINS { I0:A5 I1:A4 I2:A2 I3:A1 } [get_cells {hscore2_bin[6]_i_4}]
set_property BEL SLICEL.C5LUT [get_cells {hscore2_bin[6]_i_6}]
set_property LOC SLICE_X1Y89 [get_cells {hscore2_bin[6]_i_6}]
set_property LOCK_PINS { I0:A3 I1:A2 I2:A4 I3:A1 } [get_cells {hscore2_bin[6]_i_6}]
set_property BEL SLICEM.B6LUT [get_cells {point_end[0]_i_1}]
set_property LOC SLICE_X6Y94 [get_cells {point_end[0]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A6 } [get_cells {point_end[0]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {hscore2_bin[6]_i_1}]
set_property LOC SLICE_X4Y90 [get_cells {hscore2_bin[6]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A1 I2:A4 I3:A3 I4:A5 } [get_cells {hscore2_bin[6]_i_1}]
set_property BEL SLICEM.C5LUT [get_cells {hscore2_bin[6]_i_2}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin[6]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A3 } [get_cells {hscore2_bin[6]_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {r_regVS[6]_i_1}]
set_property LOC SLICE_X5Y64 [get_cells {r_regVS[6]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A5 I3:A3 } [get_cells {r_regVS[6]_i_1}]
set_property BEL SLICEM.A5LUT [get_cells {score[6]_i_3}]
set_property LOC SLICE_X2Y90 [get_cells {score[6]_i_3}]
set_property LOCK_PINS { I0:A2 I1:A5 } [get_cells {score[6]_i_3}]
set_property BEL SLICEL.B6LUT [get_cells {score[6]_i_1}]
set_property LOC SLICE_X4Y93 [get_cells {score[6]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A2 I3:A5 I4:A6 I5:A1 } [get_cells {score[6]_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {score[6]_i_2}]
set_property LOC SLICE_X3Y91 [get_cells {score[6]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A3 I2:A1 I3:A2 } [get_cells {score[6]_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {debounce_count[3]_i_1}]
set_property LOC SLICE_X3Y97 [get_cells {debounce_count[3]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A6 I2:A2 I3:A3 I4:A5 I5:A4 } [get_cells {debounce_count[3]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {score[6]_i_9}]
set_property LOC SLICE_X5Y95 [get_cells {score[6]_i_9}]
set_property LOCK_PINS { I0:A4 I1:A1 I2:A3 I3:A6 I4:A5 I5:A2 } [get_cells {score[6]_i_9}]
set_property BEL SLICEL.A5LUT [get_cells {score[6]_i_7}]
set_property LOC SLICE_X3Y93 [get_cells {score[6]_i_7}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A2 I3:A1 I4:A4 } [get_cells {score[6]_i_7}]
set_property BEL SLICEL.C6LUT [get_cells {score[6]_i_5}]
set_property LOC SLICE_X4Y94 [get_cells {score[6]_i_5}]
set_property LOCK_PINS { I0:A5 I1:A6 I2:A2 I3:A4 I4:A3 } [get_cells {score[6]_i_5}]
set_property BEL SLICEL.A5LUT [get_cells {score[6]_i_6}]
set_property LOC SLICE_X4Y93 [get_cells {score[6]_i_6}]
set_property LOCK_PINS { I0:A3 I1:A1 I2:A2 I3:A4 } [get_cells {score[6]_i_6}]
set_property BEL SLICEM.A5LUT [get_cells {point_end[3]_i_1}]
set_property LOC SLICE_X6Y94 [get_cells {point_end[3]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A1 I2:A3 I3:A5 I4:A4 } [get_cells {point_end[3]_i_1}]
set_property BEL SLICEM.B6LUT [get_cells {hscore3_bin[4]_i_1}]
set_property LOC SLICE_X2Y91 [get_cells {hscore3_bin[4]_i_1}]
set_property LOCK_PINS { I0:A2 I1:A4 I2:A1 I3:A3 } [get_cells {hscore3_bin[4]_i_1}]
set_property BEL SLICEM.A6LUT [get_cells {addr_reg[18]_i_1}]
set_property LOC SLICE_X2Y93 [get_cells {addr_reg[18]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A5 I2:A4 I3:A6 I4:A2 I5:A1 } [get_cells {addr_reg[18]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {point_index[5]_i_1}]
set_property LOC SLICE_X7Y96 [get_cells {point_index[5]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A3 I2:A5 I3:A2 I4:A6 I5:A4 } [get_cells {point_index[5]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {point_index[5]_i_2}]
set_property LOC SLICE_X7Y97 [get_cells {point_index[5]_i_2}]
set_property LOCK_PINS { I0:A1 I1:A2 I2:A3 I3:A5 I4:A4 } [get_cells {point_index[5]_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {debounce_count[11]_i_1}]
set_property LOC SLICE_X3Y99 [get_cells {debounce_count[11]_i_1}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A4 I3:A1 I4:A6 I5:A3 } [get_cells {debounce_count[11]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {seg_OBUF[0]_inst_i_1}]
set_property LOC SLICE_X0Y88 [get_cells {seg_OBUF[0]_inst_i_1}]
set_property LOCK_PINS { I0:A3 I1:A6 I2:A1 I3:A4 I4:A5 I5:A2 } [get_cells {seg_OBUF[0]_inst_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {user_in[1]_i_1}]
set_property LOC SLICE_X3Y94 [get_cells {user_in[1]_i_1}]
set_property LOCK_PINS { I0:A1 I1:A5 I2:A4 I3:A3 I4:A6 I5:A2 } [get_cells {user_in[1]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {user_in[1]_i_2}]
set_property LOC SLICE_X3Y94 [get_cells {user_in[1]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A2 I2:A1 I3:A6 I4:A4 I5:A3 } [get_cells {user_in[1]_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {seg_OBUF[1]_inst_i_1}]
set_property LOC SLICE_X0Y88 [get_cells {seg_OBUF[1]_inst_i_1}]
set_property LOCK_PINS { I0:A5 I1:A6 I2:A1 I3:A4 I4:A3 I5:A2 } [get_cells {seg_OBUF[1]_inst_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {Vsync_i_1}]
set_property LOC SLICE_X3Y64 [get_cells {Vsync_i_1}]
set_property LOCK_PINS { I0:A6 I1:A2 I2:A1 I3:A3 I4:A4 I5:A5 } [get_cells {Vsync_i_1}]
set_property BEL SLICEL.B5LUT [get_cells {count_reg[3]_i_1}]
set_property LOC SLICE_X7Y77 [get_cells {count_reg[3]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A1 } [get_cells {count_reg[3]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {state_reg[3]_i_2}]
set_property LOC SLICE_X5Y91 [get_cells {state_reg[3]_i_2}]
set_property LOCK_PINS { I0:A5 I1:A1 I2:A3 I3:A2 I4:A4 } [get_cells {state_reg[3]_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {state_reg[3]_i_1}]
set_property LOC SLICE_X5Y91 [get_cells {state_reg[3]_i_1}]
set_property LOCK_PINS { I0:A3 I1:A4 I2:A1 I3:A5 I4:A2 I5:A6 } [get_cells {state_reg[3]_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {reg[14]_i_3}]
set_property LOC SLICE_X3Y79 [get_cells {reg[14]_i_3}]
set_property LOCK_PINS { I0:A4 I1:A2 I2:A3 I3:A5 } [get_cells {reg[14]_i_3}]
set_property BEL SLICEL.B6LUT [get_cells {reg[14]_i_2}]
set_property LOC SLICE_X3Y81 [get_cells {reg[14]_i_2}]
set_property LOCK_PINS { I0:A4 I1:A6 I2:A2 I3:A5 } [get_cells {reg[14]_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {reg[14]_i_4}]
set_property LOC SLICE_X3Y80 [get_cells {reg[14]_i_4}]
set_property LOCK_PINS { I0:A4 I1:A6 I2:A2 I3:A5 } [get_cells {reg[14]_i_4}]
set_property BEL SLICEL.A6LUT [get_cells {reg[14]_i_1}]
set_property LOC SLICE_X3Y81 [get_cells {reg[14]_i_1}]
set_property LOCK_PINS { I0:A4 I1:A6 I2:A2 I3:A1 I4:A5 I5:A3 } [get_cells {reg[14]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {vgaGreen[2]_i_1}]
set_property LOC SLICE_X1Y111 [get_cells {vgaGreen[2]_i_1}]
set_property LOCK_PINS { I0:A6 I1:A4 I2:A3 I3:A1 I4:A2 } [get_cells {vgaGreen[2]_i_1}]
set_property BEL SLICEL.CFF [get_cells {debounce_count_reg[15]}]
set_property LOC SLICE_X3Y100 [get_cells {debounce_count_reg[15]}]
set_property BEL SLICEL.BFF [get_cells {rec1/timer_count_reg_reg[9]}]
set_property LOC SLICE_X5Y89 [get_cells {rec1/timer_count_reg_reg[9]}]
set_property BEL SLICEM.AFF [get_cells {hscore1_bin_reg[1]}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin_reg[1]}]
set_property BEL SLICEM.BFF [get_cells {score_reg[0]}]
set_property LOC SLICE_X2Y90 [get_cells {score_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {score_reg[2]}]
set_property LOC SLICE_X1Y90 [get_cells {score_reg[2]}]
set_property BEL SLICEL.AFF [get_cells {debounce_count_reg[14]}]
set_property LOC SLICE_X3Y101 [get_cells {debounce_count_reg[14]}]
set_property BEL SLICEL.AFF [get_cells {rec1/timer_count_reg_reg[8]}]
set_property LOC SLICE_X5Y89 [get_cells {rec1/timer_count_reg_reg[8]}]
set_property BEL SLICEM.BFF [get_cells {hscore1_bin_reg[2]}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin_reg[2]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/vgaRed_reg[0]}]
set_property LOC SLICE_X0Y111 [get_cells {frame_buf/vgaRed_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {seven_seg/reg_reg[0]}]
set_property LOC SLICE_X3Y79 [get_cells {seven_seg/reg_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {debounce_count_reg[13]}]
set_property LOC SLICE_X3Y100 [get_cells {debounce_count_reg[13]}]
set_property BEL SLICEL.DFF [get_cells {rec1/timer_count_reg_reg[7]}]
set_property LOC SLICE_X5Y88 [get_cells {rec1/timer_count_reg_reg[7]}]
set_property BEL SLICEL.DFF [get_cells {frame_buf/vgaRed_reg[1]}]
set_property LOC SLICE_X0Y111 [get_cells {frame_buf/vgaRed_reg[1]}]
set_property BEL SLICEL.BFF [get_cells {hscore1_bin_reg[3]}]
set_property LOC SLICE_X1Y89 [get_cells {hscore1_bin_reg[3]}]
set_property BEL SLICEM.AFF [get_cells {seven_seg/reg_reg[1]}]
set_property LOC SLICE_X2Y79 [get_cells {seven_seg/reg_reg[1]}]
set_property BEL SLICEM.CFF [get_cells {score_reg[4]}]
set_property LOC SLICE_X2Y90 [get_cells {score_reg[4]}]
set_property BEL SLICEM.CFF [get_cells {hscore1_bin_reg[5]}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin_reg[5]}]
set_property BEL SLICEL.AFF [get_cells {debounce_count_reg[12]}]
set_property LOC SLICE_X3Y100 [get_cells {debounce_count_reg[12]}]
set_property BEL SLICEL.CFF [get_cells {rec1/timer_count_reg_reg[6]}]
set_property LOC SLICE_X5Y88 [get_cells {rec1/timer_count_reg_reg[6]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/vgaRed_reg[2]}]
set_property LOC SLICE_X1Y111 [get_cells {frame_buf/vgaRed_reg[2]}]
set_property BEL SLICEL.CFF [get_cells {hscore1_bin_reg[4]}]
set_property LOC SLICE_X1Y89 [get_cells {hscore1_bin_reg[4]}]
set_property BEL SLICEM.BFF [get_cells {seven_seg/reg_reg[2]}]
set_property LOC SLICE_X2Y79 [get_cells {seven_seg/reg_reg[2]}]
set_property BEL SLICEL.AFF [get_cells {score_reg[5]}]
set_property LOC SLICE_X3Y91 [get_cells {score_reg[5]}]
set_property BEL SLICEM.DFF [get_cells {hscore1_bin_reg[6]}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin_reg[6]}]
set_property BEL SLICEL.BFF [get_cells {rec1/timer_count_reg_reg[5]}]
set_property LOC SLICE_X5Y88 [get_cells {rec1/timer_count_reg_reg[5]}]
set_property BEL SLICEL.CFF [get_cells {rand_num/rand_temp_reg[3]}]
set_property LOC SLICE_X7Y95 [get_cells {rand_num/rand_temp_reg[3]}]
set_property BEL SLICEM.CFF [get_cells {seven_seg/reg_reg[3]}]
set_property LOC SLICE_X2Y79 [get_cells {seven_seg/reg_reg[3]}]
set_property BEL SLICEL.DFF [get_cells {debounce_count_reg[18]}]
set_property LOC SLICE_X3Y101 [get_cells {debounce_count_reg[18]}]
set_property BEL SLICEL.AFF [get_cells {rec1/timer_count_reg_reg[4]}]
set_property LOC SLICE_X5Y88 [get_cells {rec1/timer_count_reg_reg[4]}]
set_property BEL SLICEM.DFF [get_cells {seven_seg/reg_reg[4]}]
set_property LOC SLICE_X2Y79 [get_cells {seven_seg/reg_reg[4]}]
set_property BEL SLICEL.CFF [get_cells {debounce_count_reg[17]}]
set_property LOC SLICE_X3Y101 [get_cells {debounce_count_reg[17]}]
set_property BEL SLICEL.DFF [get_cells {rec1/timer_count_reg_reg[3]}]
set_property LOC SLICE_X5Y87 [get_cells {rec1/timer_count_reg_reg[3]}]
set_property BEL SLICEM.AFF [get_cells {seven_seg/reg_reg[5]}]
set_property LOC SLICE_X2Y80 [get_cells {seven_seg/reg_reg[5]}]
set_property BEL SLICEL.BFF [get_cells {debounce_count_reg[16]}]
set_property LOC SLICE_X3Y101 [get_cells {debounce_count_reg[16]}]
set_property BEL SLICEL.CFF [get_cells {rec1/timer_count_reg_reg[2]}]
set_property LOC SLICE_X5Y87 [get_cells {rec1/timer_count_reg_reg[2]}]
set_property BEL SLICEM.BFF [get_cells {seven_seg/reg_reg[6]}]
set_property LOC SLICE_X2Y80 [get_cells {seven_seg/reg_reg[6]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/Raddr_reg[12]}]
set_property LOC SLICE_X0Y63 [get_cells {frame_buf/SRAM/Raddr_reg[12]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/Raddr_reg[11]}]
set_property LOC SLICE_X0Y63 [get_cells {frame_buf/SRAM/Raddr_reg[11]}]
set_property BEL SLICEM.AFF [get_cells {rec1/symbol_count_reg[0]}]
set_property LOC SLICE_X8Y90 [get_cells {rec1/symbol_count_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {wait_count_reg[22]}]
set_property LOC SLICE_X9Y94 [get_cells {wait_count_reg[22]}]
set_property BEL SLICEL.DFF [get_cells {frame_buf/SRAM/Raddr_reg[14]}]
set_property LOC SLICE_X0Y63 [get_cells {frame_buf/SRAM/Raddr_reg[14]}]
set_property BEL SLICEM.BFF [get_cells {rec1/symbol_count_reg[1]}]
set_property LOC SLICE_X8Y90 [get_cells {rec1/symbol_count_reg[1]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/MemWR_reg}]
set_property LOC SLICE_X0Y79 [get_cells {frame_buf/SRAM/MemWR_reg}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Raddr_reg[13]}]
set_property LOC SLICE_X0Y64 [get_cells {frame_buf/SRAM/Raddr_reg[13]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/pixel_x_d1_reg}]
set_property LOC SLICE_X0Y76 [get_cells {frame_buf/pixel_x_d1_reg}]
set_property BEL SLICEL.CFF [get_cells {arrow_addr_reg[0]}]
set_property LOC SLICE_X7Y91 [get_cells {arrow_addr_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {arrow_addr_reg[1]}]
set_property LOC SLICE_X7Y91 [get_cells {arrow_addr_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Raddr_reg[10]}]
set_property LOC SLICE_X0Y63 [get_cells {frame_buf/SRAM/Raddr_reg[10]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/vgaGreen_reg[0]}]
set_property LOC SLICE_X1Y111 [get_cells {frame_buf/vgaGreen_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {arrow_addr_reg[3]}]
set_property LOC SLICE_X7Y91 [get_cells {arrow_addr_reg[3]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/Rs2m_reg[4]}]
set_property LOC SLICE_X0Y113 [get_cells {frame_buf/SRAM/Rs2m_reg[4]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/Raddr_reg[5]}]
set_property LOC SLICE_X0Y62 [get_cells {frame_buf/SRAM/Raddr_reg[5]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/count_reg_reg[12]}]
set_property LOC SLICE_X7Y79 [get_cells {frame_buf/SRAM/count_reg_reg[12]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/vgaGreen_reg[1]}]
set_property LOC SLICE_X0Y111 [get_cells {frame_buf/vgaGreen_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/Vsync_reg}]
set_property LOC SLICE_X3Y64 [get_cells {frame_buf/Vsync_reg}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/Rs2m_reg[5]}]
set_property LOC SLICE_X0Y112 [get_cells {frame_buf/SRAM/Rs2m_reg[5]}]
set_property BEL SLICEL.AFF [get_cells {rec1/FSM_sequential_state_reg_reg[2]}]
set_property LOC SLICE_X7Y90 [get_cells {rec1/FSM_sequential_state_reg_reg[2]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/count_reg_reg[13]}]
set_property LOC SLICE_X7Y77 [get_cells {frame_buf/SRAM/count_reg_reg[13]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/vgaGreen_reg[2]}]
set_property LOC SLICE_X1Y111 [get_cells {frame_buf/vgaGreen_reg[2]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/FSM_sequential_state_reg_reg[0]}]
set_property LOC SLICE_X0Y77 [get_cells {frame_buf/SRAM/FSM_sequential_state_reg_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {user_in_reg[1]}]
set_property LOC SLICE_X3Y94 [get_cells {user_in_reg[1]}]
set_property BEL SLICEL.DFF [get_cells {frame_buf/SRAM/Rs2m_reg[6]}]
set_property LOC SLICE_X0Y112 [get_cells {frame_buf/SRAM/Rs2m_reg[6]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/count_reg_reg[10]}]
set_property LOC SLICE_X7Y79 [get_cells {frame_buf/SRAM/count_reg_reg[10]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/FSM_sequential_state_reg_reg[1]}]
set_property LOC SLICE_X0Y77 [get_cells {frame_buf/SRAM/FSM_sequential_state_reg_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {user_in_reg[0]}]
set_property LOC SLICE_X3Y94 [get_cells {user_in_reg[0]}]
set_property BEL SLICEL.DFF [get_cells {frame_buf/SRAM/Raddr_reg[6]}]
set_property LOC SLICE_X0Y65 [get_cells {frame_buf/SRAM/Raddr_reg[6]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/count_reg_reg[11]}]
set_property LOC SLICE_X7Y77 [get_cells {frame_buf/SRAM/count_reg_reg[11]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/Rs2m_reg[7]}]
set_property LOC SLICE_X0Y113 [get_cells {frame_buf/SRAM/Rs2m_reg[7]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/FSM_sequential_state_reg_reg[2]}]
set_property LOC SLICE_X0Y78 [get_cells {frame_buf/SRAM/FSM_sequential_state_reg_reg[2]}]
set_property BEL SLICEL.DFF [get_cells {frame_buf/SRAM/Raddr_reg[7]}]
set_property LOC SLICE_X0Y64 [get_cells {frame_buf/SRAM/Raddr_reg[7]}]
set_property BEL SLICEL.AFF [get_cells {wait_count_reg[0]}]
set_property LOC SLICE_X11Y91 [get_cells {wait_count_reg[0]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/Raddr_reg[1]}]
set_property LOC SLICE_X0Y65 [get_cells {frame_buf/SRAM/Raddr_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Raddr_reg[17]}]
set_property LOC SLICE_X0Y67 [get_cells {frame_buf/SRAM/Raddr_reg[17]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/FSM_sequential_state_reg_reg[3]}]
set_property LOC SLICE_X0Y78 [get_cells {frame_buf/SRAM/FSM_sequential_state_reg_reg[3]}]
set_property BEL SLICEM.BFF [get_cells {seven_seg/reg_reg[14]}]
set_property LOC SLICE_X2Y82 [get_cells {seven_seg/reg_reg[14]}]
set_property BEL SLICEM.AFF [get_cells {fc_en_reg}]
set_property LOC SLICE_X2Y92 [get_cells {fc_en_reg}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Raddr_reg[0]}]
set_property LOC SLICE_X0Y62 [get_cells {frame_buf/SRAM/Raddr_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Raddr_reg[15]}]
set_property LOC SLICE_X0Y65 [get_cells {frame_buf/SRAM/Raddr_reg[15]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/Raddr_reg[16]}]
set_property LOC SLICE_X0Y65 [get_cells {frame_buf/SRAM/Raddr_reg[16]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Rs2m_reg[0]}]
set_property LOC SLICE_X0Y110 [get_cells {frame_buf/SRAM/Rs2m_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Rs2m_reg[10]}]
set_property LOC SLICE_X1Y113 [get_cells {frame_buf/SRAM/Rs2m_reg[10]}]
set_property BEL SLICEM.BFF [get_cells {rec1/FSM_sequential_state_reg_reg[1]}]
set_property LOC SLICE_X6Y90 [get_cells {rec1/FSM_sequential_state_reg_reg[1]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/Raddr_reg[3]}]
set_property LOC SLICE_X0Y64 [get_cells {frame_buf/SRAM/Raddr_reg[3]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Rs2m_reg[2]}]
set_property LOC SLICE_X0Y113 [get_cells {frame_buf/SRAM/Rs2m_reg[2]}]
set_property BEL SLICEL.BFF [get_cells {wait_count_reg[23]}]
set_property LOC SLICE_X11Y94 [get_cells {wait_count_reg[23]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/Raddr_reg[19]}]
set_property LOC SLICE_X0Y72 [get_cells {frame_buf/SRAM/Raddr_reg[19]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/Rs2m_reg[1]}]
set_property LOC SLICE_X1Y113 [get_cells {frame_buf/SRAM/Rs2m_reg[1]}]
set_property BEL SLICEM.DFF [get_cells {seven_seg/reg_reg[12]}]
set_property LOC SLICE_X2Y81 [get_cells {seven_seg/reg_reg[12]}]
set_property BEL SLICEM.AFF [get_cells {rec1/FSM_sequential_state_reg_reg[0]}]
set_property LOC SLICE_X6Y90 [get_cells {rec1/FSM_sequential_state_reg_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Rs2m_reg[11]}]
set_property LOC SLICE_X1Y112 [get_cells {frame_buf/SRAM/Rs2m_reg[11]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/Rs2m_reg[3]}]
set_property LOC SLICE_X0Y112 [get_cells {frame_buf/SRAM/Rs2m_reg[3]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/Raddr_reg[2]}]
set_property LOC SLICE_X0Y64 [get_cells {frame_buf/SRAM/Raddr_reg[2]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Raddr_reg[18]}]
set_property LOC SLICE_X0Y72 [get_cells {frame_buf/SRAM/Raddr_reg[18]}]
set_property BEL SLICEL.CFF [get_cells {wait_count_reg[24]}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count_reg[24]}]
set_property BEL SLICEM.AFF [get_cells {seven_seg/reg_reg[13]}]
set_property LOC SLICE_X2Y82 [get_cells {seven_seg/reg_reg[13]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/Rs2m_reg[12]}]
set_property LOC SLICE_X1Y113 [get_cells {frame_buf/SRAM/Rs2m_reg[12]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/VGA/r_regVS_reg[1]}]
set_property LOC SLICE_X4Y63 [get_cells {frame_buf/VGA/r_regVS_reg[1]}]
set_property BEL SLICEL.BFF [get_cells {point_index_reg[6]}]
set_property LOC SLICE_X7Y96 [get_cells {point_index_reg[6]}]
set_property BEL SLICEL.BFF [get_cells {char_gen_highscore/buf2_pixelX_reg[0]}]
set_property LOC SLICE_X4Y82 [get_cells {char_gen_highscore/buf2_pixelX_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/Rs2m_reg[13]}]
set_property LOC SLICE_X1Y112 [get_cells {frame_buf/SRAM/Rs2m_reg[13]}]
set_property BEL SLICEM.CFF [get_cells {seven_seg/reg_reg[7]}]
set_property LOC SLICE_X2Y80 [get_cells {seven_seg/reg_reg[7]}]
set_property BEL SLICEM.AFF [get_cells {frame_buf/addr_reg_reg[20]}]
set_property LOC SLICE_X2Y91 [get_cells {frame_buf/addr_reg_reg[20]}]
set_property BEL SLICEL.AFF [get_cells {btn_debounced_reg[0]}]
set_property LOC SLICE_X1Y94 [get_cells {btn_debounced_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/VGA/r_regVS_reg[2]}]
set_property LOC SLICE_X4Y63 [get_cells {frame_buf/VGA/r_regVS_reg[2]}]
set_property BEL SLICEL.CFF [get_cells {point_index_reg[7]}]
set_property LOC SLICE_X7Y96 [get_cells {point_index_reg[7]}]
set_property BEL SLICEM.BFF [get_cells {seven_seg/reg_reg[10]}]
set_property LOC SLICE_X2Y81 [get_cells {seven_seg/reg_reg[10]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/Rs2m_reg[14]}]
set_property LOC SLICE_X1Y112 [get_cells {frame_buf/SRAM/Rs2m_reg[14]}]
set_property BEL SLICEM.CFF [get_cells {seven_seg/reg_reg[11]}]
set_property LOC SLICE_X2Y81 [get_cells {seven_seg/reg_reg[11]}]
set_property BEL SLICEM.DFF [get_cells {seven_seg/reg_reg[8]}]
set_property LOC SLICE_X2Y80 [get_cells {seven_seg/reg_reg[8]}]
set_property BEL SLICEL.BFF [get_cells {point_index_reg[4]}]
set_property LOC SLICE_X7Y97 [get_cells {point_index_reg[4]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/Rs2m_reg[15]}]
set_property LOC SLICE_X0Y112 [get_cells {frame_buf/SRAM/Rs2m_reg[15]}]
set_property BEL SLICEL.CFF [get_cells {btn_debounced_reg[2]}]
set_property LOC SLICE_X1Y94 [get_cells {btn_debounced_reg[2]}]
set_property BEL SLICEM.AFF [get_cells {seven_seg/reg_reg[9]}]
set_property LOC SLICE_X2Y81 [get_cells {seven_seg/reg_reg[9]}]
set_property BEL SLICEL.AFF [get_cells {point_index_reg[5]}]
set_property LOC SLICE_X7Y96 [get_cells {point_index_reg[5]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/VGA/r_regVS_reg[4]}]
set_property LOC SLICE_X4Y63 [get_cells {frame_buf/VGA/r_regVS_reg[4]}]
set_property BEL SLICEL.BFF [get_cells {btn_debounced_reg[1]}]
set_property LOC SLICE_X1Y94 [get_cells {btn_debounced_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/MemOE_reg}]
set_property LOC SLICE_X0Y79 [get_cells {frame_buf/SRAM/MemOE_reg}]
set_property BEL SLICEL.AFF [get_cells {point_index_reg[2]}]
set_property LOC SLICE_X7Y97 [get_cells {point_index_reg[2]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/Rs2m_reg[8]}]
set_property LOC SLICE_X0Y110 [get_cells {frame_buf/SRAM/Rs2m_reg[8]}]
set_property BEL SLICEM.AFF [get_cells {point_index_reg[3]}]
set_property LOC SLICE_X6Y97 [get_cells {point_index_reg[3]}]
set_property BEL SLICEL.DFF [get_cells {frame_buf/SRAM/Rs2m_reg[9]}]
set_property LOC SLICE_X0Y113 [get_cells {frame_buf/SRAM/Rs2m_reg[9]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/Raddr_reg[9]}]
set_property LOC SLICE_X0Y62 [get_cells {frame_buf/SRAM/Raddr_reg[9]}]
set_property BEL SLICEL.AFF [get_cells {char_gen_highscore/buf2_pixelX_reg[2]}]
set_property LOC SLICE_X4Y102 [get_cells {char_gen_highscore/buf2_pixelX_reg[2]}]
set_property BEL SLICEM.AFF [get_cells {point_index_reg[0]}]
set_property LOC SLICE_X6Y93 [get_cells {point_index_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {char_gen_highscore/buf2_pixelX_reg[1]}]
set_property LOC SLICE_X4Y77 [get_cells {char_gen_highscore/buf2_pixelX_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {point_index_reg[1]}]
set_property LOC SLICE_X5Y96 [get_cells {point_index_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/VGA/r_regVS_reg[0]}]
set_property LOC SLICE_X4Y64 [get_cells {frame_buf/VGA/r_regVS_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {hscore1_bin_reg[0]}]
set_property LOC SLICE_X1Y89 [get_cells {hscore1_bin_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {sound_reg_reg[12]}]
set_property LOC SLICE_X0Y95 [get_cells {sound_reg_reg[12]}]
set_property BEL SLICEM.AFF [get_cells {frame_buf/addr_reg_reg[9]}]
set_property LOC SLICE_X2Y62 [get_cells {frame_buf/addr_reg_reg[9]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/addr_reg_reg[16]}]
set_property LOC SLICE_X1Y65 [get_cells {frame_buf/addr_reg_reg[16]}]
set_property BEL SLICEM.AFF [get_cells {frame_buf/VGA/pixel_en_reg}]
set_property LOC SLICE_X2Y63 [get_cells {frame_buf/VGA/pixel_en_reg}]
set_property BEL SLICEL.DFF [get_cells {hscore3_bin_reg[6]}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin_reg[6]}]
set_property BEL SLICEL.BFF [get_cells {sound_reg_reg[13]}]
set_property LOC SLICE_X0Y95 [get_cells {sound_reg_reg[13]}]
set_property BEL SLICEL.DFF [get_cells {frame_buf/addr_reg_reg[8]}]
set_property LOC SLICE_X1Y63 [get_cells {frame_buf/addr_reg_reg[8]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/addr_reg_reg[15]}]
set_property LOC SLICE_X1Y65 [get_cells {frame_buf/addr_reg_reg[15]}]
set_property BEL SLICEL.CFF [get_cells {hscore3_bin_reg[5]}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin_reg[5]}]
set_property BEL SLICEL.CFF [get_cells {sound_reg_reg[10]}]
set_property LOC SLICE_X0Y94 [get_cells {sound_reg_reg[10]}]
set_property BEL SLICEL.AFF [get_cells {arrow_addr_reg[10]}]
set_property LOC SLICE_X7Y93 [get_cells {arrow_addr_reg[10]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/addr_reg_reg[14]}]
set_property LOC SLICE_X1Y64 [get_cells {frame_buf/addr_reg_reg[14]}]
set_property BEL SLICEL.DFF [get_cells {frame_buf/addr_reg_reg[7]}]
set_property LOC SLICE_X1Y65 [get_cells {frame_buf/addr_reg_reg[7]}]
set_property BEL SLICEL.BFF [get_cells {hscore3_bin_reg[4]}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin_reg[4]}]
set_property BEL SLICEL.DFF [get_cells {sound_reg_reg[11]}]
set_property LOC SLICE_X0Y94 [get_cells {sound_reg_reg[11]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/addr_reg_reg[13]}]
set_property LOC SLICE_X3Y65 [get_cells {frame_buf/addr_reg_reg[13]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/addr_reg_reg[6]}]
set_property LOC SLICE_X1Y65 [get_cells {frame_buf/addr_reg_reg[6]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/VGA/r_regVS_reg[5]}]
set_property LOC SLICE_X5Y64 [get_cells {frame_buf/VGA/r_regVS_reg[5]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/addr_reg_reg[12]}]
set_property LOC SLICE_X1Y63 [get_cells {frame_buf/addr_reg_reg[12]}]
set_property BEL SLICEM.BFF [get_cells {frame_buf/SRAM/count_reg_reg[0]}]
set_property LOC SLICE_X6Y77 [get_cells {frame_buf/SRAM/count_reg_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/VGA/r_regVS_reg[6]}]
set_property LOC SLICE_X5Y64 [get_cells {frame_buf/VGA/r_regVS_reg[6]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/addr_reg_reg[11]}]
set_property LOC SLICE_X1Y63 [get_cells {frame_buf/addr_reg_reg[11]}]
set_property BEL SLICEL.DFF [get_cells {btn_debounced_reg[3]}]
set_property LOC SLICE_X1Y94 [get_cells {btn_debounced_reg[3]}]
set_property BEL SLICEM.BFF [get_cells {frame_buf/addr_reg_reg[10]}]
set_property LOC SLICE_X2Y63 [get_cells {frame_buf/addr_reg_reg[10]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/VGA/r_regVS_reg[8]}]
set_property LOC SLICE_X5Y64 [get_cells {frame_buf/VGA/r_regVS_reg[8]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/Hsync_reg}]
set_property LOC SLICE_X3Y66 [get_cells {frame_buf/Hsync_reg}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/vgaBlue_reg[1]}]
set_property LOC SLICE_X0Y111 [get_cells {frame_buf/vgaBlue_reg[1]}]
set_property BEL SLICEM.CFF [get_cells {frame_buf/addr_reg_reg[1]}]
set_property LOC SLICE_X2Y65 [get_cells {frame_buf/addr_reg_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {wait_count_reg[10]}]
set_property LOC SLICE_X9Y94 [get_cells {wait_count_reg[10]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/VGA/r_regHS_reg[4]}]
set_property LOC SLICE_X3Y63 [get_cells {frame_buf/VGA/r_regHS_reg[4]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/addr_reg_reg[0]}]
set_property LOC SLICE_X1Y62 [get_cells {frame_buf/addr_reg_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/VGA/r_regHS_reg[2]}]
set_property LOC SLICE_X4Y65 [get_cells {frame_buf/VGA/r_regHS_reg[2]}]
set_property BEL SLICEL.AFF [get_cells {sound_reg_reg[0]}]
set_property LOC SLICE_X0Y92 [get_cells {sound_reg_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {hscore3_bin_reg[3]}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin_reg[3]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/Raddr_reg[20]}]
set_property LOC SLICE_X0Y72 [get_cells {frame_buf/SRAM/Raddr_reg[20]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/addr_reg_reg[5]}]
set_property LOC SLICE_X1Y62 [get_cells {frame_buf/addr_reg_reg[5]}]
set_property BEL SLICEL.BFF [get_cells {hscore3_bin_reg[2]}]
set_property LOC SLICE_X3Y89 [get_cells {hscore3_bin_reg[2]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/VGA/r_regHS_reg[0]}]
set_property LOC SLICE_X3Y63 [get_cells {frame_buf/VGA/r_regHS_reg[0]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/addr_reg_reg[4]}]
set_property LOC SLICE_X1Y63 [get_cells {frame_buf/addr_reg_reg[4]}]
set_property BEL SLICEM.BFF [get_cells {frame_buf/addr_reg_reg[19]}]
set_property LOC SLICE_X2Y93 [get_cells {frame_buf/addr_reg_reg[19]}]
set_property BEL SLICEL.AFF [get_cells {hscore3_bin_reg[1]}]
set_property LOC SLICE_X3Y89 [get_cells {hscore3_bin_reg[1]}]
set_property BEL SLICEL.CFF [get_cells {sound_reg_reg[14]}]
set_property LOC SLICE_X0Y95 [get_cells {sound_reg_reg[14]}]
set_property BEL SLICEM.AFF [get_cells {frame_buf/addr_reg_reg[18]}]
set_property LOC SLICE_X2Y93 [get_cells {frame_buf/addr_reg_reg[18]}]
set_property BEL SLICEL.CFF [get_cells {hscore3_bin_reg[0]}]
set_property LOC SLICE_X3Y89 [get_cells {hscore3_bin_reg[0]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/addr_reg_reg[3]}]
set_property LOC SLICE_X3Y64 [get_cells {frame_buf/addr_reg_reg[3]}]
set_property BEL SLICEL.DFF [get_cells {sound_reg_reg[15]}]
set_property LOC SLICE_X0Y95 [get_cells {sound_reg_reg[15]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/vgaBlue_reg[0]}]
set_property LOC SLICE_X0Y109 [get_cells {frame_buf/vgaBlue_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/addr_reg_reg[17]}]
set_property LOC SLICE_X0Y66 [get_cells {frame_buf/addr_reg_reg[17]}]
set_property BEL SLICEM.AFF [get_cells {frame_buf/addr_reg_reg[2]}]
set_property LOC SLICE_X2Y64 [get_cells {frame_buf/addr_reg_reg[2]}]
set_property BEL SLICEL.AFF [get_cells {read_color_reg[0]}]
set_property LOC SLICE_X3Y95 [get_cells {read_color_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {sound_reg_reg[5]}]
set_property LOC SLICE_X0Y93 [get_cells {sound_reg_reg[5]}]
set_property BEL SLICEM.CFF [get_cells {hscore2_bin_reg[5]}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin_reg[5]}]
set_property BEL SLICEL.BFF [get_cells {state_reg_reg[1]}]
set_property LOC SLICE_X3Y92 [get_cells {state_reg_reg[1]}]
set_property BEL SLICEL.CFF [get_cells {wait_count_reg[17]}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count_reg[17]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/FSM_sequential_state_reg_reg[0]}]
set_property LOC SLICE_X0Y76 [get_cells {frame_buf/FSM_sequential_state_reg_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {arrow_addr_reg[5]}]
set_property LOC SLICE_X5Y92 [get_cells {arrow_addr_reg[5]}]
set_property BEL SLICEL.CFF [get_cells {sound_reg_reg[6]}]
set_property LOC SLICE_X0Y93 [get_cells {sound_reg_reg[6]}]
set_property BEL SLICEL.AFF [get_cells {rx_d2_reg}]
set_property LOC SLICE_X4Y96 [get_cells {rx_d2_reg}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/FSM_sequential_state_reg_reg[1]}]
set_property LOC SLICE_X0Y75 [get_cells {frame_buf/FSM_sequential_state_reg_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {wait_count_reg[18]}]
set_property LOC SLICE_X11Y94 [get_cells {wait_count_reg[18]}]
set_property BEL SLICEL.AFF [get_cells {state_reg_reg[2]}]
set_property LOC SLICE_X4Y92 [get_cells {state_reg_reg[2]}]
set_property BEL SLICEL.BFF [get_cells {wait_count_reg[15]}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count_reg[15]}]
set_property BEL SLICEL.DFF [get_cells {sound_reg_reg[7]}]
set_property LOC SLICE_X0Y93 [get_cells {sound_reg_reg[7]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/VGA/r_regHS_reg[9]}]
set_property LOC SLICE_X4Y66 [get_cells {frame_buf/VGA/r_regHS_reg[9]}]
set_property BEL SLICEL.DFF [get_cells {seven_seg/anode_select_reg[1]}]
set_property LOC SLICE_X4Y82 [get_cells {seven_seg/anode_select_reg[1]}]
set_property BEL SLICEM.BFF [get_cells {hscore2_bin_reg[3]}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin_reg[3]}]
set_property BEL SLICEL.BFF [get_cells {arrow_addr_reg[7]}]
set_property LOC SLICE_X5Y92 [get_cells {arrow_addr_reg[7]}]
set_property BEL SLICEL.DFF [get_cells {state_reg_reg[0]}]
set_property LOC SLICE_X5Y91 [get_cells {state_reg_reg[0]}]
set_property BEL SLICEL.CFF [get_cells {seven_seg/anode_select_reg[0]}]
set_property LOC SLICE_X4Y82 [get_cells {seven_seg/anode_select_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {sound_reg_reg[8]}]
set_property LOC SLICE_X0Y94 [get_cells {sound_reg_reg[8]}]
set_property BEL SLICEL.BFF [get_cells {wait_count_reg[16]}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count_reg[16]}]
set_property BEL SLICEM.CFF [get_cells {point_end_reg[4]}]
set_property LOC SLICE_X6Y94 [get_cells {point_end_reg[4]}]
set_property BEL SLICEL.AFF [get_cells {hscore2_bin_reg[0]}]
set_property LOC SLICE_X0Y89 [get_cells {hscore2_bin_reg[0]}]
set_property BEL SLICEM.BFF [get_cells {arrow_addr_reg[8]}]
set_property LOC SLICE_X6Y91 [get_cells {arrow_addr_reg[8]}]
set_property BEL SLICEL.AFF [get_cells {wait_count_reg[13]}]
set_property LOC SLICE_X9Y93 [get_cells {wait_count_reg[13]}]
set_property BEL SLICEL.BFF [get_cells {sound_reg_reg[1]}]
set_property LOC SLICE_X0Y92 [get_cells {sound_reg_reg[1]}]
set_property BEL SLICEM.AFF [get_cells {frame_buf/VGA/r_regHS_reg[7]}]
set_property LOC SLICE_X2Y66 [get_cells {frame_buf/VGA/r_regHS_reg[7]}]
set_property BEL SLICEL.CFF [get_cells {state_reg_reg[5]}]
set_property LOC SLICE_X4Y92 [get_cells {state_reg_reg[5]}]
set_property BEL SLICEM.AFF [get_cells {hscore2_bin_reg[1]}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin_reg[1]}]
set_property BEL SLICEL.BFF [get_cells {wait_count_reg[14]}]
set_property LOC SLICE_X9Y93 [get_cells {wait_count_reg[14]}]
set_property BEL SLICEL.CFF [get_cells {sound_reg_reg[2]}]
set_property LOC SLICE_X0Y92 [get_cells {sound_reg_reg[2]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/VGA/r_regHS_reg[8]}]
set_property LOC SLICE_X5Y65 [get_cells {frame_buf/VGA/r_regHS_reg[8]}]
set_property BEL SLICEL.CFF [get_cells {debounce_count_reg[9]}]
set_property LOC SLICE_X3Y99 [get_cells {debounce_count_reg[9]}]
set_property BEL SLICEL.BFF [get_cells {point_end_reg[6]}]
set_property LOC SLICE_X5Y94 [get_cells {point_end_reg[6]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/VGA/r_regHS_reg[5]}]
set_property LOC SLICE_X5Y65 [get_cells {frame_buf/VGA/r_regHS_reg[5]}]
set_property BEL SLICEL.AFF [get_cells {wait_count_reg[11]}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count_reg[11]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/FSM_sequential_state_reg_reg[2]}]
set_property LOC SLICE_X0Y75 [get_cells {frame_buf/FSM_sequential_state_reg_reg[2]}]
set_property BEL SLICEL.DFF [get_cells {sound_reg_reg[3]}]
set_property LOC SLICE_X0Y92 [get_cells {sound_reg_reg[3]}]
set_property BEL SLICEL.BFF [get_cells {state_reg_reg[3]}]
set_property LOC SLICE_X5Y91 [get_cells {state_reg_reg[3]}]
set_property BEL SLICEL.CFF [get_cells {debounce_count_reg[8]}]
set_property LOC SLICE_X3Y98 [get_cells {debounce_count_reg[8]}]
set_property BEL SLICEL.AFF [get_cells {sound_reg_reg[4]}]
set_property LOC SLICE_X0Y93 [get_cells {sound_reg_reg[4]}]
set_property BEL SLICEL.AFF [get_cells {wait_count_reg[12]}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count_reg[12]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/VGA/r_regHS_reg[6]}]
set_property LOC SLICE_X3Y67 [get_cells {frame_buf/VGA/r_regHS_reg[6]}]
set_property BEL SLICEL.CFF [get_cells {state_reg_reg[4]}]
set_property LOC SLICE_X3Y92 [get_cells {state_reg_reg[4]}]
set_property BEL SLICEL.BFF [get_cells {debounce_count_reg[7]}]
set_property LOC SLICE_X1Y98 [get_cells {debounce_count_reg[7]}]
set_property BEL SLICEM.BFF [get_cells {point_end_reg[0]}]
set_property LOC SLICE_X6Y94 [get_cells {point_end_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {frame_buf/SRAM/count_reg_reg[5]}]
set_property LOC SLICE_X5Y78 [get_cells {frame_buf/SRAM/count_reg_reg[5]}]
set_property BEL SLICEL.BFF [get_cells {rec1/timer_count_reg_reg[1]}]
set_property LOC SLICE_X5Y87 [get_cells {rec1/timer_count_reg_reg[1]}]
set_property BEL SLICEL.BFF [get_cells {frame_buf/SRAM/count_reg_reg[6]}]
set_property LOC SLICE_X5Y78 [get_cells {frame_buf/SRAM/count_reg_reg[6]}]
set_property BEL SLICEL.BFF [get_cells {debounce_count_reg[6]}]
set_property LOC SLICE_X3Y98 [get_cells {debounce_count_reg[6]}]
set_property BEL SLICEL.AFF [get_cells {rec1/timer_count_reg_reg[0]}]
set_property LOC SLICE_X5Y87 [get_cells {rec1/timer_count_reg_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {rand_num/rand_temp_reg[0]}]
set_property LOC SLICE_X7Y95 [get_cells {rand_num/rand_temp_reg[0]}]
set_property BEL SLICEM.AFF [get_cells {point_end_reg[2]}]
set_property LOC SLICE_X6Y94 [get_cells {point_end_reg[2]}]
set_property BEL SLICEM.AFF [get_cells {rx_d1_reg}]
set_property LOC SLICE_X2Y99 [get_cells {rx_d1_reg}]
set_property BEL SLICEL.AFF [get_cells {debounce_count_reg[5]}]
set_property LOC SLICE_X1Y98 [get_cells {debounce_count_reg[5]}]
set_property BEL SLICEL.AFF [get_cells {point_end_reg[1]}]
set_property LOC SLICE_X5Y94 [get_cells {point_end_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {debounce_count_reg[4]}]
set_property LOC SLICE_X3Y98 [get_cells {debounce_count_reg[4]}]
set_property BEL SLICEL.BFF [get_cells {rand_num/rand_temp_reg[2]}]
set_property LOC SLICE_X7Y95 [get_cells {rand_num/rand_temp_reg[2]}]
set_property BEL SLICEL.CFF [get_cells {debounce_count_reg[3]}]
set_property LOC SLICE_X3Y97 [get_cells {debounce_count_reg[3]}]
set_property BEL SLICEL.AFF [get_cells {rec1/timer_count_reg_reg[12]}]
set_property LOC SLICE_X5Y90 [get_cells {rec1/timer_count_reg_reg[12]}]
set_property BEL SLICEL.BFF [get_cells {debounce_count_reg[11]}]
set_property LOC SLICE_X3Y99 [get_cells {debounce_count_reg[11]}]
set_property BEL SLICEL.BFF [get_cells {sound_reg_reg[9]}]
set_property LOC SLICE_X0Y94 [get_cells {sound_reg_reg[9]}]
set_property BEL SLICEL.BFF [get_cells {debounce_count_reg[2]}]
set_property LOC SLICE_X3Y97 [get_cells {debounce_count_reg[2]}]
set_property BEL SLICEL.AFF [get_cells {char_gen_highscore/buf1_pixelX_reg[0]}]
set_property LOC SLICE_X4Y82 [get_cells {char_gen_highscore/buf1_pixelX_reg[0]}]
set_property BEL SLICEL.DFF [get_cells {rec1/timer_count_reg_reg[11]}]
set_property LOC SLICE_X5Y89 [get_cells {rec1/timer_count_reg_reg[11]}]
set_property BEL SLICEL.AFF [get_cells {debounce_count_reg[10]}]
set_property LOC SLICE_X3Y99 [get_cells {debounce_count_reg[10]}]
set_property BEL SLICEL.AFF [get_cells {debounce_count_reg[1]}]
set_property LOC SLICE_X3Y97 [get_cells {debounce_count_reg[1]}]
set_property BEL SLICEL.AFF [get_cells {char_gen_highscore/buf1_pixelX_reg[1]}]
set_property LOC SLICE_X4Y68 [get_cells {char_gen_highscore/buf1_pixelX_reg[1]}]
set_property BEL SLICEL.CFF [get_cells {rec1/timer_count_reg_reg[10]}]
set_property LOC SLICE_X5Y89 [get_cells {rec1/timer_count_reg_reg[10]}]
set_property BEL SLICEL.AFF [get_cells {debounce_count_reg[0]}]
set_property LOC SLICE_X1Y97 [get_cells {debounce_count_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {char_gen_highscore/buf1_pixelX_reg[2]}]
set_property LOC SLICE_X4Y68 [get_cells {char_gen_highscore/buf1_pixelX_reg[2]}]
set_property BEL SLICEL.CFF [get_cells {frame_buf/SRAM/count_reg_reg[7]}]
set_property LOC SLICE_X5Y78 [get_cells {frame_buf/SRAM/count_reg_reg[7]}]
set_property BEL SLICEM.CARRY4 [get_cells {debounce_count_reg[12]_i_2}]
set_property LOC SLICE_X2Y99 [get_cells {debounce_count_reg[12]_i_2}]
set_property BEL SLICEL.CARRY4 [get_cells {hscore2_bin_reg[6]_i_3}]
set_property LOC SLICE_X1Y89 [get_cells {hscore2_bin_reg[6]_i_3}]
set_property BEL SLICEM.CARRY4 [get_cells {wait_count_reg[12]_i_2}]
set_property LOC SLICE_X10Y92 [get_cells {wait_count_reg[12]_i_2}]
set_property BEL SLICEL.CARRY4 [get_cells {timer_count_reg_reg[8]_i_1}]
set_property LOC SLICE_X5Y89 [get_cells {timer_count_reg_reg[8]_i_1}]
set_property BEL SLICEL.CARRY4 [get_cells {sound_reg_reg[4]_i_1}]
set_property LOC SLICE_X0Y93 [get_cells {sound_reg_reg[4]_i_1}]
set_property BEL SLICEM.CARRY4 [get_cells {wait_count_reg[20]_i_2}]
set_property LOC SLICE_X10Y94 [get_cells {wait_count_reg[20]_i_2}]
set_property BEL SLICEL.CARRY4 [get_cells {sound_out_OBUF_inst_i_2}]
set_property LOC SLICE_X1Y93 [get_cells {sound_out_OBUF_inst_i_2}]
set_property BEL SLICEL.CARRY4 [get_cells {sound_out_OBUF_inst_i_1}]
set_property LOC SLICE_X1Y94 [get_cells {sound_out_OBUF_inst_i_1}]
set_property BEL SLICEM.CARRY4 [get_cells {arrow_addr_reg[4]_i_2}]
set_property LOC SLICE_X6Y91 [get_cells {arrow_addr_reg[4]_i_2}]
set_property BEL SLICEL.CARRY4 [get_cells {sound_reg_reg[12]_i_1}]
set_property LOC SLICE_X0Y95 [get_cells {sound_reg_reg[12]_i_1}]
set_property BEL SLICEM.CARRY4 [get_cells {debounce_count_reg[4]_i_2}]
set_property LOC SLICE_X2Y97 [get_cells {debounce_count_reg[4]_i_2}]
set_property BEL SLICEM.CARRY4 [get_cells {seven_seg/plusOp_carry}]
set_property LOC SLICE_X2Y79 [get_cells {seven_seg/plusOp_carry}]
set_property BEL SLICEM.CARRY4 [get_cells {debounce_count_reg[8]_i_2}]
set_property LOC SLICE_X2Y98 [get_cells {debounce_count_reg[8]_i_2}]
set_property BEL SLICEL.CARRY4 [get_cells {hscore3_bin_reg[6]_i_5}]
set_property LOC SLICE_X3Y90 [get_cells {hscore3_bin_reg[6]_i_5}]
set_property BEL SLICEL.CARRY4 [get_cells {sound_reg_reg[0]_i_1}]
set_property LOC SLICE_X0Y92 [get_cells {sound_reg_reg[0]_i_1}]
set_property BEL SLICEM.CARRY4 [get_cells {wait_count_reg[24]_i_3}]
set_property LOC SLICE_X10Y95 [get_cells {wait_count_reg[24]_i_3}]
set_property BEL SLICEM.CARRY4 [get_cells {frame_buf/SRAM/plusOp_carry__0}]
set_property LOC SLICE_X6Y78 [get_cells {frame_buf/SRAM/plusOp_carry__0}]
set_property BEL SLICEM.CARRY4 [get_cells {frame_buf/SRAM/plusOp_carry__1}]
set_property LOC SLICE_X6Y79 [get_cells {frame_buf/SRAM/plusOp_carry__1}]
set_property BEL SLICEM.CARRY4 [get_cells {frame_buf/SRAM/plusOp_carry__2}]
set_property LOC SLICE_X6Y80 [get_cells {frame_buf/SRAM/plusOp_carry__2}]
set_property BEL SLICEM.CARRY4 [get_cells {arrow_addr_reg[8]_i_2}]
set_property LOC SLICE_X6Y92 [get_cells {arrow_addr_reg[8]_i_2}]
set_property BEL SLICEM.CARRY4 [get_cells {debounce_count_reg[16]_i_2}]
set_property LOC SLICE_X2Y100 [get_cells {debounce_count_reg[16]_i_2}]
set_property BEL SLICEL.CARRY4 [get_cells {timer_count_reg_reg[4]_i_1}]
set_property LOC SLICE_X5Y88 [get_cells {timer_count_reg_reg[4]_i_1}]
set_property BEL SLICEM.CARRY4 [get_cells {wait_count_reg[16]_i_2}]
set_property LOC SLICE_X10Y93 [get_cells {wait_count_reg[16]_i_2}]
set_property BEL SLICEM.CARRY4 [get_cells {seven_seg/plusOp_carry__0}]
set_property LOC SLICE_X2Y80 [get_cells {seven_seg/plusOp_carry__0}]
set_property BEL SLICEM.CARRY4 [get_cells {seven_seg/plusOp_carry__1}]
set_property LOC SLICE_X2Y81 [get_cells {seven_seg/plusOp_carry__1}]
set_property BEL SLICEM.CARRY4 [get_cells {seven_seg/plusOp_carry__2}]
set_property LOC SLICE_X2Y82 [get_cells {seven_seg/plusOp_carry__2}]
set_property BEL SLICEL.CARRY4 [get_cells {sound_reg_reg[8]_i_1}]
set_property LOC SLICE_X0Y94 [get_cells {sound_reg_reg[8]_i_1}]
set_property BEL SLICEM.CARRY4 [get_cells {hscore1_bin_reg[6]_i_2}]
set_property LOC SLICE_X2Y88 [get_cells {hscore1_bin_reg[6]_i_2}]
set_property BEL SLICEM.CARRY4 [get_cells {arrow_addr_reg[11]_i_4}]
set_property LOC SLICE_X6Y93 [get_cells {arrow_addr_reg[11]_i_4}]
set_property BEL SLICEM.CARRY4 [get_cells {wait_count_reg[8]_i_2}]
set_property LOC SLICE_X10Y91 [get_cells {wait_count_reg[8]_i_2}]
set_property BEL SLICEM.CARRY4 [get_cells {debounce_count_reg[18]_i_4}]
set_property LOC SLICE_X2Y101 [get_cells {debounce_count_reg[18]_i_4}]
set_property BEL SLICEL.CARRY4 [get_cells {timer_count_reg_reg[12]_i_1}]
set_property LOC SLICE_X5Y90 [get_cells {timer_count_reg_reg[12]_i_1}]
set_property BEL SLICEM.CARRY4 [get_cells {frame_buf/SRAM/plusOp_carry}]
set_property LOC SLICE_X6Y77 [get_cells {frame_buf/SRAM/plusOp_carry}]
set_property BEL SLICEM.CARRY4 [get_cells {wait_count_reg[4]_i_2}]
set_property LOC SLICE_X10Y90 [get_cells {wait_count_reg[4]_i_2}]
set_property BEL SLICEL.CARRY4 [get_cells {timer_count_reg_reg[0]_i_1}]
set_property LOC SLICE_X5Y87 [get_cells {timer_count_reg_reg[0]_i_1}]
set_property BEL SLICEM.F7BMUX [get_cells {seq_ram_reg_128_255_1_1/F7.SP}]
set_property LOC SLICE_X6Y95 [get_cells {seq_ram_reg_128_255_1_1/F7.SP}]
set_property BEL SLICEM.F7AMUX [get_cells {seq_ram_reg_128_255_1_1/F7.DP}]
set_property LOC SLICE_X6Y95 [get_cells {seq_ram_reg_128_255_1_1/F7.DP}]
set_property BEL SLICEM.F7BMUX [get_cells {seq_ram_reg_0_127_0_0/F7.SP}]
set_property LOC SLICE_X2Y96 [get_cells {seq_ram_reg_0_127_0_0/F7.SP}]
set_property BEL SLICEM.F7AMUX [get_cells {seq_ram_reg_0_127_0_0/F7.DP}]
set_property LOC SLICE_X2Y96 [get_cells {seq_ram_reg_0_127_0_0/F7.DP}]
set_property BEL SLICEM.F7AMUX [get_cells {seq_ram_reg_128_255_0_0/F7.DP}]
set_property LOC SLICE_X6Y96 [get_cells {seq_ram_reg_128_255_0_0/F7.DP}]
set_property BEL SLICEM.F7BMUX [get_cells {seq_ram_reg_128_255_0_0/F7.SP}]
set_property LOC SLICE_X6Y96 [get_cells {seq_ram_reg_128_255_0_0/F7.SP}]
set_property BEL SLICEM.F7AMUX [get_cells {seq_ram_reg_0_127_1_1/F7.DP}]
set_property LOC SLICE_X2Y95 [get_cells {seq_ram_reg_0_127_1_1/F7.DP}]
set_property BEL SLICEM.F7BMUX [get_cells {seq_ram_reg_0_127_1_1/F7.SP}]
set_property LOC SLICE_X2Y95 [get_cells {seq_ram_reg_0_127_1_1/F7.SP}]
set_property BEL SLICEM.B5FF [get_cells {score_reg[1]}]
set_property LOC SLICE_X2Y90 [get_cells {score_reg[1]}]
set_property BEL SLICEL.A5FF [get_cells {score_reg[3]}]
set_property LOC SLICE_X1Y90 [get_cells {score_reg[3]}]
set_property BEL SLICEL.A5FF [get_cells {frame_buf/SRAM/data_valid_reg}]
set_property LOC SLICE_X0Y79 [get_cells {frame_buf/SRAM/data_valid_reg}]
set_property BEL SLICEL.A5FF [get_cells {score_reg[6]}]
set_property LOC SLICE_X3Y91 [get_cells {score_reg[6]}]
set_property BEL SLICEL.A5FF [get_cells {wait_count_reg[21]}]
set_property LOC SLICE_X9Y94 [get_cells {wait_count_reg[21]}]
set_property BEL SLICEM.B5FF [get_cells {rec1/symbol_count_reg[2]}]
set_property LOC SLICE_X8Y90 [get_cells {rec1/symbol_count_reg[2]}]
set_property BEL SLICEL.A5FF [get_cells {wait_count_reg[20]}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count_reg[20]}]
set_property BEL SLICEL.A5FF [get_cells {arrow_addr_reg[2]}]
set_property LOC SLICE_X7Y91 [get_cells {arrow_addr_reg[2]}]
set_property BEL SLICEL.A5FF [get_cells {wait_count_reg[4]}]
set_property LOC SLICE_X9Y93 [get_cells {wait_count_reg[4]}]
set_property BEL SLICEL.B5FF [get_cells {wait_count_reg[3]}]
set_property LOC SLICE_X9Y93 [get_cells {wait_count_reg[3]}]
set_property BEL SLICEL.A5FF [get_cells {frame_buf/SRAM/Raddr_reg[4]}]
set_property LOC SLICE_X0Y63 [get_cells {frame_buf/SRAM/Raddr_reg[4]}]
set_property BEL SLICEL.B5FF [get_cells {wait_count_reg[2]}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count_reg[2]}]
set_property BEL SLICEL.B5FF [get_cells {frame_buf/SRAM/Raddr_reg[8]}]
set_property LOC SLICE_X0Y63 [get_cells {frame_buf/SRAM/Raddr_reg[8]}]
set_property BEL SLICEL.B5FF [get_cells {wait_count_reg[1]}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count_reg[1]}]
set_property BEL SLICEL.B5FF [get_cells {frame_buf/VGA/r_regVS_reg[3]}]
set_property LOC SLICE_X4Y63 [get_cells {frame_buf/VGA/r_regVS_reg[3]}]
set_property BEL SLICEL.B5FF [get_cells {wait_count_reg[9]}]
set_property LOC SLICE_X9Y94 [get_cells {wait_count_reg[9]}]
set_property BEL SLICEL.B5FF [get_cells {wait_count_reg[8]}]
set_property LOC SLICE_X11Y94 [get_cells {wait_count_reg[8]}]
set_property BEL SLICEL.C5FF [get_cells {wait_count_reg[7]}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count_reg[7]}]
set_property BEL SLICEL.C5FF [get_cells {wait_count_reg[6]}]
set_property LOC SLICE_X11Y93 [get_cells {wait_count_reg[6]}]
set_property BEL SLICEL.A5FF [get_cells {wait_count_reg[5]}]
set_property LOC SLICE_X11Y92 [get_cells {wait_count_reg[5]}]
set_property BEL SLICEL.A5FF [get_cells {frame_buf/VGA/r_regVS_reg[9]}]
set_property LOC SLICE_X5Y64 [get_cells {frame_buf/VGA/r_regVS_reg[9]}]
set_property BEL SLICEL.A5FF [get_cells {arrow_addr_reg[11]}]
set_property LOC SLICE_X7Y93 [get_cells {arrow_addr_reg[11]}]
set_property BEL SLICEL.C5FF [get_cells {frame_buf/SRAM/count_reg_reg[1]}]
set_property LOC SLICE_X7Y77 [get_cells {frame_buf/SRAM/count_reg_reg[1]}]
set_property BEL SLICEL.B5FF [get_cells {frame_buf/VGA/r_regVS_reg[7]}]
set_property LOC SLICE_X5Y64 [get_cells {frame_buf/VGA/r_regVS_reg[7]}]
set_property BEL SLICEL.A5FF [get_cells {frame_buf/VGA/r_regHS_reg[3]}]
set_property LOC SLICE_X4Y65 [get_cells {frame_buf/VGA/r_regHS_reg[3]}]
set_property BEL SLICEL.B5FF [get_cells {frame_buf/VGA/r_regHS_reg[1]}]
set_property LOC SLICE_X3Y63 [get_cells {frame_buf/VGA/r_regHS_reg[1]}]
set_property BEL SLICEL.B5FF [get_cells {arrow_addr_reg[4]}]
set_property LOC SLICE_X7Y91 [get_cells {arrow_addr_reg[4]}]
set_property BEL SLICEL.A5FF [get_cells {read_color_reg[1]}]
set_property LOC SLICE_X3Y95 [get_cells {read_color_reg[1]}]
set_property BEL SLICEL.B5FF [get_cells {point_end_reg[7]}]
set_property LOC SLICE_X5Y94 [get_cells {point_end_reg[7]}]
set_property BEL SLICEM.C5FF [get_cells {hscore2_bin_reg[6]}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin_reg[6]}]
set_property BEL SLICEM.A5FF [get_cells {hscore2_bin_reg[2]}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin_reg[2]}]
set_property BEL SLICEL.A5FF [get_cells {arrow_addr_reg[6]}]
set_property LOC SLICE_X5Y92 [get_cells {arrow_addr_reg[6]}]
set_property BEL SLICEM.B5FF [get_cells {hscore2_bin_reg[4]}]
set_property LOC SLICE_X2Y89 [get_cells {hscore2_bin_reg[4]}]
set_property BEL SLICEM.A5FF [get_cells {point_end_reg[3]}]
set_property LOC SLICE_X6Y94 [get_cells {point_end_reg[3]}]
set_property BEL SLICEL.B5FF [get_cells {arrow_addr_reg[9]}]
set_property LOC SLICE_X5Y92 [get_cells {arrow_addr_reg[9]}]
set_property BEL SLICEL.A5FF [get_cells {point_end_reg[5]}]
set_property LOC SLICE_X5Y94 [get_cells {point_end_reg[5]}]
set_property BEL SLICEL.A5FF [get_cells {frame_buf/SRAM/count_reg_reg[4]}]
set_property LOC SLICE_X7Y79 [get_cells {frame_buf/SRAM/count_reg_reg[4]}]
set_property BEL SLICEL.B5FF [get_cells {frame_buf/SRAM/count_reg_reg[3]}]
set_property LOC SLICE_X7Y77 [get_cells {frame_buf/SRAM/count_reg_reg[3]}]
set_property BEL SLICEL.A5FF [get_cells {rand_num/rand_temp_reg[1]}]
set_property LOC SLICE_X7Y95 [get_cells {rand_num/rand_temp_reg[1]}]
set_property BEL SLICEL.B5FF [get_cells {frame_buf/SRAM/count_reg_reg[2]}]
set_property LOC SLICE_X7Y79 [get_cells {frame_buf/SRAM/count_reg_reg[2]}]
set_property BEL SLICEL.A5FF [get_cells {frame_buf/SRAM/count_reg_reg[9]}]
set_property LOC SLICE_X5Y78 [get_cells {frame_buf/SRAM/count_reg_reg[9]}]
set_property BEL SLICEL.B5FF [get_cells {frame_buf/SRAM/count_reg_reg[8]}]
set_property LOC SLICE_X5Y78 [get_cells {frame_buf/SRAM/count_reg_reg[8]}]
set_property BEL SLICEL.A5FF [get_cells {wait_count_reg[19]}]
set_property LOC SLICE_X11Y94 [get_cells {wait_count_reg[19]}]
