Configuration: opt_design directive  ExploreSequentialArea  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0408799648285 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  AltSpreadLogic_medium  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0327410697937 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0326850414276 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0338101387024 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0608241558075 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0347480773926 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0416128635406 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0334501266479 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0321390628815 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0333321094513 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0403251647949 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraTimingOpt  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0351068973541 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0390591621399 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0355129241943 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0326180458069 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0350751876831 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.031140089035 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  Explore  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0356669425964 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0410208702087 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0377590656281 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0366501808167 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0332839488983 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0416610240936 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0345289707184 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0384118556976 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.034031867981 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraPostPlacementOpt  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0314021110535 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_medium  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.118636131287 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0381879806519 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0389759540558 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  Explore  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 10.8916950226 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
