Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"code" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\M_datapath_IO.v" into library work
Parsing module <M_datapath>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\mulit_ctrl_IO.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\VGA_ctrl.v" into library work
Parsing module <VGA_ctrl>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\PS2.v" into library work
Parsing module <PS2>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\MIO_BUS.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\MCPU.v" into library work
Parsing module <MCPU>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" Line 122: Port CPU_MIO is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" Line 139: Port dinb is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" Line 158: Port GPIOf0 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" Line 164: Port x_ptr is not connected to this instance

Elaborating module <Top>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" Line 103: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" Line 113: Assignment to Ai ignored, since the identifier is never used

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <MCPU>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <ctrl>.
WARNING:HDLCompiler:1499 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\mulit_ctrl_IO.v" Line 21: Empty module <ctrl> remains a black box.

Elaborating module <M_datapath>.
WARNING:HDLCompiler:1499 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\M_datapath_IO.v" Line 21: Empty module <M_datapath> remains a black box.

Elaborating module <MIO_BUS>.

Elaborating module <PS2>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1499 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Counter_3_IO.v" Line 21: Empty module <Counter_x> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" Line 153: Size mismatch in connection of port <data1>. Formal port size is 32-bit while actual signal size is 27-bit.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.

Elaborating module <VGA_ctrl>.
WARNING:HDLCompiler:413 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\VGA_ctrl.v" Line 99: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\VGA_ctrl.v" Line 100: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:552 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" Line 139: Input port dinb[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v".
INFO:Xst:3210 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" line 101: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" line 111: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" line 111: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" line 111: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" line 122: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" line 136: Output port <ready> of the instance <ps2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" line 158: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" line 164: Output port <x_ptr> of the instance <U11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" line 164: Output port <y_ptr> of the instance <U11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\Top.v" line 164: Output port <valid> of the instance <U11> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <MCPU>.
    Related source file is "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\MCPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MCPU> synthesized.

Synthesizing Unit <MIO_BUS>.
    Related source file is "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\MIO_BUS.v".
WARNING:Xst:647 - Input <SW<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_bus<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_bus<27:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <led_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  20 Multiplexer(s).
Unit <MIO_BUS> synthesized.

Synthesizing Unit <PS2>.
    Related source file is "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\PS2.v".
    Found 4-bit register for signal <cnt>.
    Found 8-bit register for signal <data_in>.
    Found 10-bit register for signal <data>.
    Found 1-bit register for signal <ps2_clk_sign1>.
    Found 1-bit register for signal <ps2_clk_sign2>.
    Found 1-bit register for signal <ps2_clk_sign3>.
    Found 1-bit register for signal <key_break>.
    Found 1-bit register for signal <key_done>.
    Found 1-bit register for signal <key_expand>.
    Found 1-bit register for signal <ps2_clk_sign0>.
    Found 1-bit register for signal <negedge_ps2_clk_shift>.
    Found 4-bit adder for signal <cnt[3]_GND_12_o_add_1_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PS2> synthesized.

Synthesizing Unit <VGA_ctrl>.
    Related source file is "C:\Users\jiang\Desktop\Final\Flappy_Bird\code\VGA_ctrl.v".
WARNING:Xst:647 - Input <color<31:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <cnt_y>.
    Found 9-bit register for signal <pos>.
    Found 2-bit register for signal <run>.
    Found 4-bit register for signal <cur>.
    Found 32-bit register for signal <score>.
    Found 10-bit register for signal <cnt_x>.
    Found finite state machine <FSM_0> for signal <run>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 11                                             |
    | Power Up State     | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <n0132> created at line 108.
    Found 10-bit adder for signal <cnt_x[9]_GND_17_o_add_2_OUT> created at line 62.
    Found 10-bit adder for signal <cnt_y[9]_GND_17_o_add_9_OUT> created at line 69.
    Found 32-bit adder for signal <score[31]_GND_17_o_add_18_OUT> created at line 91.
    Found 9-bit adder for signal <pos[8]_GND_17_o_add_20_OUT> created at line 93.
    Found 9-bit adder for signal <pos[8]_GND_17_o_add_50_OUT> created at line 108.
    Found 9-bit adder for signal <PWR_17_o_pos[8]_add_52_OUT> created at line 108.
    Found 10-bit subtractor for signal <x_ptr> created at line 31.
    Found 10-bit subtractor for signal <y_ptr> created at line 32.
    Found 9-bit comparator equal for signal <addrb[8]_pos[8]_equal_16_o> created at line 85
    Found 10-bit comparator lessequal for signal <cnt_x[9]_GND_17_o_LessThan_43_o> created at line 102
    Found 10-bit comparator lessequal for signal <cnt_y[9]_GND_17_o_LessThan_44_o> created at line 103
    Found 10-bit comparator greater for signal <x_ptr[9]_PWR_17_o_LessThan_45_o> created at line 104
    Found 10-bit comparator greater for signal <y_ptr[9]_GND_17_o_LessThan_47_o> created at line 104
    Found 2-bit comparator equal for signal <x_ptr[6]_mod[1]_equal_56_o> created at line 110
    Found 4-bit comparator lessequal for signal <n0057> created at line 110
    Found 4-bit comparator lessequal for signal <n0059> created at line 110
    Found 4-bit comparator equal for signal <y_ptr[8]_cur[3]_equal_60_o> created at line 111
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <VGA_ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 17
 1-bit register                                        : 8
 10-bit register                                       : 3
 32-bit register                                       : 2
 4-bit register                                        : 2
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 9
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 2-bit comparator equal                                : 1
 4-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 2
 9-bit comparator equal                                : 1
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 2-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <code/SAnti_jitter.ngc>.
Reading core <code/SEnter_2_32.ngc>.
Reading core <code/SSeg7_Dev.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <code/Counter_x.ngc>.
Reading core <code/Multi_8CH32.ngc>.
Reading core <code/SPIO.ngc>.
Reading core <code/M_datapath.ngc>.
Reading core <code/ctrl.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <Counter_x> for timing and area information for instance <U10>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <M_datapath> for timing and area information for instance <U1_2>.
Loading core <ctrl> for timing and area information for instance <U11>.

Synthesizing (advanced) Unit <PS2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <PS2> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_ctrl>.
The following registers are absorbed into counter <cnt_x>: 1 register on signal <cnt_x>.
The following registers are absorbed into counter <score>: 1 register on signal <score>.
The following registers are absorbed into counter <cnt_y>: 1 register on signal <cnt_y>.
The following registers are absorbed into counter <pos>: 1 register on signal <pos>.
Unit <VGA_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 6
 10-bit up counter                                     : 2
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Comparators                                          : 9
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 2-bit comparator equal                                : 1
 4-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 2
 9-bit comparator equal                                : 1
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 13
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 2-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U11/FSM_0> on signal <run[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 00    | 01
 01    | 11
-------------------

Optimizing unit <Top> ...

Optimizing unit <PS2> ...

Optimizing unit <MIO_BUS> ...

Optimizing unit <VGA_ctrl> ...
WARNING:Xst:2677 - Node <ps2/key_done> of sequential type is unconnected in block <Top>.
WARNING:Xst:1293 - FF/Latch <U11/score_9> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_10> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_11> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_12> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_13> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_14> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_15> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_16> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_17> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_18> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_19> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_20> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_21> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_22> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_23> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_24> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_25> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_26> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_27> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_28> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_29> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_30> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U11/score_31> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U11/pos_0> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U11/score_0> 
INFO:Xst:2261 - The FF/Latch <U11/score_1> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U11/pos_1> 
INFO:Xst:2261 - The FF/Latch <U11/score_2> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U11/pos_2> 
INFO:Xst:2261 - The FF/Latch <U11/score_3> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U11/pos_3> 
INFO:Xst:2261 - The FF/Latch <U11/score_4> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U11/pos_4> 
INFO:Xst:2261 - The FF/Latch <U11/score_5> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U11/pos_5> 
INFO:Xst:2261 - The FF/Latch <U11/score_6> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U11/pos_6> 
INFO:Xst:2261 - The FF/Latch <U11/score_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U11/pos_7> 
INFO:Xst:3203 - The FF/Latch <U11/score_8> in Unit <Top> is the opposite to the following FF/Latch, which will be removed : <U11/pos_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <IR/Q_20> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_20_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_21> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_21_1> <IR/Q_21_2> <IR/Q_21_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_16> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_16_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_22> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_22_1> <IR/Q_22_2> <IR/Q_22_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_17> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_17_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_25> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_25_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_20> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_20_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_21> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_21_1> <IR/Q_21_2> <IR/Q_21_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_16> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_16_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_22> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_22_1> <IR/Q_22_2> <IR/Q_22_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_17> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_17_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_25> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_25_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3981
#      AND2                        : 11
#      AND3                        : 88
#      AND4                        : 72
#      GND                         : 5
#      INV                         : 94
#      LUT1                        : 124
#      LUT2                        : 46
#      LUT3                        : 1205
#      LUT4                        : 265
#      LUT5                        : 378
#      LUT6                        : 1112
#      MUXCY                       : 211
#      MUXF7                       : 54
#      OR2                         : 57
#      OR3                         : 24
#      OR4                         : 32
#      VCC                         : 6
#      XOR2                        : 1
#      XORCY                       : 196
# FlipFlops/Latches                : 1711
#      FD                          : 255
#      FDC                         : 114
#      FDCE                        : 1084
#      FDCE_1                      : 15
#      FDE                         : 154
#      FDE_1                       : 14
#      FDP                         : 6
#      FDPE                        : 1
#      FDPE_1                      : 3
#      FDR                         : 14
#      FDRE                        : 48
#      FDSE                        : 3
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 54
#      IBUF                        : 23
#      OBUF                        : 31

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1711  out of  202800     0%  
 Number of Slice LUTs:                 3224  out of  101400     3%  
    Number used as Logic:              3224  out of  101400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4455
   Number with an unused Flip Flop:    2744  out of   4455    61%  
   Number with an unused LUT:          1231  out of   4455    27%  
   Number of fully used LUT-FF pairs:   480  out of   4455    10%  
   Number of unique control sets:        43

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of    400    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk_100mhz                         | BUFGP                       | 291   |
U8/clkdiv_1                        | BUFG                        | 35    |
U9/clk1                            | BUFG                        | 41    |
M4/push(M4/push1:O)                | NONE(*)(M4/state_0)         | 3     |
IO_clk(IO_clk1:O)                  | BUFG(*)(U10/counter0_Lock_0)| 141   |
U8/clkdiv_8                        | BUFG                        | 35    |
Clk_CPU(U8/Mmux_Clk_CPU11:O)       | BUFG(*)(U1/U1_2/PC/Q_31)    | 1166  |
-----------------------------------+-----------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                              | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.900ns (Maximum Frequency: 101.015MHz)
   Minimum input arrival time before clock: 2.542ns
   Maximum output required time after clock: 4.593ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 6.694ns (frequency: 149.388MHz)
  Total number of paths / destination ports: 12651 / 411
-------------------------------------------------------------------------
Delay:               6.694ns (Levels of Logic = 12)
  Source:            ps2/data_9 (FF)
  Destination:       U6/M2/buffer_43 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: ps2/data_9 to U6/M2/buffer_43
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.282   0.725  ps2/data_9 (ps2/data_9)
     LUT5:I0->O            1   0.053   0.635  U4/Mmux_Cpu_data4bus322 (U4/Mmux_Cpu_data4bus321)
     LUT4:I0->O            3   0.053   0.649  U4/Mmux_Cpu_data4bus323 (Data_in<9>)
     begin scope: 'U5:data6<9>'
     LUT6:I2->O            1   0.053   0.000  MUX1_DispData/Mmux_o_331 (MUX1_DispData/Mmux_o_331)
     MUXF7:I1->O          13   0.217   0.479  MUX1_DispData/Mmux_o_2_f7_30 (Disp_num<9>)
     end scope: 'U5:Disp_num<9>'
     begin scope: 'U6:Hexs<9>'
     INV:I->O              8   0.067   0.771  SM1/HTS5/MSEG/XLXI_3 (SM1/HTS5/MSEG/XLXN_62)
     AND3:I1->O            1   0.053   0.739  SM1/HTS5/MSEG/XLXI_35 (SM1/HTS5/MSEG/XLXN_172)
     OR3:I0->O             1   0.053   0.725  SM1/HTS5/MSEG/XLXI_36 (SM1/HTS5/MSEG/XLXN_212)
     OR2:I1->O             1   0.053   0.485  SM1/HTS5/MSEG/XLXI_51 (XLXN_390<43>)
     LUT6:I4->O            1   0.053   0.485  M2/mux10111 (M2/state[1]_GND_3_o_wide_mux_15_OUT<43>)
     LUT3:I1->O            1   0.053   0.000  M2/buffer_43_rstpot (M2/buffer_43_rstpot)
     FD:D                      0.011          M2/buffer_43
    ----------------------------------------
    Total                      6.694ns (1.001ns logic, 5.693ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_1'
  Clock period: 5.155ns (frequency: 193.986MHz)
  Total number of paths / destination ports: 2522 / 73
-------------------------------------------------------------------------
Delay:               5.155ns (Levels of Logic = 6)
  Source:            U11/cnt_x_6 (FF)
  Destination:       U11/pos_0 (FF)
  Source Clock:      U8/clkdiv_1 rising
  Destination Clock: U8/clkdiv_1 rising

  Data Path: U11/cnt_x_6 to U11/pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.282   0.791  U11/cnt_x_6 (U11/cnt_x_6)
     LUT5:I0->O            1   0.053   0.739  U11/valid_x_ptr[6]_AND_41_o1 (U11/valid_x_ptr[6]_AND_41_o1)
     LUT6:I0->O            1   0.053   0.739  U11/valid_x_ptr[6]_AND_41_o3 (U11/valid_x_ptr[6]_AND_41_o3)
     LUT6:I0->O           22   0.053   0.738  U11/valid_x_ptr[6]_AND_41_o4 (U11/valid_x_ptr[6]_AND_41_o)
     LUT6:I3->O            4   0.053   0.759  U11/addrb[8]_pos[8]_equal_16_o9 (U11/addrb[8]_pos[8]_equal_16_o)
     LUT6:I0->O            9   0.053   0.778  U11/Mcount_pos_val11 (U11/Mcount_pos_val1)
     LUT6:I1->O            1   0.053   0.000  U11/pos_0_rstpot1 (U11/pos_0_rstpot1)
     FD:D                      0.011          U11/pos_0
    ----------------------------------------
    Total                      5.155ns (0.611ns logic, 4.544ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.576ns (frequency: 388.199MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.576ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.739  counter_8 (counter<8>)
     LUT5:I0->O            1   0.053   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.015   0.445  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.067   0.439  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.200          Key_x_0
    ----------------------------------------
    Total                      2.576ns (0.953ns logic, 1.623ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.277ns (frequency: 783.085MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.277ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.282   0.518  state_0 (state<0>)
     INV:I->O              1   0.067   0.399  Result<0>1_INV_0 (Result<0>)
     FDE:D                     0.011          state_0
    ----------------------------------------
    Total                      1.277ns (0.360ns logic, 0.917ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IO_clk'
  Clock period: 3.419ns (frequency: 292.478MHz)
  Total number of paths / destination ports: 351 / 80
-------------------------------------------------------------------------
Delay:               1.710ns (Levels of Logic = 2)
  Source:            U7/counter_set_1 (FF)
  Destination:       U10/counter0_Lock_0 (FF)
  Source Clock:      IO_clk falling
  Destination Clock: IO_clk rising

  Data Path: U7/counter_set_1 to U10/counter0_Lock_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.289   0.616  counter_set_1 (counter_set<1>)
     end scope: 'U7:counter_set<1>'
     begin scope: 'U10:counter_ch<1>'
     LUT3:I0->O           32   0.053   0.552  _n0094<1>11 (_n0094<1>1)
     FDCE:CE                   0.200          counter0_Lock_0
    ----------------------------------------
    Total                      1.710ns (0.542ns logic, 1.168ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_8'
  Clock period: 2.315ns (frequency: 431.966MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               2.315ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_8 rising
  Destination Clock: U8/clkdiv_8 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.282   0.427  counter0_0 (counter_out<0>)
     LUT1:I0->O            1   0.053   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>_rt (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.291   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<1> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<2> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<3> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<4> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<5> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<6> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<7> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<8> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<9> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<10> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<11> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<12> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<13> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<14> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<15> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<16> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<17> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<18> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<19> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<20> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<21> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<22> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<23> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<24> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<25> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<26> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<27> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<28> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<29> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<30> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<31> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.320   0.413  Msub_counter0[32]_GND_1_o_sub_26_OUT_xor<32> (counter0[32]_GND_1_o_sub_26_OUT<32>)
     LUT6:I5->O            1   0.053   0.000  Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT261 (counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                     0.011          counter0_32
    ----------------------------------------
    Total                      2.315ns (1.475ns logic, 0.840ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 9.900ns (frequency: 101.015MHz)
  Total number of paths / destination ports: 3713340 / 2233
-------------------------------------------------------------------------
Delay:               9.900ns (Levels of Logic = 41)
  Source:            U1/U1_2/U2/register_31_224 (FF)
  Destination:       U1/U1_2/PC/Q_31 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U1/U1_2/U2/register_31_224 to U1/U1_2/PC/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.282   0.753  U2/register_31_224 (U2/register_31<224>)
     LUT6:I0->O            1   0.053   0.635  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81)
     LUT6:I2->O            1   0.053   0.485  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3)
     LUT6:I4->O            4   0.053   0.505  MUX4/Mmux_o11 (XLXN_746<0>)
     LUT3:I1->O            1   0.053   0.000  U1/ADC_32/Madd_S_Madd_lut<0> (U1/ADC_32/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  U1/ADC_32/Madd_S_Madd_cy<0> (U1/ADC_32/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<1> (U1/ADC_32/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<2> (U1/ADC_32/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<3> (U1/ADC_32/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<4> (U1/ADC_32/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<5> (U1/ADC_32/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<6> (U1/ADC_32/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<7> (U1/ADC_32/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<8> (U1/ADC_32/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<9> (U1/ADC_32/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<10> (U1/ADC_32/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<11> (U1/ADC_32/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<12> (U1/ADC_32/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<13> (U1/ADC_32/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<14> (U1/ADC_32/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<15> (U1/ADC_32/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<16> (U1/ADC_32/Madd_S_Madd_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<17> (U1/ADC_32/Madd_S_Madd_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<18> (U1/ADC_32/Madd_S_Madd_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<19> (U1/ADC_32/Madd_S_Madd_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<20> (U1/ADC_32/Madd_S_Madd_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<21> (U1/ADC_32/Madd_S_Madd_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<22> (U1/ADC_32/Madd_S_Madd_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<23> (U1/ADC_32/Madd_S_Madd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<24> (U1/ADC_32/Madd_S_Madd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<25> (U1/ADC_32/Madd_S_Madd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<26> (U1/ADC_32/Madd_S_Madd_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<27> (U1/ADC_32/Madd_S_Madd_cy<27>)
     XORCY:CI->O           2   0.320   0.641  U1/ADC_32/Madd_S_Madd_xor<28> (U1/S<28>)
     LUT6:I2->O            1   0.053   0.413  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>4 (U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>3)
     LUT6:I5->O            1   0.053   0.413  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>2_SW0_SW0_SW0 (N70)
     LUT6:I5->O            1   0.053   0.739  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>8 (zero)
     XOR2:I0->O            1   0.053   0.399  XLXI_4 (XLXN_911)
     INV:I->O              1   0.067   0.739  XLXI_7 (XLXN_887)
     AND2:I0->O            1   0.053   0.739  XLXI_5 (XLXN_905)
     OR2:I0->O             1   0.053   0.739  XLXI_11 (XLXN_910)
     AND2:I0->O           32   0.053   0.552  XLXI_6 (XLXN_929)
     FDCE:CE                   0.200          PC/Q_0
    ----------------------------------------
    Total                      9.900ns (2.148ns logic, 7.752ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1204 / 109
-------------------------------------------------------------------------
Offset:              2.498ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.753  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.053   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.015   0.554  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.067   0.505  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.200          SW_OK_0
    ----------------------------------------
    Total                      2.498ns (0.686ns logic, 1.812ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.668  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.053   0.811  out1 (n0016)
     LUT6:I0->O            3   0.053   0.427  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.053   0.413  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.053   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                     0.011          Key_x_4
    ----------------------------------------
    Total                      2.542ns (0.223ns logic, 2.319ns route)
                                       (8.8% logic, 91.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.779ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.282   0.497  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.779ns (0.282ns logic, 0.497ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_1'
  Total number of paths / destination ports: 5162 / 14
-------------------------------------------------------------------------
Offset:              4.593ns (Levels of Logic = 7)
  Source:            U11/cnt_y_2 (FF)
  Destination:       Red<3> (PAD)
  Source Clock:      U8/clkdiv_1 rising

  Data Path: U11/cnt_y_2 to Red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.282   0.752  U11/cnt_y_2 (U11/cnt_y_2)
     LUT5:I0->O            3   0.053   0.499  U11/Msub_y_ptr_xor<4>111 (U11/Msub_y_ptr_xor<4>11)
     LUT5:I3->O            8   0.053   0.648  U11/Msub_y_ptr_xor<7>11 (U11/y_ptr<7>)
     LUT4:I1->O            2   0.053   0.608  U11/in411 (U11/in41)
     LUT6:I3->O            1   0.053   0.413  U11/in7 (U11/in8)
     LUT6:I5->O           12   0.053   0.674  U11/in8 (U11/in9)
     LUT6:I3->O            1   0.053   0.399  U11/Mmux_red11 (Red_0_OBUF)
     OBUF:I->O                 0.000          Red_0_OBUF (Red<0>)
    ----------------------------------------
    Total                      4.593ns (0.600ns logic, 3.993ns route)
                                       (13.1% logic, 86.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.740ns (Levels of Logic = 2)
  Source:            U6/M2/s_clk (FF)
  Destination:       seg_clk (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U6/M2/s_clk to seg_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.282   0.458  M2/s_clk (seg_clk)
     end scope: 'U6:seg_clk'
     OBUF:I->O                 0.000          seg_clk_OBUF (seg_clk)
    ----------------------------------------
    Total                      0.740ns (0.282ns logic, 0.458ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IO_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.701ns (Levels of Logic = 2)
  Source:            U7/P2S_led/s_clk (FF)
  Destination:       led_clk (PAD)
  Source Clock:      IO_clk rising

  Data Path: U7/P2S_led/s_clk to led_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.419  P2S_led/s_clk (led_clk)
     end scope: 'U7:led_clk'
     OBUF:I->O                 0.000          led_clk_OBUF (led_clk)
    ----------------------------------------
    Total                      0.701ns (0.282ns logic, 0.419ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    9.900|         |         |         |
U8/clkdiv_8    |    2.149|         |         |         |
U9/clk1        |    1.927|         |         |         |
clk_100mhz     |    1.759|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IO_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    4.206|         |    4.076|         |
IO_clk         |    2.243|    1.710|         |         |
U8/clkdiv_8    |    1.478|         |         |         |
clk_100mhz     |    2.059|         |    1.792|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.277|         |         |         |
U9/clk1        |    1.008|         |         |         |
clk_100mhz     |    1.603|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/clkdiv_1    |    5.155|         |         |         |
clk_100mhz     |    2.690|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IO_clk         |    2.291|         |         |         |
U8/clkdiv_8    |    2.315|         |         |         |
clk_100mhz     |    1.949|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.576|         |         |         |
clk_100mhz     |    1.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    9.143|         |         |         |
IO_clk         |    4.995|         |         |         |
M4/push        |    2.339|         |         |         |
U8/clkdiv_1    |    8.395|         |         |         |
U8/clkdiv_8    |    7.084|         |         |         |
U9/clk1        |    6.862|         |         |         |
clk_100mhz     |    6.694|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.15 secs
 
--> 

Total memory usage is 4673736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :   32 (   0 filtered)

