#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5646b14b5a90 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
v0x5646b14d8310_0 .net "alucontrol", 2 0, v0x5646b14b60a0_0;  1 drivers
v0x5646b14d83f0_0 .net "alusrca", 0 0, L_0x5646b14d94c0;  1 drivers
v0x5646b14d8500_0 .net "alusrcb", 1 0, L_0x5646b14d9980;  1 drivers
v0x5646b14d85f0_0 .var "clk", 0 0;
v0x5646b14d86e0_0 .var "funct", 5 0;
v0x5646b14d8820_0 .net "iord", 0 0, L_0x5646b14d9640;  1 drivers
v0x5646b14d8910_0 .net "irwrite", 0 0, L_0x5646b14d9380;  1 drivers
v0x5646b14d8a00_0 .net "memtoreg", 0 0, L_0x5646b14d96e0;  1 drivers
v0x5646b14d8af0_0 .net "memwrite", 0 0, L_0x5646b14d9290;  1 drivers
v0x5646b14d8b90_0 .var "opcode", 5 0;
v0x5646b14d8ca0_0 .net "pcen", 0 0, L_0x5646b1497da0;  1 drivers
v0x5646b14d8d40_0 .net "pcsrc", 1 0, L_0x5646b14d9a80;  1 drivers
v0x5646b14d8e30_0 .net "regdst", 0 0, L_0x5646b14d98e0;  1 drivers
v0x5646b14d8f20_0 .net "regwrite", 0 0, L_0x5646b14d9420;  1 drivers
v0x5646b14d9010_0 .var "reset", 0 0;
v0x5646b14d9100_0 .var "zero", 0 0;
S_0x5646b14b5c10 .scope module, "cont" "controller" 2 16, 3 29 0, S_0x5646b14b5a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 3 "alucontrol"
L_0x5646b1497c90 .functor AND 1, v0x5646b14d9100_0, L_0x5646b14d9560, C4<1>, C4<1>;
L_0x5646b1497da0 .functor OR 1, L_0x5646b1497c90, L_0x5646b14d91a0, C4<0>, C4<0>;
v0x5646b14d7260_0 .net *"_s0", 0 0, L_0x5646b1497c90;  1 drivers
v0x5646b14d7360_0 .net "alucontrol", 2 0, v0x5646b14b60a0_0;  alias, 1 drivers
v0x5646b14d7420_0 .net "aluop", 1 0, L_0x5646b14d9b20;  1 drivers
v0x5646b14d74f0_0 .net "alusrca", 0 0, L_0x5646b14d94c0;  alias, 1 drivers
v0x5646b14d7590_0 .net "alusrcb", 1 0, L_0x5646b14d9980;  alias, 1 drivers
v0x5646b14d7680_0 .net "branch", 0 0, L_0x5646b14d9560;  1 drivers
v0x5646b14d7750_0 .net "clk", 0 0, v0x5646b14d85f0_0;  1 drivers
v0x5646b14d7820_0 .net "funct", 5 0, v0x5646b14d86e0_0;  1 drivers
v0x5646b14d78f0_0 .net "iord", 0 0, L_0x5646b14d9640;  alias, 1 drivers
v0x5646b14d79c0_0 .net "irwrite", 0 0, L_0x5646b14d9380;  alias, 1 drivers
v0x5646b14d7a90_0 .net "memtoreg", 0 0, L_0x5646b14d96e0;  alias, 1 drivers
v0x5646b14d7b60_0 .net "memwrite", 0 0, L_0x5646b14d9290;  alias, 1 drivers
v0x5646b14d7c30_0 .net "op", 5 0, v0x5646b14d8b90_0;  1 drivers
v0x5646b14d7d00_0 .net "pcen", 0 0, L_0x5646b1497da0;  alias, 1 drivers
v0x5646b14d7da0_0 .net "pcsrc", 1 0, L_0x5646b14d9a80;  alias, 1 drivers
v0x5646b14d7e70_0 .net "pcwrite", 0 0, L_0x5646b14d91a0;  1 drivers
v0x5646b14d7f40_0 .net "regdst", 0 0, L_0x5646b14d98e0;  alias, 1 drivers
v0x5646b14d8010_0 .net "regwrite", 0 0, L_0x5646b14d9420;  alias, 1 drivers
v0x5646b14d80e0_0 .net "reset", 0 0, v0x5646b14d9010_0;  1 drivers
v0x5646b14d81b0_0 .net "zero", 0 0, v0x5646b14d9100_0;  1 drivers
S_0x5646b14b5f20 .scope module, "ad" "aludec" 3 45, 3 155 0, S_0x5646b14b5c10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x5646b14b60a0_0 .var "alucontrol", 2 0;
v0x5646b14d4ea0_0 .net "aluop", 1 0, L_0x5646b14d9b20;  alias, 1 drivers
v0x5646b14d4f80_0 .net "funct", 5 0, v0x5646b14d86e0_0;  alias, 1 drivers
E_0x5646b14924c0 .event edge, v0x5646b14d4ea0_0, v0x5646b14d4f80_0;
S_0x5646b14d50c0 .scope module, "md" "maindec" 3 41, 3 55 0, S_0x5646b14b5c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 2 "aluop"
P_0x5646b14d5290 .param/l "ADDI" 0 3 81, C4<001000>;
P_0x5646b14d52d0 .param/l "ADDIEX" 0 3 73, C4<1001>;
P_0x5646b14d5310 .param/l "ADDIWB" 0 3 74, C4<1010>;
P_0x5646b14d5350 .param/l "BEQ" 0 3 80, C4<000100>;
P_0x5646b14d5390 .param/l "BEQEX" 0 3 72, C4<1000>;
P_0x5646b14d53d0 .param/l "DECODE" 0 3 65, C4<0001>;
P_0x5646b14d5410 .param/l "FETCH" 0 3 64, C4<0000>;
P_0x5646b14d5450 .param/l "J" 0 3 82, C4<000010>;
P_0x5646b14d5490 .param/l "JEX" 0 3 75, C4<1011>;
P_0x5646b14d54d0 .param/l "LW" 0 3 77, C4<100011>;
P_0x5646b14d5510 .param/l "MEMADR" 0 3 66, C4<0010>;
P_0x5646b14d5550 .param/l "MEMRD" 0 3 67, C4<0011>;
P_0x5646b14d5590 .param/l "MEMWB" 0 3 68, C4<0100>;
P_0x5646b14d55d0 .param/l "MEMWR" 0 3 69, C4<0101>;
P_0x5646b14d5610 .param/l "RTYPE" 0 3 79, C4<000000>;
P_0x5646b14d5650 .param/l "RTYPEEX" 0 3 70, C4<0110>;
P_0x5646b14d5690 .param/l "RTYPEWB" 0 3 71, C4<0111>;
P_0x5646b14d56d0 .param/l "SW" 0 3 78, C4<101011>;
v0x5646b14d60d0_0 .net *"_s14", 14 0, v0x5646b14d6620_0;  1 drivers
v0x5646b14d61d0_0 .net "aluop", 1 0, L_0x5646b14d9b20;  alias, 1 drivers
v0x5646b14d62c0_0 .net "alusrca", 0 0, L_0x5646b14d94c0;  alias, 1 drivers
v0x5646b14d6390_0 .net "alusrcb", 1 0, L_0x5646b14d9980;  alias, 1 drivers
v0x5646b14d6450_0 .net "branch", 0 0, L_0x5646b14d9560;  alias, 1 drivers
v0x5646b14d6560_0 .net "clk", 0 0, v0x5646b14d85f0_0;  alias, 1 drivers
v0x5646b14d6620_0 .var "controls", 14 0;
v0x5646b14d6700_0 .net "iord", 0 0, L_0x5646b14d9640;  alias, 1 drivers
v0x5646b14d67c0_0 .net "irwrite", 0 0, L_0x5646b14d9380;  alias, 1 drivers
v0x5646b14d6880_0 .net "memtoreg", 0 0, L_0x5646b14d96e0;  alias, 1 drivers
v0x5646b14d6940_0 .net "memwrite", 0 0, L_0x5646b14d9290;  alias, 1 drivers
v0x5646b14d6a00_0 .var "nextstate", 3 0;
v0x5646b14d6ae0_0 .net "op", 5 0, v0x5646b14d8b90_0;  alias, 1 drivers
v0x5646b14d6bc0_0 .net "pcsrc", 1 0, L_0x5646b14d9a80;  alias, 1 drivers
v0x5646b14d6ca0_0 .net "pcwrite", 0 0, L_0x5646b14d91a0;  alias, 1 drivers
v0x5646b14d6d60_0 .net "regdst", 0 0, L_0x5646b14d98e0;  alias, 1 drivers
v0x5646b14d6e20_0 .net "regwrite", 0 0, L_0x5646b14d9420;  alias, 1 drivers
v0x5646b14d6ee0_0 .net "reset", 0 0, v0x5646b14d9010_0;  alias, 1 drivers
v0x5646b14d6fa0_0 .var "state", 3 0;
E_0x5646b1491460 .event edge, v0x5646b14d6fa0_0;
E_0x5646b1491c60 .event edge, v0x5646b14d6fa0_0, v0x5646b14d6ae0_0;
E_0x5646b14a1630 .event posedge, v0x5646b14d6ee0_0, v0x5646b14d6560_0;
L_0x5646b14d91a0 .part v0x5646b14d6620_0, 14, 1;
L_0x5646b14d9290 .part v0x5646b14d6620_0, 13, 1;
L_0x5646b14d9380 .part v0x5646b14d6620_0, 12, 1;
L_0x5646b14d9420 .part v0x5646b14d6620_0, 11, 1;
L_0x5646b14d94c0 .part v0x5646b14d6620_0, 10, 1;
L_0x5646b14d9560 .part v0x5646b14d6620_0, 9, 1;
L_0x5646b14d9640 .part v0x5646b14d6620_0, 8, 1;
L_0x5646b14d96e0 .part v0x5646b14d6620_0, 7, 1;
L_0x5646b14d98e0 .part v0x5646b14d6620_0, 6, 1;
L_0x5646b14d9980 .part v0x5646b14d6620_0, 4, 2;
L_0x5646b14d9a80 .part v0x5646b14d6620_0, 2, 2;
L_0x5646b14d9b20 .part v0x5646b14d6620_0, 0, 2;
    .scope S_0x5646b14d50c0;
T_0 ;
    %wait E_0x5646b14a1630;
    %load/vec4 v0x5646b14d6ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5646b14d6fa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5646b14d6a00_0;
    %assign/vec4 v0x5646b14d6fa0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5646b14d50c0;
T_1 ;
    %wait E_0x5646b1491c60;
    %load/vec4 v0x5646b14d6fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v0x5646b14d6ae0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v0x5646b14d6ae0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5646b14d6a00_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5646b14d50c0;
T_2 ;
    %wait E_0x5646b1491460;
    %load/vec4 v0x5646b14d6fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2048, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0x5646b14d6620_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5646b14b5f20;
T_3 ;
    %wait E_0x5646b14924c0;
    %load/vec4 v0x5646b14d4ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %load/vec4 v0x5646b14d4f80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x5646b14b60a0_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5646b14b60a0_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5646b14b60a0_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5646b14b60a0_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5646b14b60a0_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5646b14b60a0_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5646b14b60a0_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5646b14b60a0_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5646b14b5a90;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5646b14d9010_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5646b14d9010_0, 0;
    %end;
    .thread T_4;
    .scope S_0x5646b14b5a90;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5646b14d85f0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5646b14d85f0_0, 0;
    %delay 5, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5646b14b5a90;
T_6 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5646b14d8b90_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x5646b14d86e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646b14d9100_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5646b14b5a90;
T_7 ;
    %vpi_call 2 48 "$dumpfile", "lab08.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "multitest.v";
    "mipsmulti.v";
