Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sun Aug 26 21:05:57 2018
| Host             : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command          : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
| Design           : top_module
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.226 |
| Dynamic (W)              | 0.152 |
| Device Static (W)        | 0.074 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 83.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |      838 |       --- |             --- |
|   LUT as Logic |    <0.001 |      451 |     20800 |            2.17 |
|   Register     |    <0.001 |      140 |     41600 |            0.34 |
|   CARRY4       |    <0.001 |       64 |      8150 |            0.79 |
|   F7/F8 Muxes  |    <0.001 |        8 |     32600 |            0.02 |
|   Others       |     0.000 |       28 |       --- |             --- |
|   BUFG         |     0.000 |        1 |        32 |            3.13 |
| Signals        |    <0.001 |      535 |       --- |             --- |
| Block RAM      |     0.005 |      1.5 |        50 |            3.00 |
| MMCM           |     0.116 |        1 |         5 |           20.00 |
| I/O            |     0.028 |       35 |       106 |           33.02 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.226 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.018 |       0.009 |      0.010 |
| Vccaux    |       1.800 |     0.078 |       0.065 |      0.013 |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------+-----------------+
| Clock              | Domain                          | Constraint (ns) |
+--------------------+---------------------------------+-----------------+
| clk_out1_clk_wiz_0 | ipclock/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | ipclock/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | clk                             |            10.0 |
| sys_clk_pin        | clk_IBUF_BUFG                   |            10.0 |
+--------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top_module                                   |     0.152 |
|   c33                                        |    <0.001 |
|   count_eenheden                             |    <0.001 |
|   db_down                                    |    <0.001 |
|   db_reset                                   |    <0.001 |
|   db_start                                   |    <0.001 |
|   db_up                                      |    <0.001 |
|   ipclock                                    |     0.116 |
|     inst                                     |     0.116 |
|   mem_ball                                   |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|   mux                                        |    <0.001 |
|   rr                                         |    <0.001 |
|   sp1                                        |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|   sp2                                        |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|   tens                                       |    <0.001 |
|   vga                                        |    <0.001 |
+----------------------------------------------+-----------+


