
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  00000b7a  00000c0e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000b7a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000095  0080010a  0080010a  00000c18  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000c18  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000c48  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000260  00000000  00000000  00000c84  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001f58  00000000  00000000  00000ee4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000122e  00000000  00000000  00002e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000013ea  00000000  00000000  0000406a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004e4  00000000  00000000  00005454  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a54  00000000  00000000  00005938  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f6a  00000000  00000000  0000638c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a0  00000000  00000000  000072f6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
   4:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__vector_1>
   8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
   c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  24:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  28:	0c 94 3f 05 	jmp	0xa7e	; 0xa7e <__vector_10>
  2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  30:	0c 94 1f 03 	jmp	0x63e	; 0x63e <__vector_12>
  34:	0c 94 b2 03 	jmp	0x764	; 0x764 <__vector_13>
  38:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  3c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__vector_15>
  40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
  50:	11 24       	eor	r1, r1
  52:	1f be       	out	0x3f, r1	; 63
  54:	cf ef       	ldi	r28, 0xFF	; 255
  56:	d2 e0       	ldi	r29, 0x02	; 2
  58:	de bf       	out	0x3e, r29	; 62
  5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
  5c:	11 e0       	ldi	r17, 0x01	; 1
  5e:	a0 e0       	ldi	r26, 0x00	; 0
  60:	b1 e0       	ldi	r27, 0x01	; 1
  62:	ea e7       	ldi	r30, 0x7A	; 122
  64:	fb e0       	ldi	r31, 0x0B	; 11
  66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
  68:	05 90       	lpm	r0, Z+
  6a:	0d 92       	st	X+, r0
  6c:	aa 30       	cpi	r26, 0x0A	; 10
  6e:	b1 07       	cpc	r27, r17
  70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
  72:	21 e0       	ldi	r18, 0x01	; 1
  74:	aa e0       	ldi	r26, 0x0A	; 10
  76:	b1 e0       	ldi	r27, 0x01	; 1
  78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
  7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
  7c:	af 39       	cpi	r26, 0x9F	; 159
  7e:	b2 07       	cpc	r27, r18
  80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
  82:	0e 94 61 02 	call	0x4c2	; 0x4c2 <main>
  86:	0c 94 bb 05 	jmp	0xb76	; 0xb76 <_exit>

0000008a <__bad_interrupt>:
  8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
  8e:	ec e7       	ldi	r30, 0x7C	; 124
  90:	f0 e0       	ldi	r31, 0x00	; 0
  92:	80 81       	ld	r24, Z
  94:	8f 7b       	andi	r24, 0xBF	; 191
  96:	80 83       	st	Z, r24
  98:	a7 e7       	ldi	r26, 0x77	; 119
  9a:	b0 e0       	ldi	r27, 0x00	; 0
  9c:	8c 91       	ld	r24, X
  9e:	8b 7f       	andi	r24, 0xFB	; 251
  a0:	8c 93       	st	X, r24
  a2:	80 81       	ld	r24, Z
  a4:	88 60       	ori	r24, 0x08	; 8
  a6:	80 83       	st	Z, r24
  a8:	80 81       	ld	r24, Z
  aa:	88 7f       	andi	r24, 0xF8	; 248
  ac:	80 83       	st	Z, r24
  ae:	ea e7       	ldi	r30, 0x7A	; 122
  b0:	f0 e0       	ldi	r31, 0x00	; 0
  b2:	80 81       	ld	r24, Z
  b4:	88 68       	ori	r24, 0x88	; 136
  b6:	80 83       	st	Z, r24
  b8:	80 81       	ld	r24, Z
  ba:	88 7f       	andi	r24, 0xF8	; 248
  bc:	80 83       	st	Z, r24
  be:	08 95       	ret

000000c0 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
  c0:	1f 92       	push	r1
  c2:	0f 92       	push	r0
  c4:	0f b6       	in	r0, 0x3f	; 63
  c6:	0f 92       	push	r0
  c8:	11 24       	eor	r1, r1
  ca:	2f 93       	push	r18
  cc:	8f 93       	push	r24
  ce:	9f 93       	push	r25
  d0:	ef 93       	push	r30
  d2:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
  d4:	ea e7       	ldi	r30, 0x7A	; 122
  d6:	f0 e0       	ldi	r31, 0x00	; 0
  d8:	80 81       	ld	r24, Z
  da:	80 61       	ori	r24, 0x10	; 16
  dc:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = 0;
  de:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__data_start+0x1>
  e2:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    Last_ADC_Value |= (ADCH<<8);
  e6:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	98 2f       	mov	r25, r24
  ee:	88 27       	eor	r24, r24
  f0:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
  f4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    Last_ADC_Value |= ADCL;
  f8:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
  fc:	82 2b       	or	r24, r18
  fe:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 102:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
 106:	ff 91       	pop	r31
 108:	ef 91       	pop	r30
 10a:	9f 91       	pop	r25
 10c:	8f 91       	pop	r24
 10e:	2f 91       	pop	r18
 110:	0f 90       	pop	r0
 112:	0f be       	out	0x3f, r0	; 63
 114:	0f 90       	pop	r0
 116:	1f 90       	pop	r1
 118:	18 95       	reti

0000011a <stop_signal>:
        // Enable signal generation
        Signal_Enable = true;

        // Start move timer (this module will send signals for this amount of time)
        // The cb function for this timer is stop_signal()
        Start_Timer(&Move_Timer, SERVO_DRIVE_TIME_MS);
 11a:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <Signal_Enable>
 11e:	08 95       	ret

00000120 <generate_signal>:
 120:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <__data_end>
 124:	88 23       	and	r24, r24
 126:	19 f0       	breq	.+6      	; 0x12e <generate_signal+0xe>
 128:	81 30       	cpi	r24, 0x01	; 1
 12a:	99 f0       	breq	.+38     	; 0x152 <generate_signal+0x32>
 12c:	21 c0       	rjmp	.+66     	; 0x170 <generate_signal+0x50>
 12e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <Requested_Pulse_Width_TenthMS>
 132:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <Current_Pulse_Width_TenthMS>
 136:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <Signal_Enable>
 13a:	81 11       	cpse	r24, r1
 13c:	2a 9a       	sbi	0x05, 2	; 5
 13e:	40 91 03 01 	lds	r20, 0x0103	; 0x800103 <Current_Pulse_Width_TenthMS>
 142:	50 e0       	ldi	r21, 0x00	; 0
 144:	60 e0       	ldi	r22, 0x00	; 0
 146:	70 e0       	ldi	r23, 0x00	; 0
 148:	8c e0       	ldi	r24, 0x0C	; 12
 14a:	91 e0       	ldi	r25, 0x01	; 1
 14c:	0e 94 0c 05 	call	0xa18	; 0xa18 <Start_Short_Timer>
 150:	0f c0       	rjmp	.+30     	; 0x170 <generate_signal+0x50>
 152:	2a 98       	cbi	0x05, 2	; 5
 154:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <Current_Pulse_Width_TenthMS>
 158:	48 ec       	ldi	r20, 0xC8	; 200
 15a:	50 e0       	ldi	r21, 0x00	; 0
 15c:	48 1b       	sub	r20, r24
 15e:	51 09       	sbc	r21, r1
 160:	05 2e       	mov	r0, r21
 162:	00 0c       	add	r0, r0
 164:	66 0b       	sbc	r22, r22
 166:	77 0b       	sbc	r23, r23
 168:	8c e0       	ldi	r24, 0x0C	; 12
 16a:	91 e0       	ldi	r25, 0x01	; 1
 16c:	0e 94 0c 05 	call	0xa18	; 0xa18 <Start_Short_Timer>
 170:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <__data_end>
 174:	81 e0       	ldi	r24, 0x01	; 1
 176:	89 27       	eor	r24, r25
 178:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
 17c:	08 95       	ret

0000017e <Init_Analog_Servo_Driver>:
 17e:	2a 98       	cbi	0x05, 2	; 5
 180:	22 9a       	sbi	0x04, 2	; 4
 182:	6d e8       	ldi	r22, 0x8D	; 141
 184:	70 e0       	ldi	r23, 0x00	; 0
 186:	80 e1       	ldi	r24, 0x10	; 16
 188:	91 e0       	ldi	r25, 0x01	; 1
 18a:	0e 94 46 04 	call	0x88c	; 0x88c <Register_Timer>
 18e:	60 e9       	ldi	r22, 0x90	; 144
 190:	70 e0       	ldi	r23, 0x00	; 0
 192:	8c e0       	ldi	r24, 0x0C	; 12
 194:	91 e0       	ldi	r25, 0x01	; 1
 196:	0e 94 46 04 	call	0x88c	; 0x88c <Register_Timer>
 19a:	8a e0       	ldi	r24, 0x0A	; 10
 19c:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <Requested_Pulse_Width_TenthMS>
 1a0:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <Signal_Enable>
 1a4:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <__data_end>
 1a8:	60 e0       	ldi	r22, 0x00	; 0
 1aa:	70 e0       	ldi	r23, 0x00	; 0
 1ac:	cb 01       	movw	r24, r22
 1ae:	0e 94 90 00 	call	0x120	; 0x120 <generate_signal>
 1b2:	08 95       	ret

000001b4 <Hold_Analog_Servo_Position>:
    Description
        Holds the desired servo position by continuously sending servo commands

****************************************************************************/
void Hold_Analog_Servo_Position(uint8_t requested_position)
{
 1b4:	cf 93       	push	r28
    // Only execute if position is valid
    if (SERVO_STAY != requested_position)
 1b6:	8f 3f       	cpi	r24, 0xFF	; 255
 1b8:	81 f0       	breq	.+32     	; 0x1da <Hold_Analog_Servo_Position+0x26>
 1ba:	c8 2f       	mov	r28, r24
    {
        // Stop the move timer (just in case it's running)
        Stop_Timer(&Move_Timer);
 1bc:	80 e1       	ldi	r24, 0x10	; 16
 1be:	91 e0       	ldi	r25, 0x01	; 1
 1c0:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <Stop_Timer>

****************************************************************************/
static uint8_t get_pulse_width(uint8_t this_position)
{
    // Example: Valid Inputs are 0-10 (11 positions)
    if ((MAX_PULSE_WIDTH_TENTHMS-MIN_PULSE_WIDTH_TENTHMS) < this_position)
 1c4:	cb 30       	cpi	r28, 0x0B	; 11
 1c6:	18 f4       	brcc	.+6      	; 0x1ce <Hold_Analog_Servo_Position+0x1a>
    {
        return MAX_PULSE_WIDTH_TENTHMS;
    }
    else
    {
        return MIN_PULSE_WIDTH_TENTHMS+this_position;
 1c8:	8a e0       	ldi	r24, 0x0A	; 10
 1ca:	8c 0f       	add	r24, r28
 1cc:	01 c0       	rjmp	.+2      	; 0x1d0 <Hold_Analog_Servo_Position+0x1c>
static uint8_t get_pulse_width(uint8_t this_position)
{
    // Example: Valid Inputs are 0-10 (11 positions)
    if ((MAX_PULSE_WIDTH_TENTHMS-MIN_PULSE_WIDTH_TENTHMS) < this_position)
    {
        return MAX_PULSE_WIDTH_TENTHMS;
 1ce:	84 e1       	ldi	r24, 0x14	; 20
    {
        // Stop the move timer (just in case it's running)
        Stop_Timer(&Move_Timer);

        // Set requested pulse width
        Requested_Pulse_Width_TenthMS = get_pulse_width(requested_position);
 1d0:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <Requested_Pulse_Width_TenthMS>

        // Set flag that tells the module to send commands
        Signal_Enable = true;
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <Signal_Enable>
    }
}
 1da:	cf 91       	pop	r28
 1dc:	08 95       	ret

000001de <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
 1de:	0f 93       	push	r16
 1e0:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
 1e2:	00 91 14 01 	lds	r16, 0x0114	; 0x800114 <Pending_Events>
 1e6:	10 91 15 01 	lds	r17, 0x0115	; 0x800115 <Pending_Events+0x1>
 1ea:	20 91 16 01 	lds	r18, 0x0116	; 0x800116 <Pending_Events+0x2>
 1ee:	30 91 17 01 	lds	r19, 0x0117	; 0x800117 <Pending_Events+0x3>
 1f2:	dc 01       	movw	r26, r24
 1f4:	cb 01       	movw	r24, r22
 1f6:	80 2b       	or	r24, r16
 1f8:	91 2b       	or	r25, r17
 1fa:	a2 2b       	or	r26, r18
 1fc:	b3 2b       	or	r27, r19
 1fe:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <Pending_Events>
 202:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <Pending_Events+0x1>
 206:	a0 93 16 01 	sts	0x0116, r26	; 0x800116 <Pending_Events+0x2>
 20a:	b0 93 17 01 	sts	0x0117, r27	; 0x800117 <Pending_Events+0x3>
}
 20e:	1f 91       	pop	r17
 210:	0f 91       	pop	r16
 212:	08 95       	ret

00000214 <Run_Events>:
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 214:	a1 2c       	mov	r10, r1
 216:	b1 2c       	mov	r11, r1
        {
            if (is_event_pending((0x01 << event)))
 218:	01 e0       	ldi	r16, 0x01	; 1
 21a:	10 e0       	ldi	r17, 0x00	; 0
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 21c:	ca 2d       	mov	r28, r10
 21e:	db 2d       	mov	r29, r11
        {
            if (is_event_pending((0x01 << event)))
 220:	b8 01       	movw	r22, r16
 222:	0c 2e       	mov	r0, r28
 224:	02 c0       	rjmp	.+4      	; 0x22a <Run_Events+0x16>
 226:	66 0f       	add	r22, r22
 228:	77 1f       	adc	r23, r23
 22a:	0a 94       	dec	r0
 22c:	e2 f7       	brpl	.-8      	; 0x226 <Run_Events+0x12>
 22e:	07 2e       	mov	r0, r23
 230:	00 0c       	add	r0, r0
 232:	88 0b       	sbc	r24, r24
 234:	99 0b       	sbc	r25, r25

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
 236:	c0 90 14 01 	lds	r12, 0x0114	; 0x800114 <Pending_Events>
 23a:	d0 90 15 01 	lds	r13, 0x0115	; 0x800115 <Pending_Events+0x1>
 23e:	e0 90 16 01 	lds	r14, 0x0116	; 0x800116 <Pending_Events+0x2>
 242:	f0 90 17 01 	lds	r15, 0x0117	; 0x800117 <Pending_Events+0x3>
 246:	2b 01       	movw	r4, r22
 248:	3c 01       	movw	r6, r24
 24a:	4c 20       	and	r4, r12
 24c:	5d 20       	and	r5, r13
 24e:	6e 20       	and	r6, r14
 250:	7f 20       	and	r7, r15
 252:	64 15       	cp	r22, r4
 254:	75 05       	cpc	r23, r5
 256:	86 05       	cpc	r24, r6
 258:	97 05       	cpc	r25, r7
 25a:	a1 f4       	brne	.+40     	; 0x284 <Run_Events+0x70>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
 25c:	2b 01       	movw	r4, r22
 25e:	3c 01       	movw	r6, r24
 260:	40 94       	com	r4
 262:	50 94       	com	r5
 264:	60 94       	com	r6
 266:	70 94       	com	r7
 268:	c4 20       	and	r12, r4
 26a:	d5 20       	and	r13, r5
 26c:	e6 20       	and	r14, r6
 26e:	f7 20       	and	r15, r7
 270:	c0 92 14 01 	sts	0x0114, r12	; 0x800114 <Pending_Events>
 274:	d0 92 15 01 	sts	0x0115, r13	; 0x800115 <Pending_Events+0x1>
 278:	e0 92 16 01 	sts	0x0116, r14	; 0x800116 <Pending_Events+0x2>
 27c:	f0 92 17 01 	sts	0x0117, r15	; 0x800117 <Pending_Events+0x3>
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
        {
            if (is_event_pending((0x01 << event)))
            {
                Run_Services((0x01 << event));
 280:	0e 94 56 01 	call	0x2ac	; 0x2ac <Run_Services>
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 284:	21 96       	adiw	r28, 0x01	; 1
 286:	c7 30       	cpi	r28, 0x07	; 7
 288:	d1 05       	cpc	r29, r1
 28a:	51 f6       	brne	.-108    	; 0x220 <Run_Events+0xc>
 28c:	c7 cf       	rjmp	.-114    	; 0x21c <Run_Events+0x8>

0000028e <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
 28e:	0e 94 23 04 	call	0x846	; 0x846 <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
 292:	0e 94 50 02 	call	0x4a0	; 0x4a0 <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
 296:	0e 94 c8 03 	call	0x790	; 0x790 <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
 29a:	0e 94 59 01 	call	0x2b2	; 0x2b2 <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
 29e:	0e 94 47 00 	call	0x8e	; 0x8e <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
 2a2:	0e 94 bf 00 	call	0x17e	; 0x17e <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
 2a6:	0e 94 87 02 	call	0x50e	; 0x50e <Init_Master_Service>
 2aa:	08 95       	ret

000002ac <Run_Services>:
****************************************************************************/
void Run_Services(uint32_t event)
{
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
 2ac:	0e 94 b0 02 	call	0x560	; 0x560 <Run_Master_Service>
 2b0:	08 95       	ret

000002b2 <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
 2b2:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC01);
 2b4:	e9 e6       	ldi	r30, 0x69	; 105
 2b6:	f0 e0       	ldi	r31, 0x00	; 0
 2b8:	80 81       	ld	r24, Z
 2ba:	8d 7f       	andi	r24, 0xFD	; 253
 2bc:	80 83       	st	Z, r24
    EICRA |= (1<<ISC00);
 2be:	80 81       	ld	r24, Z
 2c0:	81 60       	ori	r24, 0x01	; 1
 2c2:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
 2c4:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
 2c6:	e0 9a       	sbi	0x1c, 0	; 28
 2c8:	08 95       	ret

000002ca <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
 2ca:	1f 92       	push	r1
 2cc:	0f 92       	push	r0
 2ce:	0f b6       	in	r0, 0x3f	; 63
 2d0:	0f 92       	push	r0
 2d2:	11 24       	eor	r1, r1
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
 2d4:	e0 9a       	sbi	0x1c, 0	; 28
}
 2d6:	0f 90       	pop	r0
 2d8:	0f be       	out	0x3f, r0	; 63
 2da:	0f 90       	pop	r0
 2dc:	1f 90       	pop	r1
 2de:	18 95       	reti

000002e0 <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
 2e0:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
 2e2:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
 2e4:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
 2e6:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
 2e8:	90 e8       	ldi	r25, 0x80	; 128
 2ea:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 2ee:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
 2f2:	ed ec       	ldi	r30, 0xCD	; 205
 2f4:	f0 e0       	ldi	r31, 0x00	; 0
 2f6:	10 82       	st	Z, r1
 2f8:	ae ec       	ldi	r26, 0xCE	; 206
 2fa:	b0 e0       	ldi	r27, 0x00	; 0
 2fc:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
 2fe:	25 2f       	mov	r18, r21
 300:	33 27       	eor	r19, r19
 302:	2c 93       	st	X, r18
 304:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
 306:	80 34       	cpi	r24, 0x40	; 64
 308:	21 f4       	brne	.+8      	; 0x312 <__stack+0x13>
    			Lin_1x_enable();
 30a:	88 e4       	ldi	r24, 0x48	; 72
 30c:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 310:	05 c0       	rjmp	.+10     	; 0x31c <__stack+0x1d>
    } else if (l_type == LIN_2X) {
 312:	81 11       	cpse	r24, r1
 314:	0d c0       	rjmp	.+26     	; 0x330 <__stack+0x31>
    			Lin_2x_enable();
 316:	88 e0       	ldi	r24, 0x08	; 8
 318:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
 31c:	8f e0       	ldi	r24, 0x0F	; 15
 31e:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (MASTER == THIS_NODE_TYPE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
 322:	ec ec       	ldi	r30, 0xCC	; 204
 324:	f0 e0       	ldi	r31, 0x00	; 0
 326:	80 81       	ld	r24, Z
 328:	80 68       	ori	r24, 0x80	; 128
 32a:	80 83       	st	Z, r24
    }
    
    return 1;
 32c:	81 e0       	ldi	r24, 0x01	; 1
 32e:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
 330:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
 332:	08 95       	ret

00000334 <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
 334:	e8 ec       	ldi	r30, 0xC8	; 200
 336:	f0 e0       	ldi	r31, 0x00	; 0
 338:	90 81       	ld	r25, Z
 33a:	9c 7f       	andi	r25, 0xFC	; 252
 33c:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
 33e:	80 34       	cpi	r24, 0x40	; 64
 340:	c1 f4       	brne	.+48     	; 0x372 <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
 342:	e0 ed       	ldi	r30, 0xD0	; 208
 344:	f0 e0       	ldi	r31, 0x00	; 0
 346:	80 81       	ld	r24, Z
 348:	80 7f       	andi	r24, 0xF0	; 240
 34a:	80 83       	st	Z, r24
 34c:	80 81       	ld	r24, Z
 34e:	6f 70       	andi	r22, 0x0F	; 15
 350:	68 2b       	or	r22, r24
 352:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
 354:	80 81       	ld	r24, Z
 356:	8f 7c       	andi	r24, 0xCF	; 207
 358:	80 83       	st	Z, r24
 35a:	80 81       	ld	r24, Z
 35c:	50 e0       	ldi	r21, 0x00	; 0
 35e:	4c 5f       	subi	r20, 0xFC	; 252
 360:	5f 4f       	sbci	r21, 0xFF	; 255
 362:	44 0f       	add	r20, r20
 364:	55 1f       	adc	r21, r21
 366:	44 0f       	add	r20, r20
 368:	55 1f       	adc	r21, r21
 36a:	40 73       	andi	r20, 0x30	; 48
 36c:	48 2b       	or	r20, r24
 36e:	40 83       	st	Z, r20
 370:	0b c0       	rjmp	.+22     	; 0x388 <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
 372:	81 11       	cpse	r24, r1
 374:	13 c0       	rjmp	.+38     	; 0x39c <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
 376:	e0 ed       	ldi	r30, 0xD0	; 208
 378:	f0 e0       	ldi	r31, 0x00	; 0
 37a:	80 81       	ld	r24, Z
 37c:	80 7c       	andi	r24, 0xC0	; 192
 37e:	80 83       	st	Z, r24
 380:	80 81       	ld	r24, Z
 382:	6f 73       	andi	r22, 0x3F	; 63
 384:	68 2b       	or	r22, r24
 386:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
 388:	e8 ec       	ldi	r30, 0xC8	; 200
 38a:	f0 e0       	ldi	r31, 0x00	; 0
 38c:	80 81       	ld	r24, Z
 38e:	8c 7f       	andi	r24, 0xFC	; 252
 390:	80 83       	st	Z, r24
 392:	80 81       	ld	r24, Z
 394:	81 60       	ori	r24, 0x01	; 1
 396:	80 83       	st	Z, r24
    return 1;
 398:	81 e0       	ldi	r24, 0x01	; 1
 39a:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
 39c:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
 39e:	08 95       	ret

000003a0 <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
 3a0:	80 34       	cpi	r24, 0x40	; 64
 3a2:	31 f4       	brne	.+12     	; 0x3b0 <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
 3a4:	e8 ec       	ldi	r30, 0xC8	; 200
 3a6:	f0 e0       	ldi	r31, 0x00	; 0
 3a8:	80 81       	ld	r24, Z
 3aa:	80 64       	ori	r24, 0x40	; 64
 3ac:	80 83       	st	Z, r24
 3ae:	09 c0       	rjmp	.+18     	; 0x3c2 <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
 3b0:	81 11       	cpse	r24, r1
 3b2:	11 c0       	rjmp	.+34     	; 0x3d6 <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
 3b4:	e8 ec       	ldi	r30, 0xC8	; 200
 3b6:	f0 e0       	ldi	r31, 0x00	; 0
 3b8:	80 81       	ld	r24, Z
 3ba:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
 3bc:	6f 70       	andi	r22, 0x0F	; 15
 3be:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
 3c2:	e8 ec       	ldi	r30, 0xC8	; 200
 3c4:	f0 e0       	ldi	r31, 0x00	; 0
 3c6:	80 81       	ld	r24, Z
 3c8:	8c 7f       	andi	r24, 0xFC	; 252
 3ca:	80 83       	st	Z, r24
 3cc:	80 81       	ld	r24, Z
 3ce:	82 60       	ori	r24, 0x02	; 2
 3d0:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
 3d2:	81 e0       	ldi	r24, 0x01	; 1
 3d4:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
 3d6:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
 3d8:	08 95       	ret

000003da <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
 3da:	80 34       	cpi	r24, 0x40	; 64
 3dc:	31 f4       	brne	.+12     	; 0x3ea <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
 3de:	e8 ec       	ldi	r30, 0xC8	; 200
 3e0:	f0 e0       	ldi	r31, 0x00	; 0
 3e2:	80 81       	ld	r24, Z
 3e4:	80 64       	ori	r24, 0x40	; 64
 3e6:	80 83       	st	Z, r24
 3e8:	0b c0       	rjmp	.+22     	; 0x400 <__LOCK_REGION_LENGTH__>
    } else if (l_type == LIN_2X) {                                                                                                                               
 3ea:	81 11       	cpse	r24, r1
 3ec:	25 c0       	rjmp	.+74     	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
        Lin_2x_set_type();				// Change is necessary                                           
 3ee:	e8 ec       	ldi	r30, 0xC8	; 200
 3f0:	f0 e0       	ldi	r31, 0x00	; 0
 3f2:	80 81       	ld	r24, Z
 3f4:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
 3f6:	84 2f       	mov	r24, r20
 3f8:	82 95       	swap	r24
 3fa:	80 7f       	andi	r24, 0xF0	; 240
 3fc:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
 400:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
 404:	44 23       	and	r20, r20
 406:	71 f0       	breq	.+28     	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
 408:	fb 01       	movw	r30, r22
 40a:	41 50       	subi	r20, 0x01	; 1
 40c:	50 e0       	ldi	r21, 0x00	; 0
 40e:	4f 5f       	subi	r20, 0xFF	; 255
 410:	5f 4f       	sbci	r21, 0xFF	; 255
 412:	64 0f       	add	r22, r20
 414:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
 416:	a2 ed       	ldi	r26, 0xD2	; 210
 418:	b0 e0       	ldi	r27, 0x00	; 0
 41a:	81 91       	ld	r24, Z+
 41c:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
 41e:	e6 17       	cp	r30, r22
 420:	f7 07       	cpc	r31, r23
 422:	d9 f7       	brne	.-10     	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
 424:	e8 ec       	ldi	r30, 0xC8	; 200
 426:	f0 e0       	ldi	r31, 0x00	; 0
 428:	80 81       	ld	r24, Z
 42a:	8c 7f       	andi	r24, 0xFC	; 252
 42c:	80 83       	st	Z, r24
 42e:	80 81       	ld	r24, Z
 430:	83 60       	ori	r24, 0x03	; 3
 432:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
 434:	81 e0       	ldi	r24, 0x01	; 1
 436:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
 438:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
 43a:	08 95       	ret

0000043c <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
 43c:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
 440:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
 442:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
 446:	22 23       	and	r18, r18
 448:	71 f0       	breq	.+28     	; 0x466 <lin_get_response+0x2a>
 44a:	fc 01       	movw	r30, r24
 44c:	21 50       	subi	r18, 0x01	; 1
 44e:	30 e0       	ldi	r19, 0x00	; 0
 450:	2f 5f       	subi	r18, 0xFF	; 255
 452:	3f 4f       	sbci	r19, 0xFF	; 255
 454:	82 0f       	add	r24, r18
 456:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
 458:	a2 ed       	ldi	r26, 0xD2	; 210
 45a:	b0 e0       	ldi	r27, 0x00	; 0
 45c:	2c 91       	ld	r18, X
 45e:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
 460:	e8 17       	cp	r30, r24
 462:	f9 07       	cpc	r31, r25
 464:	d9 f7       	brne	.-10     	; 0x45c <lin_get_response+0x20>
 466:	08 95       	ret

00000468 <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
 468:	90 91 18 01 	lds	r25, 0x0118	; 0x800118 <Parity>
 46c:	81 e0       	ldi	r24, 0x01	; 1
 46e:	89 27       	eor	r24, r25
 470:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
 474:	81 11       	cpse	r24, r1
 476:	0a c0       	rjmp	.+20     	; 0x48c <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
 478:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
 47a:	42 e0       	ldi	r20, 0x02	; 2
 47c:	50 e0       	ldi	r21, 0x00	; 0
 47e:	60 e0       	ldi	r22, 0x00	; 0
 480:	70 e0       	ldi	r23, 0x00	; 0
 482:	89 e1       	ldi	r24, 0x19	; 25
 484:	91 e0       	ldi	r25, 0x01	; 1
 486:	0e 94 93 04 	call	0x926	; 0x926 <Start_Timer>
 48a:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
 48c:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 48e:	43 e2       	ldi	r20, 0x23	; 35
 490:	50 e0       	ldi	r21, 0x00	; 0
 492:	60 e0       	ldi	r22, 0x00	; 0
 494:	70 e0       	ldi	r23, 0x00	; 0
 496:	89 e1       	ldi	r24, 0x19	; 25
 498:	91 e0       	ldi	r25, 0x01	; 1
 49a:	0e 94 93 04 	call	0x926	; 0x926 <Start_Timer>
 49e:	08 95       	ret

000004a0 <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
 4a0:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
 4a2:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
 4a4:	64 e3       	ldi	r22, 0x34	; 52
 4a6:	72 e0       	ldi	r23, 0x02	; 2
 4a8:	89 e1       	ldi	r24, 0x19	; 25
 4aa:	91 e0       	ldi	r25, 0x01	; 1
 4ac:	0e 94 46 04 	call	0x88c	; 0x88c <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 4b0:	43 e2       	ldi	r20, 0x23	; 35
 4b2:	50 e0       	ldi	r21, 0x00	; 0
 4b4:	60 e0       	ldi	r22, 0x00	; 0
 4b6:	70 e0       	ldi	r23, 0x00	; 0
 4b8:	89 e1       	ldi	r24, 0x19	; 25
 4ba:	91 e0       	ldi	r25, 0x01	; 1
 4bc:	0e 94 93 04 	call	0x926	; 0x926 <Start_Timer>
 4c0:	08 95       	ret

000004c2 <main>:
{
    // *******************************
    // MICROCONTROLLER INITIALIZATIONS
    // *******************************
    // Disable global interrupts
    asm("cli");
 4c2:	f8 94       	cli
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
 4c4:	e1 e6       	ldi	r30, 0x61	; 97
 4c6:	f0 e0       	ldi	r31, 0x00	; 0
 4c8:	80 e8       	ldi	r24, 0x80	; 128
 4ca:	80 83       	st	Z, r24
    CLKPR = 0;
 4cc:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
 4ce:	0e 94 47 01 	call	0x28e	; 0x28e <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
 4d2:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
 4d4:	0e 94 0a 01 	call	0x214	; 0x214 <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
 4d8:	80 e0       	ldi	r24, 0x00	; 0
 4da:	90 e0       	ldi	r25, 0x00	; 0
 4dc:	08 95       	ret

000004de <ID_schedule_handler>:

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
 4de:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <Curr_Schedule_ID>
 4e2:	0e 94 19 03 	call	0x632	; 0x632 <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (((NUM_SLAVES<<1)+1) == Curr_Schedule_ID)
 4e6:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <Curr_Schedule_ID>
 4ea:	87 30       	cpi	r24, 0x07	; 7
 4ec:	21 f4       	brne	.+8      	; 0x4f6 <ID_schedule_handler+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
 4ee:	82 e0       	ldi	r24, 0x02	; 2
 4f0:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <Curr_Schedule_ID>
 4f4:	03 c0       	rjmp	.+6      	; 0x4fc <ID_schedule_handler+0x1e>
    }
    else
    {
        Curr_Schedule_ID++;
 4f6:	8f 5f       	subi	r24, 0xFF	; 255
 4f8:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <Curr_Schedule_ID>
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    // Update schedule id
    update_curr_schedule_id();
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 4fc:	44 e0       	ldi	r20, 0x04	; 4
 4fe:	50 e0       	ldi	r21, 0x00	; 0
 500:	60 e0       	ldi	r22, 0x00	; 0
 502:	70 e0       	ldi	r23, 0x00	; 0
 504:	8f e1       	ldi	r24, 0x1F	; 31
 506:	91 e0       	ldi	r25, 0x01	; 1
 508:	0e 94 93 04 	call	0x926	; 0x926 <Start_Timer>
 50c:	08 95       	ret

0000050e <Init_Master_Service>:

****************************************************************************/
void Init_Master_Service(void)
{
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
 50e:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <My_Node_ID>

****************************************************************************/
static void clear_cmds(void)
{
    // Clear all of our commands
    memset(&My_Command_Data, NON_COMMAND, sizeof(My_Command_Data));
 512:	46 e0       	ldi	r20, 0x06	; 6
 514:	50 e0       	ldi	r21, 0x00	; 0
 516:	6f ef       	ldi	r22, 0xFF	; 255
 518:	70 e0       	ldi	r23, 0x00	; 0
 51a:	89 e2       	ldi	r24, 0x29	; 41
 51c:	91 e0       	ldi	r25, 0x01	; 1
 51e:	0e 94 b4 05 	call	0xb68	; 0xb68 <memset>

    // Initialize the data arrays to proper things
    clear_cmds();

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, &My_Command_Data[0], &My_Status_Data[0]);
 522:	43 e2       	ldi	r20, 0x23	; 35
 524:	51 e0       	ldi	r21, 0x01	; 1
 526:	69 e2       	ldi	r22, 0x29	; 41
 528:	71 e0       	ldi	r23, 0x01	; 1
 52a:	8f e2       	ldi	r24, 0x2F	; 47
 52c:	91 e0       	ldi	r25, 0x01	; 1
 52e:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <MS_LIN_Initialize>

    // Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
 532:	6f e6       	ldi	r22, 0x6F	; 111
 534:	72 e0       	ldi	r23, 0x02	; 2
 536:	8f e1       	ldi	r24, 0x1F	; 31
 538:	91 e0       	ldi	r25, 0x01	; 1
 53a:	0e 94 46 04 	call	0x88c	; 0x88c <Register_Timer>
    // Kick off scheduling timer
    // TEST! Pause LIN service for now
    // Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
 53e:	6f ee       	ldi	r22, 0xEF	; 239
 540:	70 e0       	ldi	r23, 0x00	; 0
 542:	85 e0       	ldi	r24, 0x05	; 5
 544:	91 e0       	ldi	r25, 0x01	; 1
 546:	0e 94 46 04 	call	0x88c	; 0x88c <Register_Timer>
    Start_Timer(&Testing_Timer, 500);
 54a:	44 ef       	ldi	r20, 0xF4	; 244
 54c:	51 e0       	ldi	r21, 0x01	; 1
 54e:	60 e0       	ldi	r22, 0x00	; 0
 550:	70 e0       	ldi	r23, 0x00	; 0
 552:	85 e0       	ldi	r24, 0x05	; 5
 554:	91 e0       	ldi	r25, 0x01	; 1
 556:	0e 94 93 04 	call	0x926	; 0x926 <Start_Timer>
    PORTB &= ~(1<<PINB6);
 55a:	2e 98       	cbi	0x05, 6	; 5
    DDRB |= (1<<PINB6);
 55c:	26 9a       	sbi	0x04, 6	; 4
 55e:	08 95       	ret

00000560 <Run_Master_Service>:
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
    switch(event_mask)
 560:	60 34       	cpi	r22, 0x40	; 64
 562:	71 05       	cpc	r23, r1
 564:	81 05       	cpc	r24, r1
 566:	91 05       	cpc	r25, r1
 568:	f1 f5       	brne	.+124    	; 0x5e6 <Run_Master_Service+0x86>
            //// test_slave_settings = Compute_Individual_Light_Settings(&test_slave, test_point);
            //PORTB &= ~(1<<PINB6);

            // TEST SERVO
            // Hold servo position
            Hold_Analog_Servo_Position(position_counter);
 56a:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <position_counter>
 56e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <Hold_Analog_Servo_Position>
            if ((10 == position_counter) || (0 == position_counter)) {parity ^= 1;};
 572:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <position_counter>
 576:	8a 30       	cpi	r24, 0x0A	; 10
 578:	11 f0       	breq	.+4      	; 0x57e <Run_Master_Service+0x1e>
 57a:	81 11       	cpse	r24, r1
 57c:	06 c0       	rjmp	.+12     	; 0x58a <Run_Master_Service+0x2a>
 57e:	20 91 1d 01 	lds	r18, 0x011D	; 0x80011d <parity>
 582:	91 e0       	ldi	r25, 0x01	; 1
 584:	92 27       	eor	r25, r18
 586:	90 93 1d 01 	sts	0x011D, r25	; 0x80011d <parity>
            if (parity)
 58a:	90 91 1d 01 	lds	r25, 0x011D	; 0x80011d <parity>
 58e:	99 23       	and	r25, r25
 590:	21 f0       	breq	.+8      	; 0x59a <Run_Master_Service+0x3a>
            {
                position_counter--;
 592:	81 50       	subi	r24, 0x01	; 1
 594:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <position_counter>
 598:	12 c0       	rjmp	.+36     	; 0x5be <Run_Master_Service+0x5e>
            }
            else
            {
                position_counter++;
 59a:	8f 5f       	subi	r24, 0xFF	; 255
 59c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <position_counter>
 5a0:	0e c0       	rjmp	.+28     	; 0x5be <Run_Master_Service+0x5e>
                My_Command_Data[temp_index+1] = 0xFF;
            }

            // TEST PWM
            Set_PWM_Duty_Cycle(pwm_channel_b, test_counter);
            test_counter++;
 5a2:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <test_counter>
 5a6:	02 c0       	rjmp	.+4      	; 0x5ac <Run_Master_Service+0x4c>
            if (100 < test_counter) {test_counter = 0;};
 5a8:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <test_counter>
            Start_Timer(&Testing_Timer, 500);
 5ac:	44 ef       	ldi	r20, 0xF4	; 244
 5ae:	51 e0       	ldi	r21, 0x01	; 1
 5b0:	60 e0       	ldi	r22, 0x00	; 0
 5b2:	70 e0       	ldi	r23, 0x00	; 0
 5b4:	85 e0       	ldi	r24, 0x05	; 5
 5b6:	91 e0       	ldi	r25, 0x01	; 1
 5b8:	0e 94 93 04 	call	0x926	; 0x926 <Start_Timer>
            break;
 5bc:	08 95       	ret
                position_counter++;
            }
            for (int i = 0; i < NUM_SLAVES; i++)
            {
                uint8_t temp_index = i<<1;
                My_Command_Data[temp_index] = test_counter;
 5be:	60 91 1e 01 	lds	r22, 0x011E	; 0x80011e <test_counter>
 5c2:	e9 e2       	ldi	r30, 0x29	; 41
 5c4:	f1 e0       	ldi	r31, 0x01	; 1
 5c6:	60 83       	st	Z, r22
                My_Command_Data[temp_index+1] = 0xFF;
 5c8:	8f ef       	ldi	r24, 0xFF	; 255
 5ca:	81 83       	std	Z+1, r24	; 0x01
                position_counter++;
            }
            for (int i = 0; i < NUM_SLAVES; i++)
            {
                uint8_t temp_index = i<<1;
                My_Command_Data[temp_index] = test_counter;
 5cc:	62 83       	std	Z+2, r22	; 0x02
                My_Command_Data[temp_index+1] = 0xFF;
 5ce:	83 83       	std	Z+3, r24	; 0x03
                position_counter++;
            }
            for (int i = 0; i < NUM_SLAVES; i++)
            {
                uint8_t temp_index = i<<1;
                My_Command_Data[temp_index] = test_counter;
 5d0:	64 83       	std	Z+4, r22	; 0x04
                My_Command_Data[temp_index+1] = 0xFF;
 5d2:	85 83       	std	Z+5, r24	; 0x05
            }

            // TEST PWM
            Set_PWM_Duty_Cycle(pwm_channel_b, test_counter);
 5d4:	81 e0       	ldi	r24, 0x01	; 1
 5d6:	0e 94 f0 03 	call	0x7e0	; 0x7e0 <Set_PWM_Duty_Cycle>
            test_counter++;
 5da:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <test_counter>
 5de:	8f 5f       	subi	r24, 0xFF	; 255
            if (100 < test_counter) {test_counter = 0;};
 5e0:	85 36       	cpi	r24, 0x65	; 101
 5e2:	10 f7       	brcc	.-60     	; 0x5a8 <Run_Master_Service+0x48>
 5e4:	de cf       	rjmp	.-68     	; 0x5a2 <Run_Master_Service+0x42>
 5e6:	08 95       	ret

000005e8 <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
 5e8:	ef 92       	push	r14
 5ea:	ff 92       	push	r15
 5ec:	0f 93       	push	r16
 5ee:	1f 93       	push	r17
 5f0:	cf 93       	push	r28
 5f2:	df 93       	push	r29
 5f4:	7c 01       	movw	r14, r24
 5f6:	8b 01       	movw	r16, r22
 5f8:	ea 01       	movw	r28, r20
    // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
    PORTA |= (1<<PINA4);
 5fa:	14 9a       	sbi	0x02, 4	; 2
    DDRA |= (1<<PINA4);
 5fc:	0c 9a       	sbi	0x01, 4	; 1

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
 5fe:	4c e0       	ldi	r20, 0x0C	; 12
 600:	50 e0       	ldi	r21, 0x00	; 0
 602:	60 e0       	ldi	r22, 0x00	; 0
 604:	70 e0       	ldi	r23, 0x00	; 0
 606:	80 e0       	ldi	r24, 0x00	; 0
 608:	0e 94 70 01 	call	0x2e0	; 0x2e0 <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
 60c:	f0 92 36 01 	sts	0x0136, r15	; 0x800136 <p_My_Node_ID+0x1>
 610:	e0 92 35 01 	sts	0x0135, r14	; 0x800135 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
 614:	10 93 34 01 	sts	0x0134, r17	; 0x800134 <p_My_Command_Data+0x1>
 618:	00 93 33 01 	sts	0x0133, r16	; 0x800133 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
 61c:	d0 93 32 01 	sts	0x0132, r29	; 0x800132 <p_My_Status_Data+0x1>
 620:	c0 93 31 01 	sts	0x0131, r28	; 0x800131 <p_My_Status_Data>
}
 624:	df 91       	pop	r29
 626:	cf 91       	pop	r28
 628:	1f 91       	pop	r17
 62a:	0f 91       	pop	r16
 62c:	ff 90       	pop	r15
 62e:	ef 90       	pop	r14
 630:	08 95       	ret

00000632 <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
 632:	40 e0       	ldi	r20, 0x00	; 0
 634:	68 2f       	mov	r22, r24
 636:	80 e0       	ldi	r24, 0x00	; 0
 638:	0e 94 9a 01 	call	0x334	; 0x334 <lin_tx_header>
 63c:	08 95       	ret

0000063e <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
 63e:	1f 92       	push	r1
 640:	0f 92       	push	r0
 642:	0f b6       	in	r0, 0x3f	; 63
 644:	0f 92       	push	r0
 646:	11 24       	eor	r1, r1
 648:	2f 93       	push	r18
 64a:	3f 93       	push	r19
 64c:	4f 93       	push	r20
 64e:	5f 93       	push	r21
 650:	6f 93       	push	r22
 652:	7f 93       	push	r23
 654:	8f 93       	push	r24
 656:	9f 93       	push	r25
 658:	af 93       	push	r26
 65a:	bf 93       	push	r27
 65c:	ef 93       	push	r30
 65e:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
 660:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 664:	8f 70       	andi	r24, 0x0F	; 15
 666:	82 30       	cpi	r24, 0x02	; 2
 668:	09 f4       	brne	.+2      	; 0x66c <__vector_12+0x2e>
 66a:	68 c0       	rjmp	.+208    	; 0x73c <__vector_12+0xfe>
 66c:	84 30       	cpi	r24, 0x04	; 4
 66e:	21 f0       	breq	.+8      	; 0x678 <__vector_12+0x3a>
 670:	81 30       	cpi	r24, 0x01	; 1
 672:	09 f0       	breq	.+2      	; 0x676 <__vector_12+0x38>
 674:	66 c0       	rjmp	.+204    	; 0x742 <__vector_12+0x104>
 676:	37 c0       	rjmp	.+110    	; 0x6e6 <__vector_12+0xa8>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
 678:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 67c:	69 2f       	mov	r22, r25
 67e:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
 680:	e0 91 35 01 	lds	r30, 0x0135	; 0x800135 <p_My_Node_ID>
 684:	f0 91 36 01 	lds	r31, 0x0136	; 0x800136 <p_My_Node_ID+0x1>
 688:	80 81       	ld	r24, Z
 68a:	68 13       	cpse	r22, r24
 68c:	05 c0       	rjmp	.+10     	; 0x698 <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 68e:	62 e0       	ldi	r22, 0x02	; 2
 690:	80 e0       	ldi	r24, 0x00	; 0
 692:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <lin_rx_response>
 696:	23 c0       	rjmp	.+70     	; 0x6de <__vector_12+0xa0>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
 698:	28 2f       	mov	r18, r24
 69a:	21 60       	ori	r18, 0x01	; 1
 69c:	62 13       	cpse	r22, r18
 69e:	09 c0       	rjmp	.+18     	; 0x6b2 <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is 2 bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
 6a0:	60 91 31 01 	lds	r22, 0x0131	; 0x800131 <p_My_Status_Data>
 6a4:	70 91 32 01 	lds	r23, 0x0132	; 0x800132 <p_My_Status_Data+0x1>
 6a8:	42 e0       	ldi	r20, 0x02	; 2
 6aa:	80 e0       	ldi	r24, 0x00	; 0
 6ac:	0e 94 ed 01 	call	0x3da	; 0x3da <lin_tx_response>
 6b0:	16 c0       	rjmp	.+44     	; 0x6de <__vector_12+0xa0>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
 6b2:	81 11       	cpse	r24, r1
 6b4:	14 c0       	rjmp	.+40     	; 0x6de <__vector_12+0xa0>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
 6b6:	90 fd       	sbrc	r25, 0
 6b8:	0e c0       	rjmp	.+28     	; 0x6d6 <__vector_12+0x98>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is 2*n bytes long.
                // Where n is the number of slaves in the system.
                uint8_t * p_slave_command = p_My_Command_Data + temp_id - 2;
 6ba:	70 e0       	ldi	r23, 0x00	; 0
 6bc:	62 50       	subi	r22, 0x02	; 2
 6be:	71 09       	sbc	r23, r1
 6c0:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <p_My_Command_Data>
 6c4:	90 91 34 01 	lds	r25, 0x0134	; 0x800134 <p_My_Command_Data+0x1>
 6c8:	68 0f       	add	r22, r24
 6ca:	79 1f       	adc	r23, r25
                lin_tx_response((OUR_LIN_SPEC), p_slave_command, (LIN_PACKET_LEN));
 6cc:	42 e0       	ldi	r20, 0x02	; 2
 6ce:	80 e0       	ldi	r24, 0x00	; 0
 6d0:	0e 94 ed 01 	call	0x3da	; 0x3da <lin_tx_response>
 6d4:	04 c0       	rjmp	.+8      	; 0x6de <__vector_12+0xa0>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 6d6:	62 e0       	ldi	r22, 0x02	; 2
 6d8:	80 e0       	ldi	r24, 0x00	; 0
 6da:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
 6de:	84 e0       	ldi	r24, 0x04	; 4
 6e0:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
 6e4:	2e c0       	rjmp	.+92     	; 0x742 <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
 6e6:	e0 91 35 01 	lds	r30, 0x0135	; 0x800135 <p_My_Node_ID>
 6ea:	f0 91 36 01 	lds	r31, 0x0136	; 0x800136 <p_My_Node_ID+0x1>
 6ee:	80 81       	ld	r24, Z
 6f0:	81 11       	cpse	r24, r1
 6f2:	14 c0       	rjmp	.+40     	; 0x71c <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(p_My_Status_Data + (Lin_get_id() & SLAVE_BASE_MASK) - 2);
 6f4:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 6f8:	8e 73       	andi	r24, 0x3E	; 62
 6fa:	90 e0       	ldi	r25, 0x00	; 0
 6fc:	02 97       	sbiw	r24, 0x02	; 2
 6fe:	20 91 31 01 	lds	r18, 0x0131	; 0x800131 <p_My_Status_Data>
 702:	30 91 32 01 	lds	r19, 0x0132	; 0x800132 <p_My_Status_Data+0x1>
 706:	82 0f       	add	r24, r18
 708:	93 1f       	adc	r25, r19
 70a:	0e 94 1e 02 	call	0x43c	; 0x43c <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
 70e:	60 e1       	ldi	r22, 0x10	; 16
 710:	70 e0       	ldi	r23, 0x00	; 0
 712:	80 e0       	ldi	r24, 0x00	; 0
 714:	90 e0       	ldi	r25, 0x00	; 0
 716:	0e 94 ef 00 	call	0x1de	; 0x1de <Post_Event>
 71a:	0c c0       	rjmp	.+24     	; 0x734 <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
 71c:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <p_My_Command_Data>
 720:	90 91 34 01 	lds	r25, 0x0134	; 0x800134 <p_My_Command_Data+0x1>
 724:	0e 94 1e 02 	call	0x43c	; 0x43c <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
 728:	62 e0       	ldi	r22, 0x02	; 2
 72a:	70 e0       	ldi	r23, 0x00	; 0
 72c:	80 e0       	ldi	r24, 0x00	; 0
 72e:	90 e0       	ldi	r25, 0x00	; 0
 730:	0e 94 ef 00 	call	0x1de	; 0x1de <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
 734:	81 e0       	ldi	r24, 0x01	; 1
 736:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
 73a:	03 c0       	rjmp	.+6      	; 0x742 <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
 73c:	82 e0       	ldi	r24, 0x02	; 2
 73e:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
 742:	ff 91       	pop	r31
 744:	ef 91       	pop	r30
 746:	bf 91       	pop	r27
 748:	af 91       	pop	r26
 74a:	9f 91       	pop	r25
 74c:	8f 91       	pop	r24
 74e:	7f 91       	pop	r23
 750:	6f 91       	pop	r22
 752:	5f 91       	pop	r21
 754:	4f 91       	pop	r20
 756:	3f 91       	pop	r19
 758:	2f 91       	pop	r18
 75a:	0f 90       	pop	r0
 75c:	0f be       	out	0x3f, r0	; 63
 75e:	0f 90       	pop	r0
 760:	1f 90       	pop	r1
 762:	18 95       	reti

00000764 <__vector_13>:

ISR(LIN_ERR_vect)
{
 764:	1f 92       	push	r1
 766:	0f 92       	push	r0
 768:	0f b6       	in	r0, 0x3f	; 63
 76a:	0f 92       	push	r0
 76c:	11 24       	eor	r1, r1
 76e:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
 770:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
 774:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <My_LIN_Error_Count>
 778:	8f 5f       	subi	r24, 0xFF	; 255
 77a:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
 77e:	88 e0       	ldi	r24, 0x08	; 8
 780:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 784:	8f 91       	pop	r24
 786:	0f 90       	pop	r0
 788:	0f be       	out	0x3f, r0	; 63
 78a:	0f 90       	pop	r0
 78c:	1f 90       	pop	r1
 78e:	18 95       	reti

00000790 <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 790:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 792:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
 794:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
 798:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
 79c:	84 e2       	ldi	r24, 0x24	; 36
 79e:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
 7a2:	84 b1       	in	r24, 0x04	; 4
 7a4:	88 61       	ori	r24, 0x18	; 24
 7a6:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
 7a8:	8f e1       	ldi	r24, 0x1F	; 31
 7aa:	93 e0       	ldi	r25, 0x03	; 3
 7ac:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
 7b0:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
 7b4:	8f ef       	ldi	r24, 0xFF	; 255
 7b6:	9f ef       	ldi	r25, 0xFF	; 255
 7b8:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 7bc:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
 7c0:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 7c4:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
 7c8:	82 ef       	ldi	r24, 0xF2	; 242
 7ca:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
 7ce:	e1 e8       	ldi	r30, 0x81	; 129
 7d0:	f0 e0       	ldi	r31, 0x00	; 0
 7d2:	88 e1       	ldi	r24, 0x18	; 24
 7d4:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= (1<<CS10);
 7d6:	80 81       	ld	r24, Z
 7d8:	81 60       	ori	r24, 0x01	; 1
 7da:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 7dc:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
 7de:	08 95       	ret

000007e0 <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
    // Set OCR1 for the requested channel
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
 7e0:	88 23       	and	r24, r24
 7e2:	19 f0       	breq	.+6      	; 0x7ea <Set_PWM_Duty_Cycle+0xa>
 7e4:	81 30       	cpi	r24, 0x01	; 1
 7e6:	c1 f0       	breq	.+48     	; 0x818 <Set_PWM_Duty_Cycle+0x38>
 7e8:	08 95       	ret
 7ea:	65 36       	cpi	r22, 0x65	; 101
 7ec:	08 f0       	brcs	.+2      	; 0x7f0 <Set_PWM_Duty_Cycle+0x10>
 7ee:	64 e6       	ldi	r22, 0x64	; 100
    {
        duty_cycle = 100;
    }
    
    // Return the calculated value
    if (0 < duty_cycle)
 7f0:	66 23       	and	r22, r22
 7f2:	59 f0       	breq	.+22     	; 0x80a <Set_PWM_Duty_Cycle+0x2a>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 7f4:	84 e6       	ldi	r24, 0x64	; 100
 7f6:	90 e0       	ldi	r25, 0x00	; 0
 7f8:	86 1b       	sub	r24, r22
 7fa:	91 09       	sbc	r25, r1
 7fc:	88 0f       	add	r24, r24
 7fe:	99 1f       	adc	r25, r25
 800:	88 0f       	add	r24, r24
 802:	99 1f       	adc	r25, r25
 804:	88 0f       	add	r24, r24
 806:	99 1f       	adc	r25, r25
 808:	02 c0       	rjmp	.+4      	; 0x80e <Set_PWM_Duty_Cycle+0x2e>
    }
    return OCR_DC_ZERO;
 80a:	8f ef       	ldi	r24, 0xFF	; 255
 80c:	9f ef       	ldi	r25, 0xFF	; 255
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    {
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
 80e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 812:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
            break;
 816:	08 95       	ret
 818:	65 36       	cpi	r22, 0x65	; 101
 81a:	08 f0       	brcs	.+2      	; 0x81e <Set_PWM_Duty_Cycle+0x3e>
 81c:	64 e6       	ldi	r22, 0x64	; 100
    {
        duty_cycle = 100;
    }
    
    // Return the calculated value
    if (0 < duty_cycle)
 81e:	66 23       	and	r22, r22
 820:	59 f0       	breq	.+22     	; 0x838 <Set_PWM_Duty_Cycle+0x58>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 822:	84 e6       	ldi	r24, 0x64	; 100
 824:	90 e0       	ldi	r25, 0x00	; 0
 826:	86 1b       	sub	r24, r22
 828:	91 09       	sbc	r25, r1
 82a:	88 0f       	add	r24, r24
 82c:	99 1f       	adc	r25, r25
 82e:	88 0f       	add	r24, r24
 830:	99 1f       	adc	r25, r25
 832:	88 0f       	add	r24, r24
 834:	99 1f       	adc	r25, r25
 836:	02 c0       	rjmp	.+4      	; 0x83c <Set_PWM_Duty_Cycle+0x5c>
    }
    return OCR_DC_ZERO;
 838:	8f ef       	ldi	r24, 0xFF	; 255
 83a:	9f ef       	ldi	r25, 0xFF	; 255
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
            break;

        case pwm_channel_b:
            OCR1B = calc_OCR_count(new_duty_cycle);
 83c:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 840:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
 844:	08 95       	ret

00000846 <Init_Timer_Module>:
        }
    }
    
    // Return
    return return_val;
}
 846:	e7 e3       	ldi	r30, 0x37	; 55
 848:	f1 e0       	ldi	r31, 0x01	; 1
 84a:	ab e3       	ldi	r26, 0x3B	; 59
 84c:	b1 e0       	ldi	r27, 0x01	; 1
 84e:	8f e9       	ldi	r24, 0x9F	; 159
 850:	91 e0       	ldi	r25, 0x01	; 1
 852:	11 82       	std	Z+1, r1	; 0x01
 854:	10 82       	st	Z, r1
 856:	13 82       	std	Z+3, r1	; 0x03
 858:	12 82       	std	Z+2, r1	; 0x02
 85a:	1c 92       	st	X, r1
 85c:	15 82       	std	Z+5, r1	; 0x05
 85e:	16 82       	std	Z+6, r1	; 0x06
 860:	17 82       	std	Z+7, r1	; 0x07
 862:	10 86       	std	Z+8, r1	; 0x08
 864:	11 86       	std	Z+9, r1	; 0x09
 866:	12 86       	std	Z+10, r1	; 0x0a
 868:	13 86       	std	Z+11, r1	; 0x0b
 86a:	14 86       	std	Z+12, r1	; 0x0c
 86c:	3d 96       	adiw	r30, 0x0d	; 13
 86e:	1d 96       	adiw	r26, 0x0d	; 13
 870:	e8 17       	cp	r30, r24
 872:	f9 07       	cpc	r31, r25
 874:	71 f7       	brne	.-36     	; 0x852 <Init_Timer_Module+0xc>
 876:	15 bc       	out	0x25, r1	; 37
 878:	16 bc       	out	0x26, r1	; 38
 87a:	18 bc       	out	0x28, r1	; 40
 87c:	88 b5       	in	r24, 0x28	; 40
 87e:	8c 59       	subi	r24, 0x9C	; 156
 880:	88 bd       	out	0x28, r24	; 40
 882:	82 e0       	ldi	r24, 0x02	; 2
 884:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
 888:	86 bd       	out	0x26, r24	; 38
 88a:	08 95       	ret

0000088c <Register_Timer>:
 88c:	cf 93       	push	r28
 88e:	df 93       	push	r29
 890:	c0 91 37 01 	lds	r28, 0x0137	; 0x800137 <Timers>
 894:	d0 91 38 01 	lds	r29, 0x0138	; 0x800138 <Timers+0x1>
 898:	c8 17       	cp	r28, r24
 89a:	d9 07       	cpc	r29, r25
 89c:	09 f4       	brne	.+2      	; 0x8a0 <Register_Timer+0x14>
 89e:	40 c0       	rjmp	.+128    	; 0x920 <Register_Timer+0x94>
 8a0:	a7 e3       	ldi	r26, 0x37	; 55
 8a2:	b1 e0       	ldi	r27, 0x01	; 1
 8a4:	42 e9       	ldi	r20, 0x92	; 146
 8a6:	51 e0       	ldi	r21, 0x01	; 1
 8a8:	fd 01       	movw	r30, r26
 8aa:	25 85       	ldd	r18, Z+13	; 0x0d
 8ac:	36 85       	ldd	r19, Z+14	; 0x0e
 8ae:	28 17       	cp	r18, r24
 8b0:	39 07       	cpc	r19, r25
 8b2:	b1 f1       	breq	.+108    	; 0x920 <Register_Timer+0x94>
 8b4:	3d 96       	adiw	r30, 0x0d	; 13
 8b6:	e4 17       	cp	r30, r20
 8b8:	f5 07       	cpc	r31, r21
 8ba:	b9 f7       	brne	.-18     	; 0x8aa <Register_Timer+0x1e>
 8bc:	2c c0       	rjmp	.+88     	; 0x916 <Register_Timer+0x8a>
 8be:	1d 96       	adiw	r26, 0x0d	; 13
 8c0:	4d 91       	ld	r20, X+
 8c2:	5c 91       	ld	r21, X
 8c4:	1e 97       	sbiw	r26, 0x0e	; 14
 8c6:	45 2b       	or	r20, r21
 8c8:	f9 f4       	brne	.+62     	; 0x908 <Register_Timer+0x7c>
 8ca:	02 c0       	rjmp	.+4      	; 0x8d0 <Register_Timer+0x44>
 8cc:	20 e0       	ldi	r18, 0x00	; 0
 8ce:	30 e0       	ldi	r19, 0x00	; 0
 8d0:	f9 01       	movw	r30, r18
 8d2:	ee 0f       	add	r30, r30
 8d4:	ff 1f       	adc	r31, r31
 8d6:	e2 0f       	add	r30, r18
 8d8:	f3 1f       	adc	r31, r19
 8da:	ee 0f       	add	r30, r30
 8dc:	ff 1f       	adc	r31, r31
 8de:	ee 0f       	add	r30, r30
 8e0:	ff 1f       	adc	r31, r31
 8e2:	2e 0f       	add	r18, r30
 8e4:	3f 1f       	adc	r19, r31
 8e6:	f9 01       	movw	r30, r18
 8e8:	e9 5c       	subi	r30, 0xC9	; 201
 8ea:	fe 4f       	sbci	r31, 0xFE	; 254
 8ec:	91 83       	std	Z+1, r25	; 0x01
 8ee:	80 83       	st	Z, r24
 8f0:	73 83       	std	Z+3, r23	; 0x03
 8f2:	62 83       	std	Z+2, r22	; 0x02
 8f4:	14 82       	std	Z+4, r1	; 0x04
 8f6:	15 82       	std	Z+5, r1	; 0x05
 8f8:	16 82       	std	Z+6, r1	; 0x06
 8fa:	17 82       	std	Z+7, r1	; 0x07
 8fc:	10 86       	std	Z+8, r1	; 0x08
 8fe:	11 86       	std	Z+9, r1	; 0x09
 900:	12 86       	std	Z+10, r1	; 0x0a
 902:	13 86       	std	Z+11, r1	; 0x0b
 904:	14 86       	std	Z+12, r1	; 0x0c
 906:	0c c0       	rjmp	.+24     	; 0x920 <Register_Timer+0x94>
 908:	2f 5f       	subi	r18, 0xFF	; 255
 90a:	3f 4f       	sbci	r19, 0xFF	; 255
 90c:	1d 96       	adiw	r26, 0x0d	; 13
 90e:	28 30       	cpi	r18, 0x08	; 8
 910:	31 05       	cpc	r19, r1
 912:	a9 f6       	brne	.-86     	; 0x8be <Register_Timer+0x32>
 914:	05 c0       	rjmp	.+10     	; 0x920 <Register_Timer+0x94>
 916:	cd 2b       	or	r28, r29
 918:	c9 f2       	breq	.-78     	; 0x8cc <Register_Timer+0x40>
 91a:	21 e0       	ldi	r18, 0x01	; 1
 91c:	30 e0       	ldi	r19, 0x00	; 0
 91e:	cf cf       	rjmp	.-98     	; 0x8be <Register_Timer+0x32>
 920:	df 91       	pop	r29
 922:	cf 91       	pop	r28
 924:	08 95       	ret

00000926 <Start_Timer>:
 926:	cf 92       	push	r12
 928:	df 92       	push	r13
 92a:	ef 92       	push	r14
 92c:	ff 92       	push	r15
 92e:	20 91 37 01 	lds	r18, 0x0137	; 0x800137 <Timers>
 932:	30 91 38 01 	lds	r19, 0x0138	; 0x800138 <Timers+0x1>
 936:	28 17       	cp	r18, r24
 938:	39 07       	cpc	r19, r25
 93a:	51 f0       	breq	.+20     	; 0x950 <Start_Timer+0x2a>
 93c:	e7 e3       	ldi	r30, 0x37	; 55
 93e:	f1 e0       	ldi	r31, 0x01	; 1
 940:	21 e0       	ldi	r18, 0x01	; 1
 942:	30 e0       	ldi	r19, 0x00	; 0
 944:	a5 85       	ldd	r26, Z+13	; 0x0d
 946:	b6 85       	ldd	r27, Z+14	; 0x0e
 948:	a8 17       	cp	r26, r24
 94a:	b9 07       	cpc	r27, r25
 94c:	81 f5       	brne	.+96     	; 0x9ae <Start_Timer+0x88>
 94e:	02 c0       	rjmp	.+4      	; 0x954 <Start_Timer+0x2e>
 950:	20 e0       	ldi	r18, 0x00	; 0
 952:	30 e0       	ldi	r19, 0x00	; 0
 954:	f9 01       	movw	r30, r18
 956:	ee 0f       	add	r30, r30
 958:	ff 1f       	adc	r31, r31
 95a:	e2 0f       	add	r30, r18
 95c:	f3 1f       	adc	r31, r19
 95e:	ee 0f       	add	r30, r30
 960:	ff 1f       	adc	r31, r31
 962:	ee 0f       	add	r30, r30
 964:	ff 1f       	adc	r31, r31
 966:	2e 0f       	add	r18, r30
 968:	3f 1f       	adc	r19, r31
 96a:	f9 01       	movw	r30, r18
 96c:	e9 5c       	subi	r30, 0xC9	; 201
 96e:	fe 4f       	sbci	r31, 0xFE	; 254
 970:	81 e0       	ldi	r24, 0x01	; 1
 972:	84 83       	std	Z+4, r24	; 0x04
 974:	15 82       	std	Z+5, r1	; 0x05
 976:	16 82       	std	Z+6, r1	; 0x06
 978:	17 82       	std	Z+7, r1	; 0x07
 97a:	10 86       	std	Z+8, r1	; 0x08
 97c:	6a 01       	movw	r12, r20
 97e:	7b 01       	movw	r14, r22
 980:	cc 0c       	add	r12, r12
 982:	dd 1c       	adc	r13, r13
 984:	ee 1c       	adc	r14, r14
 986:	ff 1c       	adc	r15, r15
 988:	b7 01       	movw	r22, r14
 98a:	a6 01       	movw	r20, r12
 98c:	44 0f       	add	r20, r20
 98e:	55 1f       	adc	r21, r21
 990:	66 1f       	adc	r22, r22
 992:	77 1f       	adc	r23, r23
 994:	44 0f       	add	r20, r20
 996:	55 1f       	adc	r21, r21
 998:	66 1f       	adc	r22, r22
 99a:	77 1f       	adc	r23, r23
 99c:	c4 0e       	add	r12, r20
 99e:	d5 1e       	adc	r13, r21
 9a0:	e6 1e       	adc	r14, r22
 9a2:	f7 1e       	adc	r15, r23
 9a4:	c1 86       	std	Z+9, r12	; 0x09
 9a6:	d2 86       	std	Z+10, r13	; 0x0a
 9a8:	e3 86       	std	Z+11, r14	; 0x0b
 9aa:	f4 86       	std	Z+12, r15	; 0x0c
 9ac:	06 c0       	rjmp	.+12     	; 0x9ba <Start_Timer+0x94>
 9ae:	2f 5f       	subi	r18, 0xFF	; 255
 9b0:	3f 4f       	sbci	r19, 0xFF	; 255
 9b2:	3d 96       	adiw	r30, 0x0d	; 13
 9b4:	28 30       	cpi	r18, 0x08	; 8
 9b6:	31 05       	cpc	r19, r1
 9b8:	29 f6       	brne	.-118    	; 0x944 <Start_Timer+0x1e>
 9ba:	ff 90       	pop	r15
 9bc:	ef 90       	pop	r14
 9be:	df 90       	pop	r13
 9c0:	cf 90       	pop	r12
 9c2:	08 95       	ret

000009c4 <Stop_Timer>:
void Stop_Timer(uint32_t * p_this_timer)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (p_this_timer == Timers[i].p_timer_id)
 9c4:	20 91 37 01 	lds	r18, 0x0137	; 0x800137 <Timers>
 9c8:	30 91 38 01 	lds	r19, 0x0138	; 0x800138 <Timers+0x1>
 9cc:	28 17       	cp	r18, r24
 9ce:	39 07       	cpc	r19, r25
 9d0:	51 f0       	breq	.+20     	; 0x9e6 <Stop_Timer+0x22>
 9d2:	e7 e3       	ldi	r30, 0x37	; 55
 9d4:	f1 e0       	ldi	r31, 0x01	; 1

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 9d6:	21 e0       	ldi	r18, 0x01	; 1
 9d8:	30 e0       	ldi	r19, 0x00	; 0
    {
        if (p_this_timer == Timers[i].p_timer_id)
 9da:	45 85       	ldd	r20, Z+13	; 0x0d
 9dc:	56 85       	ldd	r21, Z+14	; 0x0e
 9de:	48 17       	cp	r20, r24
 9e0:	59 07       	cpc	r21, r25
 9e2:	99 f4       	brne	.+38     	; 0xa0a <Stop_Timer+0x46>
 9e4:	02 c0       	rjmp	.+4      	; 0x9ea <Stop_Timer+0x26>

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 9e6:	20 e0       	ldi	r18, 0x00	; 0
 9e8:	30 e0       	ldi	r19, 0x00	; 0
    {
        if (p_this_timer == Timers[i].p_timer_id)
        {
            Timers[i].timer_running_flag = false;
 9ea:	f9 01       	movw	r30, r18
 9ec:	ee 0f       	add	r30, r30
 9ee:	ff 1f       	adc	r31, r31
 9f0:	e2 0f       	add	r30, r18
 9f2:	f3 1f       	adc	r31, r19
 9f4:	ee 0f       	add	r30, r30
 9f6:	ff 1f       	adc	r31, r31
 9f8:	ee 0f       	add	r30, r30
 9fa:	ff 1f       	adc	r31, r31
 9fc:	2e 0f       	add	r18, r30
 9fe:	3f 1f       	adc	r19, r31
 a00:	f9 01       	movw	r30, r18
 a02:	e9 5c       	subi	r30, 0xC9	; 201
 a04:	fe 4f       	sbci	r31, 0xFE	; 254
 a06:	14 82       	std	Z+4, r1	; 0x04
            break;
 a08:	08 95       	ret

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 a0a:	2f 5f       	subi	r18, 0xFF	; 255
 a0c:	3f 4f       	sbci	r19, 0xFF	; 255
 a0e:	3d 96       	adiw	r30, 0x0d	; 13
 a10:	28 30       	cpi	r18, 0x08	; 8
 a12:	31 05       	cpc	r19, r1
 a14:	11 f7       	brne	.-60     	; 0x9da <Stop_Timer+0x16>
 a16:	08 95       	ret

00000a18 <Start_Short_Timer>:
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (p_this_timer == Timers[i].p_timer_id)
 a18:	20 91 37 01 	lds	r18, 0x0137	; 0x800137 <Timers>
 a1c:	30 91 38 01 	lds	r19, 0x0138	; 0x800138 <Timers+0x1>
 a20:	28 17       	cp	r18, r24
 a22:	39 07       	cpc	r19, r25
 a24:	51 f0       	breq	.+20     	; 0xa3a <Start_Short_Timer+0x22>
 a26:	e7 e3       	ldi	r30, 0x37	; 55
 a28:	f1 e0       	ldi	r31, 0x01	; 1

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 a2a:	21 e0       	ldi	r18, 0x01	; 1
 a2c:	30 e0       	ldi	r19, 0x00	; 0
    {
        if (p_this_timer == Timers[i].p_timer_id)
 a2e:	a5 85       	ldd	r26, Z+13	; 0x0d
 a30:	b6 85       	ldd	r27, Z+14	; 0x0e
 a32:	a8 17       	cp	r26, r24
 a34:	b9 07       	cpc	r27, r25
 a36:	e1 f4       	brne	.+56     	; 0xa70 <Start_Short_Timer+0x58>
 a38:	02 c0       	rjmp	.+4      	; 0xa3e <Start_Short_Timer+0x26>

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 a3a:	20 e0       	ldi	r18, 0x00	; 0
 a3c:	30 e0       	ldi	r19, 0x00	; 0
    {
        if (p_this_timer == Timers[i].p_timer_id)
        {
            Timers[i].timer_running_flag = true;
 a3e:	f9 01       	movw	r30, r18
 a40:	ee 0f       	add	r30, r30
 a42:	ff 1f       	adc	r31, r31
 a44:	e2 0f       	add	r30, r18
 a46:	f3 1f       	adc	r31, r19
 a48:	ee 0f       	add	r30, r30
 a4a:	ff 1f       	adc	r31, r31
 a4c:	ee 0f       	add	r30, r30
 a4e:	ff 1f       	adc	r31, r31
 a50:	2e 0f       	add	r18, r30
 a52:	3f 1f       	adc	r19, r31
 a54:	f9 01       	movw	r30, r18
 a56:	e9 5c       	subi	r30, 0xC9	; 201
 a58:	fe 4f       	sbci	r31, 0xFE	; 254
 a5a:	81 e0       	ldi	r24, 0x01	; 1
 a5c:	84 83       	std	Z+4, r24	; 0x04
            Timers[i].ticks_since_start = 0;
 a5e:	15 82       	std	Z+5, r1	; 0x05
 a60:	16 82       	std	Z+6, r1	; 0x06
 a62:	17 82       	std	Z+7, r1	; 0x07
 a64:	10 86       	std	Z+8, r1	; 0x08
            Timers[i].ticks_remaining = time_in_ms_div_ten;
 a66:	41 87       	std	Z+9, r20	; 0x09
 a68:	52 87       	std	Z+10, r21	; 0x0a
 a6a:	63 87       	std	Z+11, r22	; 0x0b
 a6c:	74 87       	std	Z+12, r23	; 0x0c
            break;
 a6e:	08 95       	ret

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 a70:	2f 5f       	subi	r18, 0xFF	; 255
 a72:	3f 4f       	sbci	r19, 0xFF	; 255
 a74:	3d 96       	adiw	r30, 0x0d	; 13
 a76:	28 30       	cpi	r18, 0x08	; 8
 a78:	31 05       	cpc	r19, r1
 a7a:	c9 f6       	brne	.-78     	; 0xa2e <Start_Short_Timer+0x16>
 a7c:	08 95       	ret

00000a7e <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
 a7e:	1f 92       	push	r1
 a80:	0f 92       	push	r0
 a82:	0f b6       	in	r0, 0x3f	; 63
 a84:	0f 92       	push	r0
 a86:	11 24       	eor	r1, r1
 a88:	ef 92       	push	r14
 a8a:	ff 92       	push	r15
 a8c:	0f 93       	push	r16
 a8e:	1f 93       	push	r17
 a90:	2f 93       	push	r18
 a92:	3f 93       	push	r19
 a94:	4f 93       	push	r20
 a96:	5f 93       	push	r21
 a98:	6f 93       	push	r22
 a9a:	7f 93       	push	r23
 a9c:	8f 93       	push	r24
 a9e:	9f 93       	push	r25
 aa0:	af 93       	push	r26
 aa2:	bf 93       	push	r27
 aa4:	cf 93       	push	r28
 aa6:	df 93       	push	r29
 aa8:	ef 93       	push	r30
 aaa:	ff 93       	push	r31
    // No need to clear interrupt b/c it is cleared in HW (p. 104)

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
 aac:	88 b5       	in	r24, 0x28	; 40
 aae:	8c 59       	subi	r24, 0x9C	; 156
 ab0:	88 bd       	out	0x28, r24	; 40
 ab2:	0b e3       	ldi	r16, 0x3B	; 59
 ab4:	11 e0       	ldi	r17, 0x01	; 1
 ab6:	c7 e3       	ldi	r28, 0x37	; 55
 ab8:	d1 e0       	ldi	r29, 0x01	; 1
 aba:	0f 2e       	mov	r0, r31
 abc:	ff e9       	ldi	r31, 0x9F	; 159
 abe:	ef 2e       	mov	r14, r31
 ac0:	f1 e0       	ldi	r31, 0x01	; 1
 ac2:	ff 2e       	mov	r15, r31
 ac4:	f0 2d       	mov	r31, r0
 ac6:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
 ac8:	80 81       	ld	r24, Z
 aca:	88 23       	and	r24, r24
 acc:	81 f1       	breq	.+96     	; 0xb2e <__vector_10+0xb0>
 ace:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
 ad0:	89 85       	ldd	r24, Y+9	; 0x09
 ad2:	9a 85       	ldd	r25, Y+10	; 0x0a
 ad4:	ab 85       	ldd	r26, Y+11	; 0x0b
 ad6:	bc 85       	ldd	r27, Y+12	; 0x0c
 ad8:	00 97       	sbiw	r24, 0x00	; 0
 ada:	a1 05       	cpc	r26, r1
 adc:	b1 05       	cpc	r27, r1
 ade:	b9 f0       	breq	.+46     	; 0xb0e <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
 ae0:	4d 81       	ldd	r20, Y+5	; 0x05
 ae2:	5e 81       	ldd	r21, Y+6	; 0x06
 ae4:	6f 81       	ldd	r22, Y+7	; 0x07
 ae6:	78 85       	ldd	r23, Y+8	; 0x08
 ae8:	4f 5f       	subi	r20, 0xFF	; 255
 aea:	5f 4f       	sbci	r21, 0xFF	; 255
 aec:	6f 4f       	sbci	r22, 0xFF	; 255
 aee:	7f 4f       	sbci	r23, 0xFF	; 255
 af0:	4d 83       	std	Y+5, r20	; 0x05
 af2:	5e 83       	std	Y+6, r21	; 0x06
 af4:	6f 83       	std	Y+7, r22	; 0x07
 af6:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
 af8:	01 97       	sbiw	r24, 0x01	; 1
 afa:	a1 09       	sbc	r26, r1
 afc:	b1 09       	sbc	r27, r1
 afe:	89 87       	std	Y+9, r24	; 0x09
 b00:	9a 87       	std	Y+10, r25	; 0x0a
 b02:	ab 87       	std	Y+11, r26	; 0x0b
 b04:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
 b06:	89 2b       	or	r24, r25
 b08:	8a 2b       	or	r24, r26
 b0a:	8b 2b       	or	r24, r27
 b0c:	81 f4       	brne	.+32     	; 0xb2e <__vector_10+0xb0>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
 b0e:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
 b10:	d9 01       	movw	r26, r18
 b12:	12 96       	adiw	r26, 0x02	; 2
 b14:	ed 91       	ld	r30, X+
 b16:	fc 91       	ld	r31, X
 b18:	13 97       	sbiw	r26, 0x03	; 3
 b1a:	30 97       	sbiw	r30, 0x00	; 0
 b1c:	41 f0       	breq	.+16     	; 0xb2e <__vector_10+0xb0>
                {
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
 b1e:	8d 91       	ld	r24, X+
 b20:	9c 91       	ld	r25, X
 b22:	dc 01       	movw	r26, r24
 b24:	6d 91       	ld	r22, X+
 b26:	7d 91       	ld	r23, X+
 b28:	8d 91       	ld	r24, X+
 b2a:	9c 91       	ld	r25, X
 b2c:	09 95       	icall
 b2e:	03 5f       	subi	r16, 0xF3	; 243
 b30:	1f 4f       	sbci	r17, 0xFF	; 255
 b32:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
 b34:	ce 15       	cp	r28, r14
 b36:	df 05       	cpc	r29, r15
 b38:	31 f6       	brne	.-116    	; 0xac6 <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
 b3a:	ff 91       	pop	r31
 b3c:	ef 91       	pop	r30
 b3e:	df 91       	pop	r29
 b40:	cf 91       	pop	r28
 b42:	bf 91       	pop	r27
 b44:	af 91       	pop	r26
 b46:	9f 91       	pop	r25
 b48:	8f 91       	pop	r24
 b4a:	7f 91       	pop	r23
 b4c:	6f 91       	pop	r22
 b4e:	5f 91       	pop	r21
 b50:	4f 91       	pop	r20
 b52:	3f 91       	pop	r19
 b54:	2f 91       	pop	r18
 b56:	1f 91       	pop	r17
 b58:	0f 91       	pop	r16
 b5a:	ff 90       	pop	r15
 b5c:	ef 90       	pop	r14
 b5e:	0f 90       	pop	r0
 b60:	0f be       	out	0x3f, r0	; 63
 b62:	0f 90       	pop	r0
 b64:	1f 90       	pop	r1
 b66:	18 95       	reti

00000b68 <memset>:
 b68:	dc 01       	movw	r26, r24
 b6a:	01 c0       	rjmp	.+2      	; 0xb6e <memset+0x6>
 b6c:	6d 93       	st	X+, r22
 b6e:	41 50       	subi	r20, 0x01	; 1
 b70:	50 40       	sbci	r21, 0x00	; 0
 b72:	e0 f7       	brcc	.-8      	; 0xb6c <memset+0x4>
 b74:	08 95       	ret

00000b76 <_exit>:
 b76:	f8 94       	cli

00000b78 <__stop_program>:
 b78:	ff cf       	rjmp	.-2      	; 0xb78 <__stop_program>
