-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity module1_packet_detect_module1_packet_detect_Pipeline_STREAM_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_in_empty_n : IN STD_LOGIC;
    data_in_read : OUT STD_LOGIC;
    data_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_out_full_n : IN STD_LOGIC;
    data_out_write : OUT STD_LOGIC;
    startOffset_out_4_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    startOffset_out_4_full_n : IN STD_LOGIC;
    startOffset_out_4_write : OUT STD_LOGIC;
    num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
    detected_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    detected_out_ap_vld : OUT STD_LOGIC;
    startOffset_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    startOffset_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of module1_packet_detect_module1_packet_detect_Pipeline_STREAM_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv31_7FFFFFF0 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111110000";
    constant ap_const_lv31_E : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000001110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_FFE2 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln51_reg_2991 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal icmp_ln51_reg_2991_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3047 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3047_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3057 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3057_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal detected_load_1_reg_3219 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln95_reg_3223 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_reg_3227 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op512_write_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln51_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal data_in_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal data_out_blk_n : STD_LOGIC;
    signal startOffset_out_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal i_1_reg_2984 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln51_reg_2991_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2991_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2991_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2991_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2991_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2991_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2991_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2991_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln51_fu_1016_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2995 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2995_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2995_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2995_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2995_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2995_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2995_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal rxD_re_fu_1025_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal rxD_re_reg_3004 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal rxD_im_reg_3025 : STD_LOGIC_VECTOR (15 downto 0);
    signal rxD_im_reg_3025_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3047_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3047_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3047_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3047_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3047_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3047_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3047_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln78_fu_1059_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal icmp_ln87_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3057_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3057_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3057_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3057_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3057_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3057_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3057_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln93_fu_1069_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3061 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3061_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3061_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3061_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3061_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3061_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3061_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3061_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln75_fu_1255_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln75_1_fu_1259_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln75_1_reg_3072 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln75_3_fu_1262_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln75_3_reg_3078 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln79_fu_1265_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln75_1_fu_1456_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln75_1_reg_3090 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln76_fu_1461_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln76_reg_3095 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln78_1_fu_1469_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln79_1_fu_1475_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2329_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal cp_re_reg_3116 : STD_LOGIC_VECTOR (15 downto 0);
    signal cp_im_reg_3137 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2353_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal ps_reg_3163 : STD_LOGIC_VECTOR (15 downto 0);
    signal corrSum_re_1_fu_1523_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrSum_re_1_reg_3184 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrSum_im_1_fu_1540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrSum_im_1_reg_3189 : STD_LOGIC_VECTOR (31 downto 0);
    signal powSumAcc_3_fu_1982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal powSumAcc_3_reg_3194 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln89_fu_550_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln89_reg_3199 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln89_1_fu_554_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln89_1_reg_3204 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln89_fu_2209_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln89_reg_3209 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln91_fu_558_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln91_reg_3214 : STD_LOGIC_VECTOR (53 downto 0);
    signal detected_load_1_load_fu_2221_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln95_fu_2262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal startOffset_1_fu_2305_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal startOffset_1_reg_3231 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter9_stage0 : STD_LOGIC;
    signal ap_phi_mux_detected_1_phi_fu_536_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_detected_1_reg_533 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_144 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal i_2_fu_1010_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal cp_re_buf_fu_148 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_1_fu_152 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_2_fu_156 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_3_fu_160 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_4_fu_164 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_5_fu_168 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_6_fu_172 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_7_fu_176 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_8_fu_180 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_9_fu_184 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_10_fu_188 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_11_fu_192 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_12_fu_196 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_13_fu_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_14_fu_204 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_15_fu_208 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_fu_212 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_1_fu_216 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_2_fu_220 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_3_fu_224 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_4_fu_228 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_5_fu_232 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_6_fu_236 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_7_fu_240 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_8_fu_244 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_9_fu_248 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_10_fu_252 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_11_fu_256 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_12_fu_260 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_13_fu_264 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_14_fu_268 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_15_fu_272 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_fu_276 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_1_fu_280 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_2_fu_284 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_3_fu_288 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_4_fu_292 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_5_fu_296 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_6_fu_300 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_7_fu_304 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_8_fu_308 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_9_fu_312 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_10_fu_316 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_11_fu_320 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_12_fu_324 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_13_fu_328 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_14_fu_332 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_15_fu_336 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal startOffset_fu_340 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal sustainedCount_fu_344 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sustainedCount_3_fu_2273_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal detected_fu_348 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal powSumAcc_fu_352 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal powSumAcc_2_fu_2134_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrSum_im_fu_356 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal corrSum_im_2_fu_1824_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrSum_re_fu_360 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal corrSum_re_2_fu_1735_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_line_im_15_fu_364 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1332_state4 : BOOLEAN;
    signal delay_line_im_14_fu_368 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1342_state4 : BOOLEAN;
    signal delay_line_im_13_fu_372 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1351_state4 : BOOLEAN;
    signal delay_line_im_12_fu_376 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1360_state4 : BOOLEAN;
    signal delay_line_im_11_fu_380 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1369_state4 : BOOLEAN;
    signal delay_line_im_10_fu_384 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1378_state4 : BOOLEAN;
    signal delay_line_im_9_fu_388 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1387_state4 : BOOLEAN;
    signal delay_line_im_8_fu_392 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1396_state4 : BOOLEAN;
    signal delay_line_im_7_fu_396 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1405_state4 : BOOLEAN;
    signal delay_line_im_6_fu_400 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1414_state4 : BOOLEAN;
    signal delay_line_im_5_fu_404 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1423_state4 : BOOLEAN;
    signal delay_line_im_4_fu_408 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1432_state4 : BOOLEAN;
    signal delay_line_im_3_fu_412 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1441_state4 : BOOLEAN;
    signal delay_line_im_2_fu_416 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1450_state4 : BOOLEAN;
    signal delay_line_im_1_fu_420 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1459_state4 : BOOLEAN;
    signal delay_line_im_fu_424 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1468_state4 : BOOLEAN;
    signal delay_line_re_15_fu_428 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1479_state3 : BOOLEAN;
    signal delay_line_re_14_fu_432 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1489_state3 : BOOLEAN;
    signal delay_line_re_13_fu_436 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1498_state3 : BOOLEAN;
    signal delay_line_re_12_fu_440 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1507_state3 : BOOLEAN;
    signal delay_line_re_11_fu_444 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1516_state3 : BOOLEAN;
    signal delay_line_re_10_fu_448 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1525_state3 : BOOLEAN;
    signal delay_line_re_9_fu_452 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1534_state3 : BOOLEAN;
    signal delay_line_re_8_fu_456 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1543_state3 : BOOLEAN;
    signal delay_line_re_7_fu_460 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1552_state3 : BOOLEAN;
    signal delay_line_re_6_fu_464 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1561_state3 : BOOLEAN;
    signal delay_line_re_5_fu_468 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1570_state3 : BOOLEAN;
    signal delay_line_re_4_fu_472 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1579_state3 : BOOLEAN;
    signal delay_line_re_3_fu_476 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1588_state3 : BOOLEAN;
    signal delay_line_re_2_fu_480 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1597_state3 : BOOLEAN;
    signal delay_line_re_1_fu_484 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1606_state3 : BOOLEAN;
    signal delay_line_re_fu_488 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1615_state3 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal mul_ln89_fu_550_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln89_fu_1993_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln89_fu_550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln89_1_fu_554_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln89_1_fu_1998_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln89_1_fu_554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln91_fu_558_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln91_fu_2213_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln91_fu_558_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_fu_1000_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1039_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal n_fu_1054_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal rx_re_fu_1120_p33 : STD_LOGIC_VECTOR (15 downto 0);
    signal rx_re_fu_1120_p35 : STD_LOGIC_VECTOR (15 downto 0);
    signal rx_im_fu_1317_p33 : STD_LOGIC_VECTOR (15 downto 0);
    signal rx_im_fu_1317_p35 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln75_1_fu_1456_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln75_2_fu_1452_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln75_1_fu_1456_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln76_fu_1461_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln76_fu_1461_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln78_1_fu_1469_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln78_1_fu_1466_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln78_1_fu_1469_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2337_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2345_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ps_fu_1503_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2361_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal shl_ln_fu_1512_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln82_fu_1519_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1_fu_1529_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln83_fu_1536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_1652_p33 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_1652_p35 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln4_fu_1723_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln110_fu_1731_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_1741_p33 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_1741_p35 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln5_fu_1812_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln111_fu_1820_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln2_fu_1971_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln84_fu_1978_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_2051_p33 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_2051_p35 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln6_fu_2122_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln112_fu_2130_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2224_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln3_fu_2233_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal tmp_4_fu_2245_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln95_fu_2241_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal shl_ln95_1_fu_2254_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal empty_fu_2290_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln98_fu_2294_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_fu_2300_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2329_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2329_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2337_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2345_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2353_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2353_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2361_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2361_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2329_ce : STD_LOGIC;
    signal grp_fu_2337_ce : STD_LOGIC;
    signal grp_fu_2345_ce : STD_LOGIC;
    signal grp_fu_2353_ce : STD_LOGIC;
    signal grp_fu_2361_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_2188 : BOOLEAN;
    signal ap_condition_2192 : BOOLEAN;
    signal ap_condition_2196 : BOOLEAN;
    signal ap_condition_2200 : BOOLEAN;
    signal ap_condition_2204 : BOOLEAN;
    signal ap_condition_2208 : BOOLEAN;
    signal ap_condition_2212 : BOOLEAN;
    signal ap_condition_2216 : BOOLEAN;
    signal ap_condition_2220 : BOOLEAN;
    signal ap_condition_2224 : BOOLEAN;
    signal ap_condition_2228 : BOOLEAN;
    signal ap_condition_2232 : BOOLEAN;
    signal ap_condition_2236 : BOOLEAN;
    signal ap_condition_2240 : BOOLEAN;
    signal ap_condition_2244 : BOOLEAN;
    signal ap_condition_2248 : BOOLEAN;
    signal ap_condition_2252 : BOOLEAN;
    signal ap_condition_2256 : BOOLEAN;
    signal ap_condition_2292 : BOOLEAN;
    signal ap_condition_2297 : BOOLEAN;
    signal ap_condition_2301 : BOOLEAN;
    signal ap_condition_2305 : BOOLEAN;
    signal ap_condition_2309 : BOOLEAN;
    signal ap_condition_2313 : BOOLEAN;
    signal ap_condition_2317 : BOOLEAN;
    signal ap_condition_2321 : BOOLEAN;
    signal ap_condition_2325 : BOOLEAN;
    signal ap_condition_2329 : BOOLEAN;
    signal ap_condition_2333 : BOOLEAN;
    signal ap_condition_2337 : BOOLEAN;
    signal ap_condition_2341 : BOOLEAN;
    signal ap_condition_2345 : BOOLEAN;
    signal ap_condition_2349 : BOOLEAN;
    signal ap_condition_2353 : BOOLEAN;
    signal ap_condition_2357 : BOOLEAN;
    signal ap_condition_2361 : BOOLEAN;
    signal ap_condition_2365 : BOOLEAN;
    signal ap_condition_2372 : BOOLEAN;
    signal rx_re_fu_1120_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1317_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1652_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1741_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2051_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component module1_packet_detect_mul_32s_32s_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component module1_packet_detect_sparsemux_33_4_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component module1_packet_detect_mul_16s_16s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component module1_packet_detect_mul_16s_16s_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component module1_packet_detect_mac_muladd_16s_16s_29s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component module1_packet_detect_mac_muladd_16s_16s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component module1_packet_detect_mac_mulsub_16s_16s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component module1_packet_detect_mac_muladd_16s_16s_29ns_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component module1_packet_detect_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32s_32s_54_1_1_U1 : component module1_packet_detect_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => mul_ln89_fu_550_p0,
        din1 => mul_ln89_fu_550_p1,
        dout => mul_ln89_fu_550_p2);

    mul_32s_32s_54_1_1_U2 : component module1_packet_detect_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => mul_ln89_1_fu_554_p0,
        din1 => mul_ln89_1_fu_554_p1,
        dout => mul_ln89_1_fu_554_p2);

    mul_32s_32s_54_1_1_U3 : component module1_packet_detect_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => mul_ln91_fu_558_p0,
        din1 => mul_ln91_fu_558_p1,
        dout => mul_ln91_fu_558_p2);

    sparsemux_33_4_16_1_1_U4 : component module1_packet_detect_sparsemux_33_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 16,
        CASE1 => "0001",
        din1_WIDTH => 16,
        CASE2 => "0010",
        din2_WIDTH => 16,
        CASE3 => "0011",
        din3_WIDTH => 16,
        CASE4 => "0100",
        din4_WIDTH => 16,
        CASE5 => "0101",
        din5_WIDTH => 16,
        CASE6 => "0110",
        din6_WIDTH => 16,
        CASE7 => "0111",
        din7_WIDTH => 16,
        CASE8 => "1000",
        din8_WIDTH => 16,
        CASE9 => "1001",
        din9_WIDTH => 16,
        CASE10 => "1010",
        din10_WIDTH => 16,
        CASE11 => "1011",
        din11_WIDTH => 16,
        CASE12 => "1100",
        din12_WIDTH => 16,
        CASE13 => "1101",
        din13_WIDTH => 16,
        CASE14 => "1110",
        din14_WIDTH => 16,
        CASE15 => "1111",
        din15_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => delay_line_re_fu_488,
        din1 => delay_line_re_1_fu_484,
        din2 => delay_line_re_2_fu_480,
        din3 => delay_line_re_3_fu_476,
        din4 => delay_line_re_4_fu_472,
        din5 => delay_line_re_5_fu_468,
        din6 => delay_line_re_6_fu_464,
        din7 => delay_line_re_7_fu_460,
        din8 => delay_line_re_8_fu_456,
        din9 => delay_line_re_9_fu_452,
        din10 => delay_line_re_10_fu_448,
        din11 => delay_line_re_11_fu_444,
        din12 => delay_line_re_12_fu_440,
        din13 => delay_line_re_13_fu_436,
        din14 => delay_line_re_14_fu_432,
        din15 => delay_line_re_15_fu_428,
        def => rx_re_fu_1120_p33,
        sel => trunc_ln51_reg_2995_pp0_iter1_reg,
        dout => rx_re_fu_1120_p35);

    sparsemux_33_4_16_1_1_U5 : component module1_packet_detect_sparsemux_33_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 16,
        CASE1 => "0001",
        din1_WIDTH => 16,
        CASE2 => "0010",
        din2_WIDTH => 16,
        CASE3 => "0011",
        din3_WIDTH => 16,
        CASE4 => "0100",
        din4_WIDTH => 16,
        CASE5 => "0101",
        din5_WIDTH => 16,
        CASE6 => "0110",
        din6_WIDTH => 16,
        CASE7 => "0111",
        din7_WIDTH => 16,
        CASE8 => "1000",
        din8_WIDTH => 16,
        CASE9 => "1001",
        din9_WIDTH => 16,
        CASE10 => "1010",
        din10_WIDTH => 16,
        CASE11 => "1011",
        din11_WIDTH => 16,
        CASE12 => "1100",
        din12_WIDTH => 16,
        CASE13 => "1101",
        din13_WIDTH => 16,
        CASE14 => "1110",
        din14_WIDTH => 16,
        CASE15 => "1111",
        din15_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => delay_line_im_fu_424,
        din1 => delay_line_im_1_fu_420,
        din2 => delay_line_im_2_fu_416,
        din3 => delay_line_im_3_fu_412,
        din4 => delay_line_im_4_fu_408,
        din5 => delay_line_im_5_fu_404,
        din6 => delay_line_im_6_fu_400,
        din7 => delay_line_im_7_fu_396,
        din8 => delay_line_im_8_fu_392,
        din9 => delay_line_im_9_fu_388,
        din10 => delay_line_im_10_fu_384,
        din11 => delay_line_im_11_fu_380,
        din12 => delay_line_im_12_fu_376,
        din13 => delay_line_im_13_fu_372,
        din14 => delay_line_im_14_fu_368,
        din15 => delay_line_im_15_fu_364,
        def => rx_im_fu_1317_p33,
        sel => trunc_ln51_reg_2995_pp0_iter2_reg,
        dout => rx_im_fu_1317_p35);

    mul_16s_16s_28_1_1_U6 : component module1_packet_detect_mul_16s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln75_1_fu_1456_p0,
        din1 => mul_ln75_1_fu_1456_p1,
        dout => mul_ln75_1_fu_1456_p2);

    mul_16s_16s_28_1_1_U7 : component module1_packet_detect_mul_16s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln76_fu_1461_p0,
        din1 => mul_ln76_fu_1461_p1,
        dout => mul_ln76_fu_1461_p2);

    mul_16s_16s_29_1_1_U8 : component module1_packet_detect_mul_16s_16s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 29)
    port map (
        din0 => mul_ln78_1_fu_1469_p0,
        din1 => mul_ln78_1_fu_1469_p1,
        dout => mul_ln78_1_fu_1469_p2);

    sparsemux_33_4_16_1_1_U9 : component module1_packet_detect_sparsemux_33_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1111",
        din0_WIDTH => 16,
        CASE1 => "0000",
        din1_WIDTH => 16,
        CASE2 => "0001",
        din2_WIDTH => 16,
        CASE3 => "0010",
        din3_WIDTH => 16,
        CASE4 => "0011",
        din4_WIDTH => 16,
        CASE5 => "0100",
        din5_WIDTH => 16,
        CASE6 => "0101",
        din6_WIDTH => 16,
        CASE7 => "0110",
        din7_WIDTH => 16,
        CASE8 => "0111",
        din8_WIDTH => 16,
        CASE9 => "1000",
        din9_WIDTH => 16,
        CASE10 => "1001",
        din10_WIDTH => 16,
        CASE11 => "1010",
        din11_WIDTH => 16,
        CASE12 => "1011",
        din12_WIDTH => 16,
        CASE13 => "1100",
        din13_WIDTH => 16,
        CASE14 => "1101",
        din14_WIDTH => 16,
        CASE15 => "1110",
        din15_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => cp_re_buf_fu_148,
        din1 => cp_re_buf_1_fu_152,
        din2 => cp_re_buf_2_fu_156,
        din3 => cp_re_buf_3_fu_160,
        din4 => cp_re_buf_4_fu_164,
        din5 => cp_re_buf_5_fu_168,
        din6 => cp_re_buf_6_fu_172,
        din7 => cp_re_buf_7_fu_176,
        din8 => cp_re_buf_8_fu_180,
        din9 => cp_re_buf_9_fu_184,
        din10 => cp_re_buf_10_fu_188,
        din11 => cp_re_buf_11_fu_192,
        din12 => cp_re_buf_12_fu_196,
        din13 => cp_re_buf_13_fu_200,
        din14 => cp_re_buf_14_fu_204,
        din15 => cp_re_buf_15_fu_208,
        def => tmp_5_fu_1652_p33,
        sel => trunc_ln51_reg_2995_pp0_iter5_reg,
        dout => tmp_5_fu_1652_p35);

    sparsemux_33_4_16_1_1_U10 : component module1_packet_detect_sparsemux_33_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1111",
        din0_WIDTH => 16,
        CASE1 => "0000",
        din1_WIDTH => 16,
        CASE2 => "0001",
        din2_WIDTH => 16,
        CASE3 => "0010",
        din3_WIDTH => 16,
        CASE4 => "0011",
        din4_WIDTH => 16,
        CASE5 => "0100",
        din5_WIDTH => 16,
        CASE6 => "0101",
        din6_WIDTH => 16,
        CASE7 => "0110",
        din7_WIDTH => 16,
        CASE8 => "0111",
        din8_WIDTH => 16,
        CASE9 => "1000",
        din9_WIDTH => 16,
        CASE10 => "1001",
        din10_WIDTH => 16,
        CASE11 => "1010",
        din11_WIDTH => 16,
        CASE12 => "1011",
        din12_WIDTH => 16,
        CASE13 => "1100",
        din13_WIDTH => 16,
        CASE14 => "1101",
        din14_WIDTH => 16,
        CASE15 => "1110",
        din15_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => cp_im_buf_fu_212,
        din1 => cp_im_buf_1_fu_216,
        din2 => cp_im_buf_2_fu_220,
        din3 => cp_im_buf_3_fu_224,
        din4 => cp_im_buf_4_fu_228,
        din5 => cp_im_buf_5_fu_232,
        din6 => cp_im_buf_6_fu_236,
        din7 => cp_im_buf_7_fu_240,
        din8 => cp_im_buf_8_fu_244,
        din9 => cp_im_buf_9_fu_248,
        din10 => cp_im_buf_10_fu_252,
        din11 => cp_im_buf_11_fu_256,
        din12 => cp_im_buf_12_fu_260,
        din13 => cp_im_buf_13_fu_264,
        din14 => cp_im_buf_14_fu_268,
        din15 => cp_im_buf_15_fu_272,
        def => tmp_6_fu_1741_p33,
        sel => trunc_ln51_reg_2995_pp0_iter5_reg,
        dout => tmp_6_fu_1741_p35);

    sparsemux_33_4_16_1_1_U11 : component module1_packet_detect_sparsemux_33_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1111",
        din0_WIDTH => 16,
        CASE1 => "0000",
        din1_WIDTH => 16,
        CASE2 => "0001",
        din2_WIDTH => 16,
        CASE3 => "0010",
        din3_WIDTH => 16,
        CASE4 => "0011",
        din4_WIDTH => 16,
        CASE5 => "0100",
        din5_WIDTH => 16,
        CASE6 => "0101",
        din6_WIDTH => 16,
        CASE7 => "0110",
        din7_WIDTH => 16,
        CASE8 => "0111",
        din8_WIDTH => 16,
        CASE9 => "1000",
        din9_WIDTH => 16,
        CASE10 => "1001",
        din10_WIDTH => 16,
        CASE11 => "1010",
        din11_WIDTH => 16,
        CASE12 => "1011",
        din12_WIDTH => 16,
        CASE13 => "1100",
        din13_WIDTH => 16,
        CASE14 => "1101",
        din14_WIDTH => 16,
        CASE15 => "1110",
        din15_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => ps_buf_fu_276,
        din1 => ps_buf_1_fu_280,
        din2 => ps_buf_2_fu_284,
        din3 => ps_buf_3_fu_288,
        din4 => ps_buf_4_fu_292,
        din5 => ps_buf_5_fu_296,
        din6 => ps_buf_6_fu_300,
        din7 => ps_buf_7_fu_304,
        din8 => ps_buf_8_fu_308,
        din9 => ps_buf_9_fu_312,
        din10 => ps_buf_10_fu_316,
        din11 => ps_buf_11_fu_320,
        din12 => ps_buf_12_fu_324,
        din13 => ps_buf_13_fu_328,
        din14 => ps_buf_14_fu_332,
        din15 => ps_buf_15_fu_336,
        def => tmp_7_fu_2051_p33,
        sel => trunc_ln51_reg_2995_pp0_iter6_reg,
        dout => tmp_7_fu_2051_p35);

    mac_muladd_16s_16s_29s_29_4_1_U12 : component module1_packet_detect_mac_muladd_16s_16s_29s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2329_p0,
        din1 => grp_fu_2329_p1,
        din2 => mul_ln78_1_fu_1469_p2,
        ce => grp_fu_2329_ce,
        dout => grp_fu_2329_p3);

    mac_muladd_16s_16s_28s_28_4_1_U13 : component module1_packet_detect_mac_muladd_16s_16s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2337_p0,
        din1 => rxD_re_reg_3004,
        din2 => mul_ln75_1_reg_3090,
        ce => grp_fu_2337_ce,
        dout => grp_fu_2337_p3);

    mac_mulsub_16s_16s_28s_28_4_1_U14 : component module1_packet_detect_mac_mulsub_16s_16s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2345_p0,
        din1 => rxD_im_reg_3025,
        din2 => mul_ln76_reg_3095,
        ce => grp_fu_2345_ce,
        dout => grp_fu_2345_p3);

    mac_muladd_16s_16s_29ns_29_4_1_U15 : component module1_packet_detect_mac_muladd_16s_16s_29ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2353_p0,
        din1 => grp_fu_2353_p1,
        din2 => grp_fu_2329_p3,
        ce => grp_fu_2353_ce,
        dout => grp_fu_2353_p3);

    mac_muladd_16s_16s_29ns_29_4_1_U16 : component module1_packet_detect_mac_muladd_16s_16s_29ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2361_p0,
        din1 => grp_fu_2361_p1,
        din2 => grp_fu_2353_p3,
        ce => grp_fu_2361_ce,
        dout => grp_fu_2361_p3);

    flow_control_loop_pipe_sequential_init_U : component module1_packet_detect_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage0)) then 
                    ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    corrSum_im_fu_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    corrSum_im_fu_356 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_2192)) then 
                    corrSum_im_fu_356 <= corrSum_im_2_fu_1824_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2188)) then 
                    corrSum_im_fu_356 <= corrSum_im_1_fu_1540_p2;
                end if;
            end if; 
        end if;
    end process;

    corrSum_re_fu_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    corrSum_re_fu_360 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_2192)) then 
                    corrSum_re_fu_360 <= corrSum_re_2_fu_1735_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2188)) then 
                    corrSum_re_fu_360 <= corrSum_re_1_fu_1523_p2;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_10_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_10_fu_252 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2196)) then 
                    cp_im_buf_10_fu_252 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_11_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_11_fu_256 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2200)) then 
                    cp_im_buf_11_fu_256 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_12_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_12_fu_260 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2204)) then 
                    cp_im_buf_12_fu_260 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_13_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_13_fu_264 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2208)) then 
                    cp_im_buf_13_fu_264 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_14_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_14_fu_268 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2212)) then 
                    cp_im_buf_14_fu_268 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_15_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_15_fu_272 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2216)) then 
                    cp_im_buf_15_fu_272 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_1_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_1_fu_216 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2220)) then 
                    cp_im_buf_1_fu_216 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_2_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_2_fu_220 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2224)) then 
                    cp_im_buf_2_fu_220 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_3_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_3_fu_224 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2228)) then 
                    cp_im_buf_3_fu_224 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_4_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_4_fu_228 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2232)) then 
                    cp_im_buf_4_fu_228 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_5_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_5_fu_232 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2236)) then 
                    cp_im_buf_5_fu_232 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_6_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_6_fu_236 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2240)) then 
                    cp_im_buf_6_fu_236 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_7_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_7_fu_240 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2244)) then 
                    cp_im_buf_7_fu_240 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_8_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_8_fu_244 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2248)) then 
                    cp_im_buf_8_fu_244 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_9_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_9_fu_248 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2252)) then 
                    cp_im_buf_9_fu_248 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_fu_212 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2256)) then 
                    cp_im_buf_fu_212 <= cp_im_reg_3137;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_10_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_10_fu_188 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2196)) then 
                    cp_re_buf_10_fu_188 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_11_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_11_fu_192 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2200)) then 
                    cp_re_buf_11_fu_192 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_12_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_12_fu_196 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2204)) then 
                    cp_re_buf_12_fu_196 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_13_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_13_fu_200 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2208)) then 
                    cp_re_buf_13_fu_200 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_14_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_14_fu_204 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2212)) then 
                    cp_re_buf_14_fu_204 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_15_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_15_fu_208 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2216)) then 
                    cp_re_buf_15_fu_208 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_1_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_1_fu_152 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2220)) then 
                    cp_re_buf_1_fu_152 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_2_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_2_fu_156 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2224)) then 
                    cp_re_buf_2_fu_156 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_3_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_3_fu_160 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2228)) then 
                    cp_re_buf_3_fu_160 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_4_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_4_fu_164 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2232)) then 
                    cp_re_buf_4_fu_164 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_5_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_5_fu_168 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2236)) then 
                    cp_re_buf_5_fu_168 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_6_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_6_fu_172 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2240)) then 
                    cp_re_buf_6_fu_172 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_7_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_7_fu_176 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2244)) then 
                    cp_re_buf_7_fu_176 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_8_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_8_fu_180 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2248)) then 
                    cp_re_buf_8_fu_180 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_9_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_9_fu_184 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2252)) then 
                    cp_re_buf_9_fu_184 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_fu_148 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2256)) then 
                    cp_re_buf_fu_148 <= cp_re_reg_3116;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_10_fu_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_10_fu_384 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1378_state4 = ap_const_boolean_1))) then 
                    delay_line_im_10_fu_384 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_11_fu_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_11_fu_380 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1369_state4 = ap_const_boolean_1))) then 
                    delay_line_im_11_fu_380 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_12_fu_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_12_fu_376 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1360_state4 = ap_const_boolean_1))) then 
                    delay_line_im_12_fu_376 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_13_fu_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_13_fu_372 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1351_state4 = ap_const_boolean_1))) then 
                    delay_line_im_13_fu_372 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_14_fu_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_14_fu_368 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1342_state4 = ap_const_boolean_1))) then 
                    delay_line_im_14_fu_368 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_15_fu_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_15_fu_364 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1332_state4 = ap_const_boolean_1))) then 
                    delay_line_im_15_fu_364 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_1_fu_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_1_fu_420 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1459_state4 = ap_const_boolean_1))) then 
                    delay_line_im_1_fu_420 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_2_fu_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_2_fu_416 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1450_state4 = ap_const_boolean_1))) then 
                    delay_line_im_2_fu_416 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_3_fu_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_3_fu_412 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1441_state4 = ap_const_boolean_1))) then 
                    delay_line_im_3_fu_412 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_4_fu_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_4_fu_408 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1432_state4 = ap_const_boolean_1))) then 
                    delay_line_im_4_fu_408 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_5_fu_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_5_fu_404 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1423_state4 = ap_const_boolean_1))) then 
                    delay_line_im_5_fu_404 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_6_fu_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_6_fu_400 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1414_state4 = ap_const_boolean_1))) then 
                    delay_line_im_6_fu_400 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_7_fu_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_7_fu_396 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1405_state4 = ap_const_boolean_1))) then 
                    delay_line_im_7_fu_396 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_8_fu_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_8_fu_392 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1396_state4 = ap_const_boolean_1))) then 
                    delay_line_im_8_fu_392 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_9_fu_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_9_fu_388 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1387_state4 = ap_const_boolean_1))) then 
                    delay_line_im_9_fu_388 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_fu_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_fu_424 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred1468_state4 = ap_const_boolean_1))) then 
                    delay_line_im_fu_424 <= rxD_im_reg_3025_pp0_iter2_reg;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_10_fu_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_10_fu_448 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1525_state3 = ap_const_boolean_1))) then 
                    delay_line_re_10_fu_448 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_11_fu_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_11_fu_444 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1516_state3 = ap_const_boolean_1))) then 
                    delay_line_re_11_fu_444 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_12_fu_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_12_fu_440 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1507_state3 = ap_const_boolean_1))) then 
                    delay_line_re_12_fu_440 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_13_fu_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_13_fu_436 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1498_state3 = ap_const_boolean_1))) then 
                    delay_line_re_13_fu_436 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_14_fu_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_14_fu_432 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1489_state3 = ap_const_boolean_1))) then 
                    delay_line_re_14_fu_432 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_15_fu_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_15_fu_428 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1479_state3 = ap_const_boolean_1))) then 
                    delay_line_re_15_fu_428 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_1_fu_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_1_fu_484 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1606_state3 = ap_const_boolean_1))) then 
                    delay_line_re_1_fu_484 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_2_fu_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_2_fu_480 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1597_state3 = ap_const_boolean_1))) then 
                    delay_line_re_2_fu_480 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_3_fu_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_3_fu_476 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1588_state3 = ap_const_boolean_1))) then 
                    delay_line_re_3_fu_476 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_4_fu_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_4_fu_472 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1579_state3 = ap_const_boolean_1))) then 
                    delay_line_re_4_fu_472 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_5_fu_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_5_fu_468 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1570_state3 = ap_const_boolean_1))) then 
                    delay_line_re_5_fu_468 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_6_fu_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_6_fu_464 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1561_state3 = ap_const_boolean_1))) then 
                    delay_line_re_6_fu_464 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_7_fu_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_7_fu_460 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1552_state3 = ap_const_boolean_1))) then 
                    delay_line_re_7_fu_460 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_8_fu_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_8_fu_456 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1543_state3 = ap_const_boolean_1))) then 
                    delay_line_re_8_fu_456 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_9_fu_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_9_fu_452 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1534_state3 = ap_const_boolean_1))) then 
                    delay_line_re_9_fu_452 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_fu_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_fu_488 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1615_state3 = ap_const_boolean_1))) then 
                    delay_line_re_fu_488 <= rxD_re_reg_3004;
                end if;
            end if; 
        end if;
    end process;

    detected_fu_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    detected_fu_348 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_2292)) then 
                    detected_fu_348 <= ap_phi_mux_detected_1_phi_fu_536_p8;
                end if;
            end if; 
        end if;
    end process;

    i_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln51_fu_1004_p2 = ap_const_lv1_1))) then 
                    i_fu_144 <= i_2_fu_1010_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_144 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;

    powSumAcc_fu_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    powSumAcc_fu_352 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_2301)) then 
                    powSumAcc_fu_352 <= powSumAcc_2_fu_2134_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2297)) then 
                    powSumAcc_fu_352 <= powSumAcc_3_fu_1982_p2;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_10_fu_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_10_fu_316 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2305)) then 
                    ps_buf_10_fu_316 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_11_fu_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_11_fu_320 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2309)) then 
                    ps_buf_11_fu_320 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_12_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_12_fu_324 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2313)) then 
                    ps_buf_12_fu_324 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_13_fu_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_13_fu_328 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2317)) then 
                    ps_buf_13_fu_328 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_14_fu_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_14_fu_332 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2321)) then 
                    ps_buf_14_fu_332 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_15_fu_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_15_fu_336 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2325)) then 
                    ps_buf_15_fu_336 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_1_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_1_fu_280 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2329)) then 
                    ps_buf_1_fu_280 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_2_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_2_fu_284 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2333)) then 
                    ps_buf_2_fu_284 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_3_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_3_fu_288 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2337)) then 
                    ps_buf_3_fu_288 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_4_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_4_fu_292 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2341)) then 
                    ps_buf_4_fu_292 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_5_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_5_fu_296 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2345)) then 
                    ps_buf_5_fu_296 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_6_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_6_fu_300 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2349)) then 
                    ps_buf_6_fu_300 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_7_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_7_fu_304 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2353)) then 
                    ps_buf_7_fu_304 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_8_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_8_fu_308 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2357)) then 
                    ps_buf_8_fu_308 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_9_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_9_fu_312 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2361)) then 
                    ps_buf_9_fu_312 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_fu_276 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2365)) then 
                    ps_buf_fu_276 <= ps_reg_3163;
                end if;
            end if; 
        end if;
    end process;

    startOffset_fu_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    startOffset_fu_340 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2372)) then 
                    startOffset_fu_340 <= startOffset_1_fu_2305_p2;
                end if;
            end if; 
        end if;
    end process;

    sustainedCount_fu_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_2262_p2 = ap_const_lv1_1) and (detected_load_1_load_fu_2221_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3057_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
                sustainedCount_fu_344 <= sustainedCount_3_fu_2273_p2;
            elsif ((((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((icmp_ln95_fu_2262_p2 = ap_const_lv1_0) and (detected_load_1_load_fu_2221_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3057_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
                sustainedCount_fu_344 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                add_ln89_reg_3209 <= add_ln89_fu_2209_p2;
                corrSum_im_1_reg_3189 <= corrSum_im_1_fu_1540_p2;
                corrSum_re_1_reg_3184 <= corrSum_re_1_fu_1523_p2;
                cp_im_reg_3137 <= grp_fu_2345_p3(27 downto 12);
                cp_re_reg_3116 <= grp_fu_2337_p3(27 downto 12);
                detected_load_1_reg_3219 <= detected_fu_348;
                icmp_ln65_reg_3047_pp0_iter2_reg <= icmp_ln65_reg_3047;
                icmp_ln65_reg_3047_pp0_iter3_reg <= icmp_ln65_reg_3047_pp0_iter2_reg;
                icmp_ln65_reg_3047_pp0_iter4_reg <= icmp_ln65_reg_3047_pp0_iter3_reg;
                icmp_ln65_reg_3047_pp0_iter5_reg <= icmp_ln65_reg_3047_pp0_iter4_reg;
                icmp_ln65_reg_3047_pp0_iter6_reg <= icmp_ln65_reg_3047_pp0_iter5_reg;
                icmp_ln65_reg_3047_pp0_iter7_reg <= icmp_ln65_reg_3047_pp0_iter6_reg;
                icmp_ln65_reg_3047_pp0_iter8_reg <= icmp_ln65_reg_3047_pp0_iter7_reg;
                icmp_ln65_reg_3047_pp0_iter9_reg <= icmp_ln65_reg_3047_pp0_iter8_reg;
                icmp_ln87_reg_3057_pp0_iter2_reg <= icmp_ln87_reg_3057;
                icmp_ln87_reg_3057_pp0_iter3_reg <= icmp_ln87_reg_3057_pp0_iter2_reg;
                icmp_ln87_reg_3057_pp0_iter4_reg <= icmp_ln87_reg_3057_pp0_iter3_reg;
                icmp_ln87_reg_3057_pp0_iter5_reg <= icmp_ln87_reg_3057_pp0_iter4_reg;
                icmp_ln87_reg_3057_pp0_iter6_reg <= icmp_ln87_reg_3057_pp0_iter5_reg;
                icmp_ln87_reg_3057_pp0_iter7_reg <= icmp_ln87_reg_3057_pp0_iter6_reg;
                icmp_ln87_reg_3057_pp0_iter8_reg <= icmp_ln87_reg_3057_pp0_iter7_reg;
                icmp_ln87_reg_3057_pp0_iter9_reg <= icmp_ln87_reg_3057_pp0_iter8_reg;
                icmp_ln95_reg_3223 <= icmp_ln95_fu_2262_p2;
                icmp_ln97_reg_3227 <= icmp_ln97_fu_2279_p2;
                mul_ln75_1_reg_3090 <= mul_ln75_1_fu_1456_p2;
                mul_ln76_reg_3095 <= mul_ln76_fu_1461_p2;
                mul_ln89_1_reg_3204 <= mul_ln89_1_fu_554_p2;
                mul_ln89_reg_3199 <= mul_ln89_fu_550_p2;
                mul_ln91_reg_3214 <= mul_ln91_fu_558_p2;
                powSumAcc_3_reg_3194 <= powSumAcc_3_fu_1982_p2;
                ps_reg_3163 <= ps_fu_1503_p1(28 downto 13);
                rxD_im_reg_3025_pp0_iter2_reg <= rxD_im_reg_3025;
                sext_ln75_1_reg_3072 <= sext_ln75_1_fu_1259_p1;
                sext_ln75_3_reg_3078 <= sext_ln75_3_fu_1262_p1;
                startOffset_1_reg_3231 <= startOffset_1_fu_2305_p2;
                trunc_ln93_reg_3061_pp0_iter2_reg <= trunc_ln93_reg_3061;
                trunc_ln93_reg_3061_pp0_iter3_reg <= trunc_ln93_reg_3061_pp0_iter2_reg;
                trunc_ln93_reg_3061_pp0_iter4_reg <= trunc_ln93_reg_3061_pp0_iter3_reg;
                trunc_ln93_reg_3061_pp0_iter5_reg <= trunc_ln93_reg_3061_pp0_iter4_reg;
                trunc_ln93_reg_3061_pp0_iter6_reg <= trunc_ln93_reg_3061_pp0_iter5_reg;
                trunc_ln93_reg_3061_pp0_iter7_reg <= trunc_ln93_reg_3061_pp0_iter6_reg;
                trunc_ln93_reg_3061_pp0_iter8_reg <= trunc_ln93_reg_3061_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    ap_predicate_pred1479_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_F));
                    ap_predicate_pred1489_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_E));
                    ap_predicate_pred1498_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_D));
                    ap_predicate_pred1507_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_C));
                    ap_predicate_pred1516_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_B));
                    ap_predicate_pred1525_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_A));
                    ap_predicate_pred1534_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_9));
                    ap_predicate_pred1543_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_8));
                    ap_predicate_pred1552_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_7));
                    ap_predicate_pred1561_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_6));
                    ap_predicate_pred1570_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_5));
                    ap_predicate_pred1579_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_4));
                    ap_predicate_pred1588_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_3));
                    ap_predicate_pred1597_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_2));
                    ap_predicate_pred1606_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_1));
                    ap_predicate_pred1615_state3 <= ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (trunc_ln51_reg_2995 = ap_const_lv4_0));
                i_1_reg_2984 <= ap_sig_allocacmp_i_1;
                icmp_ln51_reg_2991 <= icmp_ln51_fu_1004_p2;
                icmp_ln51_reg_2991_pp0_iter1_reg <= icmp_ln51_reg_2991;
                trunc_ln51_reg_2995 <= trunc_ln51_fu_1016_p1;
                trunc_ln51_reg_2995_pp0_iter1_reg <= trunc_ln51_reg_2995;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    ap_predicate_pred1332_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_F) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1342_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_E) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1351_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_D) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1360_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_C) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1369_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_B) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1378_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_A) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1387_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_9) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1396_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1405_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_7) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1414_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1423_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_5) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1432_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1441_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_3) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1450_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_2) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1459_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_1) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                    ap_predicate_pred1468_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg = ap_const_lv4_0) and (icmp_ln51_reg_2991_pp0_iter1_reg = ap_const_lv1_1));
                icmp_ln51_reg_2991_pp0_iter2_reg <= icmp_ln51_reg_2991_pp0_iter1_reg;
                icmp_ln51_reg_2991_pp0_iter3_reg <= icmp_ln51_reg_2991_pp0_iter2_reg;
                icmp_ln51_reg_2991_pp0_iter4_reg <= icmp_ln51_reg_2991_pp0_iter3_reg;
                icmp_ln51_reg_2991_pp0_iter5_reg <= icmp_ln51_reg_2991_pp0_iter4_reg;
                icmp_ln51_reg_2991_pp0_iter6_reg <= icmp_ln51_reg_2991_pp0_iter5_reg;
                icmp_ln51_reg_2991_pp0_iter7_reg <= icmp_ln51_reg_2991_pp0_iter6_reg;
                icmp_ln51_reg_2991_pp0_iter8_reg <= icmp_ln51_reg_2991_pp0_iter7_reg;
                icmp_ln51_reg_2991_pp0_iter9_reg <= icmp_ln51_reg_2991_pp0_iter8_reg;
                trunc_ln51_reg_2995_pp0_iter2_reg <= trunc_ln51_reg_2995_pp0_iter1_reg;
                trunc_ln51_reg_2995_pp0_iter3_reg <= trunc_ln51_reg_2995_pp0_iter2_reg;
                trunc_ln51_reg_2995_pp0_iter4_reg <= trunc_ln51_reg_2995_pp0_iter3_reg;
                trunc_ln51_reg_2995_pp0_iter5_reg <= trunc_ln51_reg_2995_pp0_iter4_reg;
                trunc_ln51_reg_2995_pp0_iter6_reg <= trunc_ln51_reg_2995_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                icmp_ln65_reg_3047 <= icmp_ln65_fu_1048_p2;
                icmp_ln87_reg_3057 <= icmp_ln87_fu_1063_p2;
                rxD_im_reg_3025 <= data_in_dout(31 downto 16);
                rxD_re_reg_3004 <= rxD_re_fu_1025_p1;
                trunc_ln93_reg_3061 <= trunc_ln93_fu_1069_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln89_fu_2209_p2 <= std_logic_vector(unsigned(mul_ln89_reg_3199) + unsigned(mul_ln89_1_reg_3204));
    add_ln98_fu_2300_p2 <= std_logic_vector(unsigned(trunc_ln93_reg_3061_pp0_iter8_reg) + unsigned(xor_ln98_fu_2294_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state11_pp0_stage0_iter10_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10_grp1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state11_pp0_stage0_iter10_grp1)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10_grp1)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state11_pp0_stage0_iter10_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10_grp1)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state11_pp0_stage0_iter10_grp1)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10_grp1)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter10_grp1_assign_proc : process(startOffset_out_4_full_n, ap_predicate_op512_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_grp1 <= ((startOffset_out_4_full_n = ap_const_logic_0) and (ap_predicate_op512_write_state11 = ap_const_boolean_1));
    end process;


    ap_block_state2_pp0_stage0_iter1_grp1_assign_proc : process(data_in_empty_n, data_out_full_n, icmp_ln51_reg_2991)
    begin
                ap_block_state2_pp0_stage0_iter1_grp1 <= (((icmp_ln51_reg_2991 = ap_const_lv1_1) and (data_out_full_n = ap_const_logic_0)) or ((icmp_ln51_reg_2991 = ap_const_lv1_1) and (data_in_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_2188_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg, icmp_ln87_reg_3057_pp0_iter5_reg)
    begin
                ap_condition_2188 <= ((icmp_ln87_reg_3057_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2192_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg, icmp_ln87_reg_3057_pp0_iter5_reg)
    begin
                ap_condition_2192 <= ((icmp_ln87_reg_3057_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2196_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2196 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_A) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2200_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2200 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_B) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2204_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2204 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_C) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2208_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2208 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_D) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2212_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2212 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_E) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2216_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2216 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_F) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2220_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2220 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_1) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2224_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2224 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_2) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2228_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2228 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_3) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2232_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2232 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_4) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2236_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2236 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_5) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2240_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2240 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_6) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2244_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2244 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_7) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2248_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2248 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_8) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2252_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2252 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_9) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2256_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2991_pp0_iter5_reg, trunc_ln51_reg_2995_pp0_iter5_reg, icmp_ln65_reg_3047_pp0_iter5_reg)
    begin
                ap_condition_2256 <= ((icmp_ln65_reg_3047_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter5_reg = ap_const_lv4_0) and (icmp_ln51_reg_2991_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2292_assign_proc : process(ap_enable_reg_pp0_iter9, icmp_ln51_reg_2991_pp0_iter8_reg, icmp_ln65_reg_3047_pp0_iter8_reg, icmp_ln87_reg_3057_pp0_iter8_reg)
    begin
                ap_condition_2292 <= ((icmp_ln87_reg_3057_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;


    ap_condition_2297_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg, icmp_ln87_reg_3057_pp0_iter6_reg)
    begin
                ap_condition_2297 <= ((icmp_ln87_reg_3057_pp0_iter6_reg = ap_const_lv1_0) and (icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2301_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg, icmp_ln87_reg_3057_pp0_iter6_reg)
    begin
                ap_condition_2301 <= ((icmp_ln87_reg_3057_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2305_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2305 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_A) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2309_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2309 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_B) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2313_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2313 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_C) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2317_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2317 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_D) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2321_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2321 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_E) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2325_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2325 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_F) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2329_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2329 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_1) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2333_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2333 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_2) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2337_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2337 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_3) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2341_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2341 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_4) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2345_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2345 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_5) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2349_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2349 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_6) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2353_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2353 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_7) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2357_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2357 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_8) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2361_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2361 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_9) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2365_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2991_pp0_iter6_reg, trunc_ln51_reg_2995_pp0_iter6_reg, icmp_ln65_reg_3047_pp0_iter6_reg)
    begin
                ap_condition_2365 <= ((icmp_ln65_reg_3047_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2995_pp0_iter6_reg = ap_const_lv4_0) and (icmp_ln51_reg_2991_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2372_assign_proc : process(ap_enable_reg_pp0_iter9, icmp_ln51_reg_2991_pp0_iter8_reg, icmp_ln65_reg_3047_pp0_iter8_reg, icmp_ln87_reg_3057_pp0_iter8_reg, detected_load_1_load_fu_2221_p1, icmp_ln95_fu_2262_p2, icmp_ln97_fu_2279_p2)
    begin
                ap_condition_2372 <= ((icmp_ln97_fu_2279_p2 = ap_const_lv1_1) and (icmp_ln95_fu_2262_p2 = ap_const_lv1_1) and (detected_load_1_load_fu_2221_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3057_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln51_fu_1004_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln51_fu_1004_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter9_stage0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_subdone, icmp_ln51_reg_2991_pp0_iter8_reg)
    begin
        if (((icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter9_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter9_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter9_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_detected_1_phi_fu_536_p8_assign_proc : process(icmp_ln51_reg_2991_pp0_iter8_reg, icmp_ln65_reg_3047_pp0_iter8_reg, icmp_ln87_reg_3057_pp0_iter8_reg, detected_load_1_load_fu_2221_p1, icmp_ln95_fu_2262_p2, icmp_ln97_fu_2279_p2, ap_phi_reg_pp0_iter9_detected_1_reg_533)
    begin
        if ((((icmp_ln97_fu_2279_p2 = ap_const_lv1_0) and (icmp_ln95_fu_2262_p2 = ap_const_lv1_1) and (detected_load_1_load_fu_2221_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3057_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_1)) or ((icmp_ln95_fu_2262_p2 = ap_const_lv1_0) and (detected_load_1_load_fu_2221_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3057_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_detected_1_phi_fu_536_p8 <= ap_const_lv1_0;
        elsif ((((detected_load_1_load_fu_2221_p1 = ap_const_lv1_1) and (icmp_ln87_reg_3057_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_1)) or ((icmp_ln97_fu_2279_p2 = ap_const_lv1_1) and (icmp_ln95_fu_2262_p2 = ap_const_lv1_1) and (detected_load_1_load_fu_2221_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3057_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_detected_1_phi_fu_536_p8 <= ap_const_lv1_1;
        else 
            ap_phi_mux_detected_1_phi_fu_536_p8 <= ap_phi_reg_pp0_iter9_detected_1_reg_533;
        end if; 
    end process;

    ap_phi_reg_pp0_iter9_detected_1_reg_533 <= "X";

    ap_predicate_op512_write_state11_assign_proc : process(icmp_ln51_reg_2991_pp0_iter9_reg, icmp_ln65_reg_3047_pp0_iter9_reg, icmp_ln87_reg_3057_pp0_iter9_reg, detected_load_1_reg_3219, icmp_ln95_reg_3223, icmp_ln97_reg_3227)
    begin
                ap_predicate_op512_write_state11 <= ((icmp_ln97_reg_3227 = ap_const_lv1_1) and (icmp_ln95_reg_3223 = ap_const_lv1_1) and (detected_load_1_reg_3219 = ap_const_lv1_0) and (icmp_ln87_reg_3057_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln65_reg_3047_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln51_reg_2991_pp0_iter9_reg = ap_const_lv1_1));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, i_fu_144, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_144;
        end if; 
    end process;

    corrSum_im_1_fu_1540_p2 <= std_logic_vector(signed(sext_ln83_fu_1536_p1) + signed(corrSum_im_fu_356));
    corrSum_im_2_fu_1824_p2 <= std_logic_vector(signed(corrSum_im_1_fu_1540_p2) - signed(sext_ln111_fu_1820_p1));
    corrSum_re_1_fu_1523_p2 <= std_logic_vector(signed(sext_ln82_fu_1519_p1) + signed(corrSum_re_fu_360));
    corrSum_re_2_fu_1735_p2 <= std_logic_vector(signed(corrSum_re_1_fu_1523_p2) - signed(sext_ln110_fu_1731_p1));

    data_in_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, data_in_empty_n, icmp_ln51_reg_2991, ap_block_pp0_stage0_grp1)
    begin
        if (((icmp_ln51_reg_2991 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            data_in_blk_n <= data_in_empty_n;
        else 
            data_in_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_in_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln51_reg_2991, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln51_reg_2991 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            data_in_read <= ap_const_logic_1;
        else 
            data_in_read <= ap_const_logic_0;
        end if; 
    end process;


    data_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, data_out_full_n, icmp_ln51_reg_2991, ap_block_pp0_stage0_grp1)
    begin
        if (((icmp_ln51_reg_2991 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            data_out_blk_n <= data_out_full_n;
        else 
            data_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_out_din <= data_in_dout;

    data_out_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln51_reg_2991, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln51_reg_2991 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            data_out_write <= ap_const_logic_1;
        else 
            data_out_write <= ap_const_logic_0;
        end if; 
    end process;

    detected_load_1_load_fu_2221_p1 <= detected_fu_348;
    detected_out <= detected_fu_348;

    detected_out_ap_vld_assign_proc : process(icmp_ln51_reg_2991_pp0_iter8_reg, ap_block_pp0_stage0_11001_grp1, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_0) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            detected_out_ap_vld <= ap_const_logic_1;
        else 
            detected_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_2290_p1 <= sustainedCount_fu_344(16 - 1 downto 0);

    grp_fu_2329_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            grp_fu_2329_ce <= ap_const_logic_1;
        else 
            grp_fu_2329_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2329_p0 <= sext_ln78_fu_1059_p1(16 - 1 downto 0);
    grp_fu_2329_p1 <= sext_ln78_fu_1059_p1(16 - 1 downto 0);

    grp_fu_2337_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2337_ce <= ap_const_logic_1;
        else 
            grp_fu_2337_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2337_p0 <= sext_ln75_fu_1255_p1(16 - 1 downto 0);

    grp_fu_2345_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2345_ce <= ap_const_logic_1;
        else 
            grp_fu_2345_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2345_p0 <= sext_ln75_fu_1255_p1(16 - 1 downto 0);

    grp_fu_2353_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2353_ce <= ap_const_logic_1;
        else 
            grp_fu_2353_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2353_p0 <= sext_ln79_fu_1265_p1(16 - 1 downto 0);
    grp_fu_2353_p1 <= sext_ln79_fu_1265_p1(16 - 1 downto 0);

    grp_fu_2361_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2361_ce <= ap_const_logic_1;
        else 
            grp_fu_2361_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2361_p0 <= sext_ln79_1_fu_1475_p1(16 - 1 downto 0);
    grp_fu_2361_p1 <= sext_ln79_1_fu_1475_p1(16 - 1 downto 0);
    i_2_fu_1010_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv31_1));
    icmp_ln51_fu_1004_p2 <= "1" when (signed(zext_ln51_fu_1000_p1) < signed(num_samples)) else "0";
    icmp_ln65_fu_1048_p2 <= "1" when (tmp_fu_1039_p4 = ap_const_lv27_0) else "0";
    icmp_ln87_fu_1063_p2 <= "1" when (unsigned(n_fu_1054_p2) > unsigned(ap_const_lv31_E)) else "0";
    icmp_ln95_fu_2262_p2 <= "1" when (signed(sext_ln95_fu_2241_p1) < signed(shl_ln95_1_fu_2254_p3)) else "0";
    icmp_ln97_fu_2279_p2 <= "1" when (signed(sustainedCount_3_fu_2273_p2) > signed(ap_const_lv32_17)) else "0";
    mul_ln75_1_fu_1456_p0 <= sext_ln75_2_fu_1452_p1(16 - 1 downto 0);
    mul_ln75_1_fu_1456_p1 <= sext_ln75_3_reg_3078(16 - 1 downto 0);
    mul_ln76_fu_1461_p0 <= sext_ln75_2_fu_1452_p1(16 - 1 downto 0);
    mul_ln76_fu_1461_p1 <= sext_ln75_1_reg_3072(16 - 1 downto 0);
    mul_ln78_1_fu_1469_p0 <= sext_ln78_1_fu_1466_p1(16 - 1 downto 0);
    mul_ln78_1_fu_1469_p1 <= sext_ln78_1_fu_1466_p1(16 - 1 downto 0);
    mul_ln89_1_fu_554_p0 <= sext_ln89_1_fu_1998_p1(32 - 1 downto 0);
    mul_ln89_1_fu_554_p1 <= sext_ln89_1_fu_1998_p1(32 - 1 downto 0);
    mul_ln89_fu_550_p0 <= sext_ln89_fu_1993_p1(32 - 1 downto 0);
    mul_ln89_fu_550_p1 <= sext_ln89_fu_1993_p1(32 - 1 downto 0);
    mul_ln91_fu_558_p0 <= sext_ln91_fu_2213_p1(32 - 1 downto 0);
    mul_ln91_fu_558_p1 <= sext_ln91_fu_2213_p1(32 - 1 downto 0);
    n_fu_1054_p2 <= std_logic_vector(unsigned(i_1_reg_2984) + unsigned(ap_const_lv31_7FFFFFF0));
    powSumAcc_2_fu_2134_p2 <= std_logic_vector(signed(powSumAcc_3_fu_1982_p2) - signed(sext_ln112_fu_2130_p1));
    powSumAcc_3_fu_1982_p2 <= std_logic_vector(signed(sext_ln84_fu_1978_p1) + signed(powSumAcc_fu_352));
    ps_fu_1503_p1 <= grp_fu_2361_p3;
    rxD_re_fu_1025_p1 <= data_in_dout(16 - 1 downto 0);
    rx_im_fu_1317_p33 <= "XXXXXXXXXXXXXXXX";
    rx_re_fu_1120_p33 <= "XXXXXXXXXXXXXXXX";
        sext_ln110_fu_1731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln4_fu_1723_p3),32));

        sext_ln111_fu_1820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln5_fu_1812_p3),32));

        sext_ln112_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln6_fu_2122_p3),32));

        sext_ln75_1_fu_1259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rxD_re_reg_3004),28));

        sext_ln75_2_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rx_im_fu_1317_p35),28));

        sext_ln75_3_fu_1262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rxD_im_reg_3025),28));

        sext_ln75_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rx_re_fu_1120_p35),28));

        sext_ln78_1_fu_1466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rxD_im_reg_3025_pp0_iter2_reg),29));

        sext_ln78_fu_1059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rxD_re_fu_1025_p1),29));

        sext_ln79_1_fu_1475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rx_im_fu_1317_p35),29));

        sext_ln79_fu_1265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rx_re_fu_1120_p35),29));

        sext_ln82_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_1512_p3),32));

        sext_ln83_fu_1536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_1529_p3),32));

        sext_ln84_fu_1978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_1971_p3),32));

        sext_ln89_1_fu_1998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(corrSum_im_1_reg_3189),54));

        sext_ln89_fu_1993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(corrSum_re_1_reg_3184),54));

        sext_ln91_fu_2213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(powSumAcc_3_reg_3194),54));

        sext_ln95_fu_2241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln3_fu_2233_p3),54));

    shl_ln1_fu_1529_p3 <= (cp_im_reg_3137 & ap_const_lv10_0);
    shl_ln2_fu_1971_p3 <= (ps_reg_3163 & ap_const_lv10_0);
    shl_ln3_fu_2233_p3 <= (tmp_3_fu_2224_p4 & ap_const_lv21_0);
    shl_ln4_fu_1723_p3 <= (tmp_5_fu_1652_p35 & ap_const_lv10_0);
    shl_ln5_fu_1812_p3 <= (tmp_6_fu_1741_p35 & ap_const_lv10_0);
    shl_ln6_fu_2122_p3 <= (tmp_7_fu_2051_p35 & ap_const_lv10_0);
    shl_ln95_1_fu_2254_p3 <= (tmp_4_fu_2245_p4 & ap_const_lv22_0);
    shl_ln_fu_1512_p3 <= (cp_re_reg_3116 & ap_const_lv10_0);
    startOffset_1_fu_2305_p2 <= std_logic_vector(unsigned(add_ln98_fu_2300_p2) + unsigned(ap_const_lv16_FFE2));
    startOffset_out <= startOffset_fu_340;

    startOffset_out_4_blk_n_assign_proc : process(ap_enable_reg_pp0_iter10, startOffset_out_4_full_n, ap_predicate_op512_write_state11, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_predicate_op512_write_state11 = ap_const_boolean_1))) then 
            startOffset_out_4_blk_n <= startOffset_out_4_full_n;
        else 
            startOffset_out_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    startOffset_out_4_din <= startOffset_1_reg_3231;

    startOffset_out_4_write_assign_proc : process(ap_enable_reg_pp0_iter10, ap_predicate_op512_write_state11, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_predicate_op512_write_state11 = ap_const_boolean_1))) then 
            startOffset_out_4_write <= ap_const_logic_1;
        else 
            startOffset_out_4_write <= ap_const_logic_0;
        end if; 
    end process;


    startOffset_out_ap_vld_assign_proc : process(icmp_ln51_reg_2991_pp0_iter8_reg, ap_block_pp0_stage0_11001_grp1, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((icmp_ln51_reg_2991_pp0_iter8_reg = ap_const_lv1_0) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            startOffset_out_ap_vld <= ap_const_logic_1;
        else 
            startOffset_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    sustainedCount_3_fu_2273_p2 <= std_logic_vector(unsigned(sustainedCount_fu_344) + unsigned(ap_const_lv32_1));
    tmp_3_fu_2224_p4 <= mul_ln91_reg_3214(53 downto 22);
    tmp_4_fu_2245_p4 <= add_ln89_reg_3209(53 downto 22);
    tmp_5_fu_1652_p33 <= "XXXXXXXXXXXXXXXX";
    tmp_6_fu_1741_p33 <= "XXXXXXXXXXXXXXXX";
    tmp_7_fu_2051_p33 <= "XXXXXXXXXXXXXXXX";
    tmp_fu_1039_p4 <= i_1_reg_2984(30 downto 4);
    trunc_ln51_fu_1016_p1 <= ap_sig_allocacmp_i_1(4 - 1 downto 0);
    trunc_ln93_fu_1069_p1 <= i_1_reg_2984(16 - 1 downto 0);
    xor_ln98_fu_2294_p2 <= (empty_fu_2290_p1 xor ap_const_lv16_FFFF);
    zext_ln51_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_1),32));
end behav;
