# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/ip_addsub/sim/ip_addsub.vhd" \

# Do not sort compile order
nosort
