#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f50b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f2b160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1f437d0 .functor NOT 1, L_0x1f79650, C4<0>, C4<0>, C4<0>;
L_0x1f78e20 .functor XOR 5, L_0x1f79280, L_0x1f793b0, C4<00000>, C4<00000>;
L_0x1f79540 .functor XOR 5, L_0x1f78e20, L_0x1f794a0, C4<00000>, C4<00000>;
v0x1f756f0_0 .net *"_ivl_10", 4 0, L_0x1f794a0;  1 drivers
v0x1f757f0_0 .net *"_ivl_12", 4 0, L_0x1f79540;  1 drivers
v0x1f758d0_0 .net *"_ivl_2", 4 0, L_0x1f791e0;  1 drivers
v0x1f75990_0 .net *"_ivl_4", 4 0, L_0x1f79280;  1 drivers
v0x1f75a70_0 .net *"_ivl_6", 4 0, L_0x1f793b0;  1 drivers
v0x1f75ba0_0 .net *"_ivl_8", 4 0, L_0x1f78e20;  1 drivers
v0x1f75c80_0 .var "clk", 0 0;
v0x1f75d20_0 .var/2u "stats1", 159 0;
v0x1f75de0_0 .var/2u "strobe", 0 0;
v0x1f75f30_0 .net "sum_dut", 4 0, L_0x1f78e90;  1 drivers
v0x1f75ff0_0 .net "sum_ref", 4 0, L_0x1f76700;  1 drivers
v0x1f76090_0 .net "tb_match", 0 0, L_0x1f79650;  1 drivers
v0x1f76130_0 .net "tb_mismatch", 0 0, L_0x1f437d0;  1 drivers
v0x1f761f0_0 .net "x", 3 0, v0x1f71c20_0;  1 drivers
v0x1f762b0_0 .net "y", 3 0, v0x1f71ce0_0;  1 drivers
L_0x1f791e0 .concat [ 5 0 0 0], L_0x1f76700;
L_0x1f79280 .concat [ 5 0 0 0], L_0x1f76700;
L_0x1f793b0 .concat [ 5 0 0 0], L_0x1f78e90;
L_0x1f794a0 .concat [ 5 0 0 0], L_0x1f76700;
L_0x1f79650 .cmp/eeq 5, L_0x1f791e0, L_0x1f79540;
S_0x1f4eb20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1f2b160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1f354a0_0 .net *"_ivl_0", 4 0, L_0x1f763f0;  1 drivers
L_0x7fcea960e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4c240_0 .net *"_ivl_3", 0 0, L_0x7fcea960e018;  1 drivers
v0x1f387d0_0 .net *"_ivl_4", 4 0, L_0x1f76580;  1 drivers
L_0x7fcea960e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f357f0_0 .net *"_ivl_7", 0 0, L_0x7fcea960e060;  1 drivers
v0x1f715b0_0 .net "sum", 4 0, L_0x1f76700;  alias, 1 drivers
v0x1f716e0_0 .net "x", 3 0, v0x1f71c20_0;  alias, 1 drivers
v0x1f717c0_0 .net "y", 3 0, v0x1f71ce0_0;  alias, 1 drivers
L_0x1f763f0 .concat [ 4 1 0 0], v0x1f71c20_0, L_0x7fcea960e018;
L_0x1f76580 .concat [ 4 1 0 0], v0x1f71ce0_0, L_0x7fcea960e060;
L_0x1f76700 .arith/sum 5, L_0x1f763f0, L_0x1f76580;
S_0x1f71920 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1f2b160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1f71b40_0 .net "clk", 0 0, v0x1f75c80_0;  1 drivers
v0x1f71c20_0 .var "x", 3 0;
v0x1f71ce0_0 .var "y", 3 0;
E_0x1f3eb20/0 .event negedge, v0x1f71b40_0;
E_0x1f3eb20/1 .event posedge, v0x1f71b40_0;
E_0x1f3eb20 .event/or E_0x1f3eb20/0, E_0x1f3eb20/1;
S_0x1f71dc0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1f2b160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1f74fb0_0 .net *"_ivl_45", 0 0, L_0x1f79070;  1 drivers
v0x1f750b0_0 .net "carry", 3 0, L_0x1f78cf0;  1 drivers
v0x1f75190_0 .net "sum", 4 0, L_0x1f78e90;  alias, 1 drivers
v0x1f75250_0 .net "x", 3 0, v0x1f71c20_0;  alias, 1 drivers
v0x1f75310_0 .net "y", 3 0, v0x1f71ce0_0;  alias, 1 drivers
L_0x1f76e00 .part v0x1f71c20_0, 0, 1;
L_0x1f76f30 .part v0x1f71ce0_0, 0, 1;
L_0x1f77660 .part v0x1f71c20_0, 1, 1;
L_0x1f77790 .part v0x1f71ce0_0, 1, 1;
L_0x1f778f0 .part L_0x1f78cf0, 0, 1;
L_0x1f77f90 .part v0x1f71c20_0, 2, 1;
L_0x1f78100 .part v0x1f71ce0_0, 2, 1;
L_0x1f78230 .part L_0x1f78cf0, 1, 1;
L_0x1f78910 .part v0x1f71c20_0, 3, 1;
L_0x1f78a40 .part v0x1f71ce0_0, 3, 1;
L_0x1f78c50 .part L_0x1f78cf0, 2, 1;
L_0x1f78cf0 .concat8 [ 1 1 1 1], L_0x1f76cf0, L_0x1f77550, L_0x1f77e80, L_0x1f78800;
LS_0x1f78e90_0_0 .concat8 [ 1 1 1 1], L_0x1f76840, L_0x1f77160, L_0x1f77a90, L_0x1f78420;
LS_0x1f78e90_0_4 .concat8 [ 1 0 0 0], L_0x1f79070;
L_0x1f78e90 .concat8 [ 4 1 0 0], LS_0x1f78e90_0_0, LS_0x1f78e90_0_4;
L_0x1f79070 .part L_0x1f78cf0, 3, 1;
S_0x1f71fa0 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x1f71dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f52530 .functor XOR 1, L_0x1f76e00, L_0x1f76f30, C4<0>, C4<0>;
L_0x7fcea960e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1f76840 .functor XOR 1, L_0x1f52530, L_0x7fcea960e0a8, C4<0>, C4<0>;
L_0x1f76900 .functor AND 1, L_0x1f76e00, L_0x1f76f30, C4<1>, C4<1>;
L_0x1f76a40 .functor AND 1, L_0x1f76e00, L_0x7fcea960e0a8, C4<1>, C4<1>;
L_0x1f76b30 .functor OR 1, L_0x1f76900, L_0x1f76a40, C4<0>, C4<0>;
L_0x1f76c40 .functor AND 1, L_0x1f76f30, L_0x7fcea960e0a8, C4<1>, C4<1>;
L_0x1f76cf0 .functor OR 1, L_0x1f76b30, L_0x1f76c40, C4<0>, C4<0>;
v0x1f72230_0 .net *"_ivl_0", 0 0, L_0x1f52530;  1 drivers
v0x1f72330_0 .net *"_ivl_10", 0 0, L_0x1f76c40;  1 drivers
v0x1f72410_0 .net *"_ivl_4", 0 0, L_0x1f76900;  1 drivers
v0x1f72500_0 .net *"_ivl_6", 0 0, L_0x1f76a40;  1 drivers
v0x1f725e0_0 .net *"_ivl_8", 0 0, L_0x1f76b30;  1 drivers
v0x1f72710_0 .net "a", 0 0, L_0x1f76e00;  1 drivers
v0x1f727d0_0 .net "b", 0 0, L_0x1f76f30;  1 drivers
v0x1f72890_0 .net "cin", 0 0, L_0x7fcea960e0a8;  1 drivers
v0x1f72950_0 .net "cout", 0 0, L_0x1f76cf0;  1 drivers
v0x1f72a10_0 .net "sum", 0 0, L_0x1f76840;  1 drivers
S_0x1f72b70 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x1f71dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f770f0 .functor XOR 1, L_0x1f77660, L_0x1f77790, C4<0>, C4<0>;
L_0x1f77160 .functor XOR 1, L_0x1f770f0, L_0x1f778f0, C4<0>, C4<0>;
L_0x1f77200 .functor AND 1, L_0x1f77660, L_0x1f77790, C4<1>, C4<1>;
L_0x1f772a0 .functor AND 1, L_0x1f77660, L_0x1f778f0, C4<1>, C4<1>;
L_0x1f77390 .functor OR 1, L_0x1f77200, L_0x1f772a0, C4<0>, C4<0>;
L_0x1f774a0 .functor AND 1, L_0x1f77790, L_0x1f778f0, C4<1>, C4<1>;
L_0x1f77550 .functor OR 1, L_0x1f77390, L_0x1f774a0, C4<0>, C4<0>;
v0x1f72dd0_0 .net *"_ivl_0", 0 0, L_0x1f770f0;  1 drivers
v0x1f72eb0_0 .net *"_ivl_10", 0 0, L_0x1f774a0;  1 drivers
v0x1f72f90_0 .net *"_ivl_4", 0 0, L_0x1f77200;  1 drivers
v0x1f73080_0 .net *"_ivl_6", 0 0, L_0x1f772a0;  1 drivers
v0x1f73160_0 .net *"_ivl_8", 0 0, L_0x1f77390;  1 drivers
v0x1f73290_0 .net "a", 0 0, L_0x1f77660;  1 drivers
v0x1f73350_0 .net "b", 0 0, L_0x1f77790;  1 drivers
v0x1f73410_0 .net "cin", 0 0, L_0x1f778f0;  1 drivers
v0x1f734d0_0 .net "cout", 0 0, L_0x1f77550;  1 drivers
v0x1f73620_0 .net "sum", 0 0, L_0x1f77160;  1 drivers
S_0x1f73780 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x1f71dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f77a20 .functor XOR 1, L_0x1f77f90, L_0x1f78100, C4<0>, C4<0>;
L_0x1f77a90 .functor XOR 1, L_0x1f77a20, L_0x1f78230, C4<0>, C4<0>;
L_0x1f77b30 .functor AND 1, L_0x1f77f90, L_0x1f78100, C4<1>, C4<1>;
L_0x1f77bd0 .functor AND 1, L_0x1f77f90, L_0x1f78230, C4<1>, C4<1>;
L_0x1f77cc0 .functor OR 1, L_0x1f77b30, L_0x1f77bd0, C4<0>, C4<0>;
L_0x1f77dd0 .functor AND 1, L_0x1f78100, L_0x1f78230, C4<1>, C4<1>;
L_0x1f77e80 .functor OR 1, L_0x1f77cc0, L_0x1f77dd0, C4<0>, C4<0>;
v0x1f739f0_0 .net *"_ivl_0", 0 0, L_0x1f77a20;  1 drivers
v0x1f73ad0_0 .net *"_ivl_10", 0 0, L_0x1f77dd0;  1 drivers
v0x1f73bb0_0 .net *"_ivl_4", 0 0, L_0x1f77b30;  1 drivers
v0x1f73ca0_0 .net *"_ivl_6", 0 0, L_0x1f77bd0;  1 drivers
v0x1f73d80_0 .net *"_ivl_8", 0 0, L_0x1f77cc0;  1 drivers
v0x1f73eb0_0 .net "a", 0 0, L_0x1f77f90;  1 drivers
v0x1f73f70_0 .net "b", 0 0, L_0x1f78100;  1 drivers
v0x1f74030_0 .net "cin", 0 0, L_0x1f78230;  1 drivers
v0x1f740f0_0 .net "cout", 0 0, L_0x1f77e80;  1 drivers
v0x1f74240_0 .net "sum", 0 0, L_0x1f77a90;  1 drivers
S_0x1f743a0 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x1f71dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f783b0 .functor XOR 1, L_0x1f78910, L_0x1f78a40, C4<0>, C4<0>;
L_0x1f78420 .functor XOR 1, L_0x1f783b0, L_0x1f78c50, C4<0>, C4<0>;
L_0x1f78490 .functor AND 1, L_0x1f78910, L_0x1f78a40, C4<1>, C4<1>;
L_0x1f78550 .functor AND 1, L_0x1f78910, L_0x1f78c50, C4<1>, C4<1>;
L_0x1f78640 .functor OR 1, L_0x1f78490, L_0x1f78550, C4<0>, C4<0>;
L_0x1f78750 .functor AND 1, L_0x1f78a40, L_0x1f78c50, C4<1>, C4<1>;
L_0x1f78800 .functor OR 1, L_0x1f78640, L_0x1f78750, C4<0>, C4<0>;
v0x1f745e0_0 .net *"_ivl_0", 0 0, L_0x1f783b0;  1 drivers
v0x1f746e0_0 .net *"_ivl_10", 0 0, L_0x1f78750;  1 drivers
v0x1f747c0_0 .net *"_ivl_4", 0 0, L_0x1f78490;  1 drivers
v0x1f748b0_0 .net *"_ivl_6", 0 0, L_0x1f78550;  1 drivers
v0x1f74990_0 .net *"_ivl_8", 0 0, L_0x1f78640;  1 drivers
v0x1f74ac0_0 .net "a", 0 0, L_0x1f78910;  1 drivers
v0x1f74b80_0 .net "b", 0 0, L_0x1f78a40;  1 drivers
v0x1f74c40_0 .net "cin", 0 0, L_0x1f78c50;  1 drivers
v0x1f74d00_0 .net "cout", 0 0, L_0x1f78800;  1 drivers
v0x1f74e50_0 .net "sum", 0 0, L_0x1f78420;  1 drivers
S_0x1f754f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1f2b160;
 .timescale -12 -12;
E_0x1f3efd0 .event anyedge, v0x1f75de0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f75de0_0;
    %nor/r;
    %assign/vec4 v0x1f75de0_0, 0;
    %wait E_0x1f3efd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f71920;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f3eb20;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1f71ce0_0, 0;
    %assign/vec4 v0x1f71c20_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f2b160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f75c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f75de0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1f2b160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f75c80_0;
    %inv;
    %store/vec4 v0x1f75c80_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1f2b160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f71b40_0, v0x1f76130_0, v0x1f761f0_0, v0x1f762b0_0, v0x1f75ff0_0, v0x1f75f30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f2b160;
T_5 ;
    %load/vec4 v0x1f75d20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1f75d20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f75d20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1f75d20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f75d20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f75d20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f75d20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1f2b160;
T_6 ;
    %wait E_0x1f3eb20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f75d20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f75d20_0, 4, 32;
    %load/vec4 v0x1f76090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f75d20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f75d20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f75d20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f75d20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1f75ff0_0;
    %load/vec4 v0x1f75ff0_0;
    %load/vec4 v0x1f75f30_0;
    %xor;
    %load/vec4 v0x1f75ff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1f75d20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f75d20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1f75d20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f75d20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/m2014_q4j/iter0/response4/top_module.sv";
