$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_viterbi_decoder $end
   $var wire 1 i i_clk $end
   $var wire 1 . i_rst_n $end
   $var wire 32 j TESTCASE [31:0] $end
   $var wire 2 # i_data[0] [1:0] $end
   $var wire 2 $ i_data[1] [1:0] $end
   $var wire 2 % i_data[2] [1:0] $end
   $var wire 2 & i_data[3] [1:0] $end
   $var wire 2 ' i_data[4] [1:0] $end
   $var wire 2 ( i_data[5] [1:0] $end
   $var wire 2 ) i_data[6] [1:0] $end
   $var wire 2 * i_data[7] [1:0] $end
   $var wire 2 + i_data[8] [1:0] $end
   $var wire 2 , i_data[9] [1:0] $end
   $var wire 2 - i_data[10] [1:0] $end
   $var wire 2 / w_idata [1:0] $end
   $var wire 1 A w_odata $end
   $var wire 1 B w_valid $end
   $scope module dut $end
    $var wire 1 i i_clk $end
    $var wire 1 . i_rst_n $end
    $var wire 2 / i_data [1:0] $end
    $var wire 1 A o_decision $end
    $var wire 1 B o_valid $end
    $var wire 2 C w_BM_0 [1:0] $end
    $var wire 2 D w_BM_1 [1:0] $end
    $var wire 2 E w_BM_2 [1:0] $end
    $var wire 2 F w_BM_3 [1:0] $end
    $var wire 8 G w_iPM_0 [7:0] $end
    $var wire 8 H w_iPM_1 [7:0] $end
    $var wire 8 I w_iPM_2 [7:0] $end
    $var wire 8 J w_iPM_3 [7:0] $end
    $var wire 8 K w_oPM_0 [7:0] $end
    $var wire 8 L w_oPM_1 [7:0] $end
    $var wire 8 M w_oPM_2 [7:0] $end
    $var wire 8 N w_oPM_3 [7:0] $end
    $var wire 1 O w_valid_BMU $end
    $var wire 1 k w_valid_ACSU $end
    $var wire 1 P w_valid_PMU $end
    $var wire 1 B w_valid_SPMU $end
    $scope module ACSU $end
     $var wire 2 C i_BM_0 [1:0] $end
     $var wire 2 D i_BM_1 [1:0] $end
     $var wire 2 E i_BM_2 [1:0] $end
     $var wire 2 F i_BM_3 [1:0] $end
     $var wire 2 Q i_PM_0 [1:0] $end
     $var wire 2 R i_PM_1 [1:0] $end
     $var wire 2 S i_PM_2 [1:0] $end
     $var wire 2 T i_PM_3 [1:0] $end
     $var wire 2 U o_PM_0 [1:0] $end
     $var wire 2 V o_PM_1 [1:0] $end
     $var wire 2 W o_PM_2 [1:0] $end
     $var wire 2 X o_PM_3 [1:0] $end
     $var wire 1 k o_valid $end
     $var wire 2 U w_PM_0 [1:0] $end
     $var wire 2 V w_PM_1 [1:0] $end
     $var wire 2 W w_PM_2 [1:0] $end
     $var wire 2 X w_PM_3 [1:0] $end
     $scope module ACS_0 $end
      $var wire 2 C i_BM_0 [1:0] $end
      $var wire 2 F i_BM_1 [1:0] $end
      $var wire 2 Q i_PM_0 [1:0] $end
      $var wire 2 R i_PM_1 [1:0] $end
      $var wire 2 U o_PM [1:0] $end
      $var wire 2 Y w_metric_path_0 [1:0] $end
      $var wire 2 Z w_metric_path_1 [1:0] $end
      $var wire 1 [ w_compare_less $end
      $scope module ADD0 $end
       $var wire 2 C i_BM [1:0] $end
       $var wire 2 Q i_PM [1:0] $end
       $var wire 2 Y o_PM [1:0] $end
      $upscope $end
      $scope module ADD1 $end
       $var wire 2 F i_BM [1:0] $end
       $var wire 2 R i_PM [1:0] $end
       $var wire 2 Z o_PM [1:0] $end
      $upscope $end
      $scope module CP $end
       $var wire 2 Y i_metric_path_0 [1:0] $end
       $var wire 2 Z i_metric_path_1 [1:0] $end
       $var wire 1 [ o_compare_less $end
      $upscope $end
     $upscope $end
     $scope module ACS_1 $end
      $var wire 2 E i_BM_0 [1:0] $end
      $var wire 2 D i_BM_1 [1:0] $end
      $var wire 2 S i_PM_0 [1:0] $end
      $var wire 2 T i_PM_1 [1:0] $end
      $var wire 2 V o_PM [1:0] $end
      $var wire 2 \ w_metric_path_0 [1:0] $end
      $var wire 2 ] w_metric_path_1 [1:0] $end
      $var wire 1 ^ w_compare_less $end
      $scope module ADD0 $end
       $var wire 2 E i_BM [1:0] $end
       $var wire 2 S i_PM [1:0] $end
       $var wire 2 \ o_PM [1:0] $end
      $upscope $end
      $scope module ADD1 $end
       $var wire 2 D i_BM [1:0] $end
       $var wire 2 T i_PM [1:0] $end
       $var wire 2 ] o_PM [1:0] $end
      $upscope $end
      $scope module CP $end
       $var wire 2 \ i_metric_path_0 [1:0] $end
       $var wire 2 ] i_metric_path_1 [1:0] $end
       $var wire 1 ^ o_compare_less $end
      $upscope $end
     $upscope $end
     $scope module ACS_2 $end
      $var wire 2 F i_BM_0 [1:0] $end
      $var wire 2 C i_BM_1 [1:0] $end
      $var wire 2 Q i_PM_0 [1:0] $end
      $var wire 2 R i_PM_1 [1:0] $end
      $var wire 2 W o_PM [1:0] $end
      $var wire 2 _ w_metric_path_0 [1:0] $end
      $var wire 2 ` w_metric_path_1 [1:0] $end
      $var wire 1 a w_compare_less $end
      $scope module ADD0 $end
       $var wire 2 F i_BM [1:0] $end
       $var wire 2 Q i_PM [1:0] $end
       $var wire 2 _ o_PM [1:0] $end
      $upscope $end
      $scope module ADD1 $end
       $var wire 2 C i_BM [1:0] $end
       $var wire 2 R i_PM [1:0] $end
       $var wire 2 ` o_PM [1:0] $end
      $upscope $end
      $scope module CP $end
       $var wire 2 _ i_metric_path_0 [1:0] $end
       $var wire 2 ` i_metric_path_1 [1:0] $end
       $var wire 1 a o_compare_less $end
      $upscope $end
     $upscope $end
     $scope module ACS_3 $end
      $var wire 2 D i_BM_0 [1:0] $end
      $var wire 2 E i_BM_1 [1:0] $end
      $var wire 2 S i_PM_0 [1:0] $end
      $var wire 2 T i_PM_1 [1:0] $end
      $var wire 2 X o_PM [1:0] $end
      $var wire 2 b w_metric_path_0 [1:0] $end
      $var wire 2 c w_metric_path_1 [1:0] $end
      $var wire 1 d w_compare_less $end
      $scope module ADD0 $end
       $var wire 2 D i_BM [1:0] $end
       $var wire 2 S i_PM [1:0] $end
       $var wire 2 b o_PM [1:0] $end
      $upscope $end
      $scope module ADD1 $end
       $var wire 2 E i_BM [1:0] $end
       $var wire 2 T i_PM [1:0] $end
       $var wire 2 c o_PM [1:0] $end
      $upscope $end
      $scope module CP $end
       $var wire 2 b i_metric_path_0 [1:0] $end
       $var wire 2 c i_metric_path_1 [1:0] $end
       $var wire 1 d o_compare_less $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module BMU $end
     $var wire 1 i i_clk $end
     $var wire 1 . i_rst_n $end
     $var wire 2 / i_data [1:0] $end
     $var wire 2 C o_BM_0 [1:0] $end
     $var wire 2 D o_BM_1 [1:0] $end
     $var wire 2 E o_BM_2 [1:0] $end
     $var wire 2 F o_BM_3 [1:0] $end
     $var wire 1 O o_valid $end
     $var wire 2 0 w_BM_0 [1:0] $end
     $var wire 2 1 w_BM_1 [1:0] $end
     $var wire 2 2 w_BM_2 [1:0] $end
     $var wire 2 3 w_BM_3 [1:0] $end
     $scope module HD0 $end
      $var wire 2 / i_data [1:0] $end
      $var wire 2 l i_exp_code [1:0] $end
      $var wire 2 0 o_hamming_distance [1:0] $end
      $var wire 1 4 w_data_0 $end
      $var wire 1 5 w_data_1 $end
      $scope module FA $end
       $var wire 1 4 i_a $end
       $var wire 1 5 i_b $end
       $var wire 1 m i_c $end
       $var wire 1 6 o_s $end
       $var wire 1 7 o_c $end
      $upscope $end
     $upscope $end
     $scope module HD1 $end
      $var wire 2 / i_data [1:0] $end
      $var wire 2 n i_exp_code [1:0] $end
      $var wire 2 1 o_hamming_distance [1:0] $end
      $var wire 1 8 w_data_0 $end
      $var wire 1 5 w_data_1 $end
      $scope module FA $end
       $var wire 1 8 i_a $end
       $var wire 1 5 i_b $end
       $var wire 1 m i_c $end
       $var wire 1 9 o_s $end
       $var wire 1 : o_c $end
      $upscope $end
     $upscope $end
     $scope module HD2 $end
      $var wire 2 / i_data [1:0] $end
      $var wire 2 o i_exp_code [1:0] $end
      $var wire 2 2 o_hamming_distance [1:0] $end
      $var wire 1 4 w_data_0 $end
      $var wire 1 ; w_data_1 $end
      $scope module FA $end
       $var wire 1 4 i_a $end
       $var wire 1 ; i_b $end
       $var wire 1 m i_c $end
       $var wire 1 < o_s $end
       $var wire 1 = o_c $end
      $upscope $end
     $upscope $end
     $scope module HD3 $end
      $var wire 2 / i_data [1:0] $end
      $var wire 2 p i_exp_code [1:0] $end
      $var wire 2 3 o_hamming_distance [1:0] $end
      $var wire 1 8 w_data_0 $end
      $var wire 1 ; w_data_1 $end
      $scope module FA $end
       $var wire 1 8 i_a $end
       $var wire 1 ; i_b $end
       $var wire 1 m i_c $end
       $var wire 1 > o_s $end
       $var wire 1 ? o_c $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module PMU $end
     $var wire 1 i i_clk $end
     $var wire 1 . i_rst_n $end
     $var wire 2 U i_PM_0 [1:0] $end
     $var wire 2 V i_PM_1 [1:0] $end
     $var wire 2 W i_PM_2 [1:0] $end
     $var wire 2 X i_PM_3 [1:0] $end
     $var wire 2 Q o_PM_0 [1:0] $end
     $var wire 2 R o_PM_1 [1:0] $end
     $var wire 2 S o_PM_2 [1:0] $end
     $var wire 2 T o_PM_3 [1:0] $end
     $var wire 1 P o_valid $end
    $upscope $end
    $scope module SPMU $end
     $var wire 1 i i_clk $end
     $var wire 1 . i_rst_n $end
     $var wire 2 U i_PM_0 [1:0] $end
     $var wire 2 V i_PM_1 [1:0] $end
     $var wire 2 W i_PM_2 [1:0] $end
     $var wire 2 X i_PM_3 [1:0] $end
     $var wire 1 A o_decision $end
     $var wire 1 B o_valid $end
     $var wire 1 e w_compare_0 $end
     $var wire 1 f w_compare_1 $end
     $scope module CP0 $end
      $var wire 2 U i_metric_path_0 [1:0] $end
      $var wire 2 W i_metric_path_1 [1:0] $end
      $var wire 1 e o_compare_less $end
     $upscope $end
     $scope module CP1 $end
      $var wire 2 V i_metric_path_0 [1:0] $end
      $var wire 2 X i_metric_path_1 [1:0] $end
      $var wire 1 f o_compare_less $end
     $upscope $end
     $scope module u_state_machine $end
      $var wire 1 i i_clk $end
      $var wire 1 . i_rst_n $end
      $var wire 1 e i_compare_0 $end
      $var wire 1 f i_compare_1 $end
      $var wire 1 A o_decision $end
      $var wire 1 B o_valid $end
      $var wire 2 l S0 [1:0] $end
      $var wire 2 n S1 [1:0] $end
      $var wire 2 o S2 [1:0] $end
      $var wire 2 p S3 [1:0] $end
      $var wire 2 g state [1:0] $end
      $var wire 2 h nstate [1:0] $end
      $var wire 1 A w_decision_bit $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module unnamedblk1 $end
    $var wire 32 @ i [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b11 $
b10 %
b00 &
b10 '
b00 (
b01 )
b10 *
b11 +
b01 ,
b11 -
0.
b00 /
b00 0
b01 1
b01 2
b10 3
04
05
06
07
18
19
0:
1;
1<
0=
0>
1?
b00000000000000000000000000000000 @
0A
0B
b00 C
b00 D
b00 E
b00 F
b00000000 G
b00000000 H
b00000000 I
b00000000 J
b00000000 K
b00000000 L
b00000000 M
b00000000 N
0O
0P
b00 Q
b00 R
b00 S
b00 T
b00 U
b00 V
b00 W
b00 X
b00 Y
b00 Z
1[
b00 \
b00 ]
1^
b00 _
b00 `
1a
b00 b
b00 c
1d
1e
1f
b00 g
b00 h
0i
b00000000000000000000000000001011 j
0k
b00 l
0m
b01 n
b10 o
b11 p
#5000
b00000011 H
b00000011 I
b00000011 J
b00000011 L
b00000011 N
b11 R
b11 S
b11 T
b11 V
b11 X
b11 Z
b11 \
b11 ]
b11 `
b11 b
b11 c
1i
#10000
0i
#15000
1i
#20000
1.
0i
#25000
1B
b01 D
b01 E
b10 F
b00000000 I
b00000001 L
b00000010 M
b00000001 N
1O
1P
b00 S
b01 V
b10 W
b01 X
b01 \
b10 _
b01 b
1i
#26000
b00000000000000000000000000000001 @
#30000
0i
#35000
b00000001 H
b00000010 I
b00000001 J
b00000010 L
b00000001 M
b00000010 N
b01 R
b10 S
b01 T
b10 V
b01 W
b10 X
b11 \
b10 ]
0^
b01 `
0a
b11 b
b10 c
0d
1i
#36000
b11 /
b10 0
b00 3
14
15
17
08
0;
0?
b00000000000000000000000000000010 @
#40000
0i
#45000
1A
b10 C
b00 F
b00000010 H
b00000001 I
b00000010 J
b00000010 K
b00000000 M
b10 R
b01 S
b10 T
b10 U
b00 W
b10 Y
b10 Z
b10 \
b11 ]
1^
b00 _
b11 `
1a
b10 b
b11 c
1d
0e
b10 h
1i
#46000
b10 /
b01 0
b10 1
b00 2
b01 3
04
16
07
18
09
1:
0<
1>
b00000000000000000000000000000011 @
#50000
0i
#55000
0A
b01 C
b10 D
b00 E
b01 F
b00000010 G
b00000000 I
b00000011 K
b00000000 L
b00000011 M
b10 Q
b00 S
b11 U
b00 V
b11 W
b11 Y
b11 Z
b00 \
b11 _
b10 c
1e
b10 g
b01 h
1i
#56000
b00 /
b00 0
b01 1
b01 2
b10 3
05
06
19
0:
1;
1<
0>
1?
b00000000000000000000000000000100 @
#60000
0i
#65000
1A
b00 C
b01 D
b01 E
b10 F
b00000011 G
b00000000 H
b00000011 I
b00000010 K
b00000011 L
b00000000 M
b00000011 N
b11 Q
b00 R
b11 S
b10 U
b11 V
b00 W
b11 X
b10 Z
0[
b11 \
b00 `
0a
b11 b
b11 c
0e
b01 g
b10 h
1i
#66000
b10 /
b01 0
b10 1
b00 2
b01 3
15
16
09
1:
0;
0<
1>
0?
b00000000000000000000000000000101 @
#70000
0i
#75000
0A
b01 C
b10 D
b00 E
b01 F
b00000010 G
b00000011 H
b00000000 I
b00000011 J
b00000011 K
b00000000 L
b00000011 M
b00000010 N
b10 Q
b11 R
b00 S
b11 T
b11 U
b00 V
b11 W
b10 X
b11 Z
1[
b00 \
b11 `
1a
b10 b
1e
b10 g
b01 h
1i
#76000
b00 /
b00 0
b01 1
b01 2
b10 3
05
06
19
0:
1;
1<
0>
1?
b00000000000000000000000000000110 @
#80000
0i
#85000
1A
b00 C
b01 D
b01 E
b10 F
b00000011 G
b00000000 H
b00000011 I
b00000010 J
b00000010 K
b00000011 L
b00000000 M
b00000011 N
b11 Q
b00 R
b11 S
b10 T
b10 U
b11 V
b00 W
b11 X
b10 Z
0[
b11 \
b00 `
0a
b11 b
0e
b01 g
b10 h
1i
#86000
b01 /
b01 0
b00 1
b10 2
b01 3
14
16
08
09
0<
1=
1>
0?
b00000000000000000000000000000111 @
#90000
0i
#95000
b01 C
b00 D
b10 E
b01 F
b00000010 G
b00000011 H
b00000000 I
b00000011 J
b00000011 K
b00000010 L
b00000011 M
b00000000 N
b10 Q
b11 R
b00 S
b11 T
b11 U
b10 V
b11 W
b00 X
b11 Z
1[
b10 \
b11 `
1a
b00 b
1e
0f
b10 g
b11 h
1i
#96000
b10 /
b10 1
b00 2
04
15
18
1:
0;
0=
b00000000000000000000000000001000 @
#100000
0i
#105000
b10 D
b00 E
b00000011 G
b00000010 H
b00000011 I
b00000000 J
b11 Q
b10 R
b11 S
b00 T
b11 \
b10 ]
0^
b11 b
b00 c
0d
b11 g
1i
#106000
b11 /
b10 0
b01 1
b01 2
b00 3
14
06
17
08
19
0:
1<
0>
b00000000000000000000000000001001 @
#110000
0i
#115000
0A
b10 C
b01 D
b01 E
b00 F
b00000010 K
b00000001 L
b00000001 N
b10 U
b01 V
b01 X
b10 Z
0[
b01 ]
b01 c
1f
b01 h
1i
#116000
b01 /
b01 0
b00 1
b10 2
b01 3
05
16
07
09
1;
0<
1=
1>
b00000000000000000000000000001010 @
#120000
0i
#125000
b01 C
b00 D
b10 E
b01 F
b00000010 G
b00000001 H
b00000001 J
b00000010 M
b00000011 N
b10 Q
b01 R
b01 T
b10 W
b11 X
b10 `
0a
b11 c
1d
b01 g
b00 h
1i
#126000
b11 /
b10 0
b01 1
b01 2
b00 3
15
06
17
19
0;
1<
0=
0>
b00000000000000000000000000001011 @
#130000
0i
#135000
b10 C
b01 D
b01 E
b00 F
b00000010 I
b00000011 J
b00000001 K
b00000011 L
b10 S
b11 T
b01 U
b11 V
b01 Z
b11 ]
1^
b10 _
b11 `
1a
b00 g
1i
#136000
b00 /
b00 0
b10 3
04
05
07
18
1;
1?
b00000000000000000000000000001100 @
#140000
0i
#145000
b00 C
b10 F
b00000001 G
b00000011 H
b00000011 M
b01 Q
b11 R
b11 W
b01 Y
b11 Z
1[
b11 _
1i
#150000
0i
#155000
b00000011 I
b11 S
1i
#160000
0i
#165000
1i
#170000
0i
#175000
1i
#180000
0i
#185000
1i
#190000
0i
#195000
1i
#200000
0i
#205000
1i
#210000
0i
#215000
1i
#220000
0i
#225000
1i
#230000
0i
#235000
1i
#236000
