xtensa_get_ext_irq_no	,	F_15
root_domain	,	V_35
irq_set_default_host	,	F_31
intenable	,	V_20
hwirq	,	V_23
dest	,	V_30
hw	,	V_4
xtensa_mx_irq_retrigger	,	F_23
handle_percpu_irq	,	V_8
irqd_set_single_target	,	F_4
irq_to_desc	,	F_6
xtensa_mx_irq_unmask	,	F_17
xtensa_mx_irq_disable	,	F_20
u32	,	T_2
intspec	,	V_12
cpu_online_mask	,	V_33
xtensa_mx_irq_map	,	F_1
irq_domain	,	V_1
XCHAL_INTTYPE_MASK_EXTERN_LEVEL	,	V_19
irq_domain_add_linear	,	F_33
cpumask_any_and	,	F_25
set_er	,	F_14
MIROUT	,	F_26
cpu	,	V_32
irq_set_chip_and_handler_name	,	F_2
HW_IRQ_MX_BASE	,	V_24
__this_cpu_write	,	F_11
__this_cpu_read	,	F_16
out_type	,	V_15
cpumask_of	,	F_28
force	,	V_31
out_hwirq	,	V_14
irq_data	,	V_21
variant_irq_disable	,	F_21
np	,	V_39
irq_desc_get_irq_data	,	F_5
irq_set_status_flags	,	F_3
IRQ_LEVEL	,	V_9
xtensa_mx_irq_enable	,	F_18
HW_IRQ_IPI_COUNT	,	V_5
XCHAL_INTTYPE_MASK_EXTERN_EDGE	,	V_18
irq_data_update_effective_affinity	,	F_27
intsize	,	V_13
device_node	,	V_10
cached_irq_mask	,	V_17
irq_domain_add_legacy	,	F_30
ctrlr	,	V_11
xtensa_mx_irq_ack	,	F_22
irq_hw_number_t	,	T_1
host_data	,	V_7
NR_IRQS	,	V_36
xtensa_mx_irq_domain_ops	,	V_37
xtensa_mx_irq_mask	,	F_13
irq_chip	,	V_6
xtensa_mx_irq_domain_xlate	,	F_8
set_sr	,	F_12
intclear	,	V_27
mask	,	V_22
cpumask	,	V_29
intset	,	V_28
interrupt_parent	,	V_34
d	,	V_2
irq	,	V_3
MIENGSET	,	V_26
variant_irq_enable	,	F_19
xtensa_irq_map	,	F_7
"ipi"	,	L_1
HW_IRQ_EXTERN_BASE	,	V_16
xtensa_mx_irq_set_affinity	,	F_24
xtensa_mx_init_legacy	,	F_29
secondary_init_irq	,	F_10
__init	,	T_3
xtensa_mx_irq_chip	,	V_38
xtensa_mx_init	,	F_32
MIENG	,	V_25
xtensa_irq_domain_xlate	,	F_9
