#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-4-ga682e13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1756ce0 .scope module, "testFsm" "testFsm" 2 1;
 .timescale 0 0;
v0x17de160_0 .net "ALU_OP", 2 0, v0x17dccf0_0;  1 drivers
v0x17df8e0_0 .net "ALU_SRCA", 0 0, v0x17dcdf0_0;  1 drivers
v0x17df9f0_0 .net "ALU_SRCB", 1 0, v0x17dceb0_0;  1 drivers
v0x17dfae0_0 .net "A_WE", 0 0, v0x17dcf70_0;  1 drivers
v0x17dfbd0_0 .net "B_WE", 0 0, v0x17dd030_0;  1 drivers
v0x17dfd10_0 .net "DST", 1 0, v0x17dd140_0;  1 drivers
v0x17dfe00_0 .net "IR_WE", 0 0, v0x17dd220_0;  1 drivers
v0x17dfef0_0 .net "MEM_IN", 0 0, v0x17dd2e0_0;  1 drivers
v0x17dffe0_0 .net "MEM_WE", 0 0, v0x17dd3a0_0;  1 drivers
v0x17e0110_0 .net "PC_SRC", 1 0, v0x17dd4f0_0;  1 drivers
v0x17e0220_0 .net "PC_WE", 0 0, v0x17dd5d0_0;  1 drivers
v0x17e0310_0 .net "REG_IN", 0 0, v0x17dd690_0;  1 drivers
v0x17e0400_0 .net "REG_WE", 0 0, v0x17dd750_0;  1 drivers
v0x17e04f0_0 .var "begintest", 0 0;
v0x17e0590_0 .net "clk", 0 0, v0x17df0b0_0;  1 drivers
v0x17e0630_0 .net "currState", 3 0, v0x17dd8b0_0;  1 drivers
v0x17e0720_0 .net "dutpassed", 0 0, v0x17df1f0_0;  1 drivers
v0x17e08d0_0 .net "endtest", 0 0, v0x17df3a0_0;  1 drivers
v0x17e0970_0 .net "instr", 5 0, v0x17df440_0;  1 drivers
v0x17e0a10_0 .net "zeroflag", 0 0, v0x17df580_0;  1 drivers
E_0x1766560 .event posedge, v0x17df3a0_0;
S_0x1788ec0 .scope module, "dut" "fsm" 2 14, 3 5 0, S_0x1756ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "zeroflag"
    .port_info 2 /INPUT 6 "instr"
    .port_info 3 /OUTPUT 4 "currState"
    .port_info 4 /OUTPUT 1 "PC_WE"
    .port_info 5 /OUTPUT 1 "MEM_IN"
    .port_info 6 /OUTPUT 1 "MEM_WE"
    .port_info 7 /OUTPUT 1 "IR_WE"
    .port_info 8 /OUTPUT 1 "ALU_SRCA"
    .port_info 9 /OUTPUT 1 "A_WE"
    .port_info 10 /OUTPUT 1 "B_WE"
    .port_info 11 /OUTPUT 1 "REG_WE"
    .port_info 12 /OUTPUT 1 "REG_IN"
    .port_info 13 /OUTPUT 2 "ALU_SRCB"
    .port_info 14 /OUTPUT 2 "PC_SRC"
    .port_info 15 /OUTPUT 2 "DST"
    .port_info 16 /OUTPUT 3 "ALU_OP"
P_0x17bdd60 .param/l "STATE_EX_ADDI" 1 3 25, +C4<00000000000000000000000000000101>;
P_0x17bdda0 .param/l "STATE_EX_A_ADD0" 1 3 27, +C4<00000000000000000000000000000111>;
P_0x17bdde0 .param/l "STATE_EX_A_OP_B" 1 3 26, +C4<00000000000000000000000000000110>;
P_0x17bde20 .param/l "STATE_EX_BNE" 1 3 28, +C4<00000000000000000000000000001000>;
P_0x17bde60 .param/l "STATE_EX_OP_IMM" 1 3 24, +C4<00000000000000000000000000000100>;
P_0x17bdea0 .param/l "STATE_ID_1" 1 3 21, +C4<00000000000000000000000000000001>;
P_0x17bdee0 .param/l "STATE_ID_BNE" 1 3 23, +C4<00000000000000000000000000000011>;
P_0x17bdf20 .param/l "STATE_ID_J" 1 3 22, +C4<00000000000000000000000000000010>;
P_0x17bdf60 .param/l "STATE_IF" 1 3 20, +C4<00000000000000000000000000000000>;
P_0x17bdfa0 .param/l "STATE_MEM_READ" 1 3 29, +C4<00000000000000000000000000001001>;
P_0x17bdfe0 .param/l "STATE_MEM_WRITE" 1 3 30, +C4<00000000000000000000000000001010>;
P_0x17be020 .param/l "STATE_WB_ALU" 1 3 33, +C4<00000000000000000000000000001101>;
P_0x17be060 .param/l "STATE_WB_JAL" 1 3 34, +C4<00000000000000000000000000001110>;
P_0x17be0a0 .param/l "STATE_WB_JR" 1 3 35, +C4<00000000000000000000000000001111>;
P_0x17be0e0 .param/l "STATE_WB_LW" 1 3 32, +C4<00000000000000000000000000001100>;
P_0x17be120 .param/l "STATE_WB_XORI" 1 3 31, +C4<00000000000000000000000000001011>;
v0x17dccf0_0 .var "ALU_OP", 2 0;
v0x17dcdf0_0 .var "ALU_SRCA", 0 0;
v0x17dceb0_0 .var "ALU_SRCB", 1 0;
v0x17dcf70_0 .var "A_WE", 0 0;
v0x17dd030_0 .var "B_WE", 0 0;
v0x17dd140_0 .var "DST", 1 0;
v0x17dd220_0 .var "IR_WE", 0 0;
v0x17dd2e0_0 .var "MEM_IN", 0 0;
v0x17dd3a0_0 .var "MEM_WE", 0 0;
v0x17dd4f0_0 .var "PC_SRC", 1 0;
v0x17dd5d0_0 .var "PC_WE", 0 0;
v0x17dd690_0 .var "REG_IN", 0 0;
v0x17dd750_0 .var "REG_WE", 0 0;
v0x17dd810_0 .net "clk", 0 0, v0x17df0b0_0;  alias, 1 drivers
v0x17dd8b0_0 .var "currState", 3 0;
v0x17dd970_0 .net "instr", 5 0, v0x17df440_0;  alias, 1 drivers
v0x17dda60_0 .net "next_state", 3 0, v0x17dc990_0;  1 drivers
v0x17ddc10_0 .var "state", 3 0;
v0x17ddcb0_0 .net "zeroflag", 0 0, v0x17df580_0;  alias, 1 drivers
E_0x1767220 .event posedge, v0x17891e0_0;
S_0x1795720 .scope module, "LUT" "fsmCommand" 3 54, 4 58 0, S_0x1788ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "next_state"
    .port_info 1 /INPUT 4 "state"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 1 "clk"
v0x17891e0_0 .net "clk", 0 0, v0x17df0b0_0;  alias, 1 drivers
v0x17dc990_0 .var "next_state", 3 0;
v0x17dca70_0 .net "opcode", 5 0, v0x17df440_0;  alias, 1 drivers
v0x17dcb60_0 .net "state", 3 0, v0x17ddc10_0;  1 drivers
E_0x1764fa0 .event negedge, v0x17891e0_0;
S_0x17ddfe0 .scope module, "test" "fsmtestbench" 2 33, 2 78 0, S_0x1756ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "dutpassed"
    .port_info 3 /OUTPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "zeroflag"
    .port_info 5 /OUTPUT 6 "instr"
    .port_info 6 /INPUT 4 "currState"
    .port_info 7 /INPUT 1 "PC_WE"
    .port_info 8 /INPUT 1 "MEM_IN"
    .port_info 9 /INPUT 1 "MEM_WE"
    .port_info 10 /INPUT 1 "IR_WE"
    .port_info 11 /INPUT 1 "ALU_SRCA"
    .port_info 12 /INPUT 1 "A_WE"
    .port_info 13 /INPUT 1 "B_WE"
    .port_info 14 /INPUT 1 "REG_WE"
    .port_info 15 /INPUT 1 "REG_IN"
    .port_info 16 /INPUT 2 "ALU_SRCB"
    .port_info 17 /INPUT 2 "PC_SRC"
    .port_info 18 /INPUT 2 "DST"
    .port_info 19 /INPUT 3 "ALU_OP"
v0x17de460_0 .net "ALU_OP", 2 0, v0x17dccf0_0;  alias, 1 drivers
v0x17de570_0 .net "ALU_SRCA", 0 0, v0x17dcdf0_0;  alias, 1 drivers
v0x17de640_0 .net "ALU_SRCB", 1 0, v0x17dceb0_0;  alias, 1 drivers
v0x17de740_0 .net "A_WE", 0 0, v0x17dcf70_0;  alias, 1 drivers
v0x17de810_0 .net "B_WE", 0 0, v0x17dd030_0;  alias, 1 drivers
v0x17de900_0 .net "DST", 1 0, v0x17dd140_0;  alias, 1 drivers
v0x17de9d0_0 .net "IR_WE", 0 0, v0x17dd220_0;  alias, 1 drivers
v0x17deaa0_0 .net "MEM_IN", 0 0, v0x17dd2e0_0;  alias, 1 drivers
v0x17deb70_0 .net "MEM_WE", 0 0, v0x17dd3a0_0;  alias, 1 drivers
v0x17decd0_0 .net "PC_SRC", 1 0, v0x17dd4f0_0;  alias, 1 drivers
v0x17deda0_0 .net "PC_WE", 0 0, v0x17dd5d0_0;  alias, 1 drivers
v0x17dee70_0 .net "REG_IN", 0 0, v0x17dd690_0;  alias, 1 drivers
v0x17def40_0 .net "REG_WE", 0 0, v0x17dd750_0;  alias, 1 drivers
v0x17df010_0 .net "begintest", 0 0, v0x17e04f0_0;  1 drivers
v0x17df0b0_0 .var "clk", 0 0;
v0x17df150_0 .net "currState", 3 0, v0x17dd8b0_0;  alias, 1 drivers
v0x17df1f0_0 .var "dutpassed", 0 0;
v0x17df3a0_0 .var "endtest", 0 0;
v0x17df440_0 .var "instr", 5 0;
v0x17df4e0_0 .var "outputs", 17 0;
v0x17df580_0 .var "zeroflag", 0 0;
E_0x178a330 .event posedge, v0x17df010_0;
E_0x17de400 .event edge, v0x17dd8b0_0, v0x17dca70_0;
    .scope S_0x1795720;
T_0 ;
    %wait E_0x1764fa0;
    %load/vec4 v0x17dca70_0;
    %load/vec4 v0x17dcb60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 224, 0, 10;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 225, 0, 10;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 10;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 10;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 560, 0, 10;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 561, 0, 10;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 565, 0, 10;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 569, 0, 10;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 572, 0, 10;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 688, 0, 10;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 689, 0, 10;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 693, 0, 10;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 698, 0, 10;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 513, 0, 10;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 518, 0, 10;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 525, 0, 10;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 544, 0, 10;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 545, 0, 10;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 550, 0, 10;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 557, 0, 10;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 672, 0, 10;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 673, 0, 10;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 678, 0, 10;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 685, 0, 10;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 10;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 10;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 10;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 10;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 10;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 135, 0, 10;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 143, 0, 10;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 10;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 83, 0, 10;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 10;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %jmp T_0.37;
T_0.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.6 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.11 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.14 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.15 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.19 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.21 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.22 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.23 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.27 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.28 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.29 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.31 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.32 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.34 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.35 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17dc990_0, 0, 4;
    %jmp T_0.37;
T_0.37 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1788ec0;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17ddc10_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x1788ec0;
T_2 ;
    %wait E_0x1767220;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dd5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dd2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dd3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dd220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dcdf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17dccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dcf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dd030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dd750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dd690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17dd140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17dceb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17dd4f0_0, 0;
    %load/vec4 v0x17ddc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dcdf0_0, 0;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dcf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd030_0, 0;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd5d0_0, 0;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dcdf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x17dceb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x17dd4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dcf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd030_0, 0;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x17dccf0_0, 0;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x17dceb0_0, 0;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x17dceb0_0, 0;
    %jmp T_2.16;
T_2.7 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x17ddcb0_0;
    %nor/r;
    %assign/vec4 v0x17dd5d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x17dceb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17dccf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x17dd4f0_0, 0;
    %jmp T_2.16;
T_2.9 ;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd3a0_0, 0;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd750_0, 0;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd690_0, 0;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd750_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x17dd140_0, 0;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd690_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x17dd140_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dd5d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x17dd4f0_0, 0;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x17dda60_0;
    %assign/vec4 v0x17ddc10_0, 0;
    %load/vec4 v0x17ddc10_0;
    %assign/vec4 v0x17dd8b0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x17ddfe0;
T_3 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x17df440_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df0b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 98 "$display", "XORI IF" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 221184, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 101 "$display", "IF phase broken." {0 0 0};
T_3.0 ;
    %end;
    .thread T_3;
    .scope S_0x17ddfe0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x17df0b0_0;
    %nor/r;
    %store/vec4 v0x17df0b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17ddfe0;
T_5 ;
    %wait E_0x17de400;
    %load/vec4 v0x17deda0_0;
    %load/vec4 v0x17deaa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17deb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17de9d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17de570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17de740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17de810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17def40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17dee70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17de640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17decd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17de900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17de460_0;
    %concat/vec4; draw_concat_vec4
    %cassign/vec4 v0x17df4e0_0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x17ddfe0;
T_6 ;
    %wait E_0x178a330;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 123 "$display", "XORI ID" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 6144, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 126 "$display", "XORI ID phase broken." {0 0 0};
T_6.0 ;
    %delay 10, 0;
    %vpi_call 2 130 "$display", "XORI EX" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 2, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 133 "$display", "XORI EX phase broken." {0 0 0};
T_6.2 ;
    %delay 10, 0;
    %vpi_call 2 137 "$display", "XORI WB" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 1024, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 140 "$display", "XORI WB phase broken." {0 0 0};
T_6.4 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x17df440_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 148 "$display", "LW IF" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 221184, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 151 "$display", "IF phase broken." {0 0 0};
T_6.6 ;
    %delay 10, 0;
    %vpi_call 2 155 "$display", "LW ID" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 6144, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 158 "$display", "LW ID phase broken." {0 0 0};
T_6.8 ;
    %delay 10, 0;
    %vpi_call 2 161 "$display", "LW EX" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 256, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 164 "$display", "LW EX phase broken." {0 0 0};
T_6.10 ;
    %delay 10, 0;
    %vpi_call 2 167 "$display", "LW MEM" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 170 "$display", "LW MEM phase broken." {0 0 0};
T_6.12 ;
    %delay 10, 0;
    %vpi_call 2 173 "$display", "LW WB" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 1536, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 176 "$display", "LW WB phase broken." {0 0 0};
T_6.14 ;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x17df440_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 184 "$display", "SW IF" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 221184, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 187 "$display", "IF phase broken." {0 0 0};
T_6.16 ;
    %delay 10, 0;
    %vpi_call 2 190 "$display", "SW ID" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 6144, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 193 "$display", "SW ID phase broken." {0 0 0};
T_6.18 ;
    %delay 10, 0;
    %vpi_call 2 196 "$display", "SW EX" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 256, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 199 "$display", "SW EX phase broken." {0 0 0};
T_6.20 ;
    %delay 10, 0;
    %vpi_call 2 202 "$display", "SW MEM" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 32768, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 205 "$display", "SW MEM phase broken." {0 0 0};
T_6.22 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x17df440_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 213 "$display", "ADD IF" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 221184, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 216 "$display", "IF phase broken." {0 0 0};
T_6.24 ;
    %delay 10, 0;
    %vpi_call 2 219 "$display", "ADD ID" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 6144, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 222 "$display", "ADD ID phase broken." {0 0 0};
T_6.26 ;
    %delay 10, 0;
    %vpi_call 2 225 "$display", "ADD EX" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 256, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 228 "$display", "ADD EX phase broken." {0 0 0};
T_6.28 ;
    %delay 10, 0;
    %vpi_call 2 231 "$display", "ADD WB" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 1032, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 234 "$display", "ADD WB phase broken." {0 0 0};
T_6.30 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x17df440_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 240 "$display", "SUB IF" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 221184, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 243 "$display", "IF phase broken." {0 0 0};
T_6.32 ;
    %delay 10, 0;
    %vpi_call 2 246 "$display", "SUB ID" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 6144, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.34, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 249 "$display", "SUB ID phase broken." {0 0 0};
T_6.34 ;
    %delay 10, 0;
    %vpi_call 2 252 "$display", "SUB EX" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 256, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.36, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 255 "$display", "SUB EX phase broken." {0 0 0};
T_6.36 ;
    %delay 10, 0;
    %vpi_call 2 258 "$display", "SUB WB" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 1032, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 261 "$display", "SUB WB phase broken." {0 0 0};
T_6.38 ;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x17df440_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 269 "$display", "SLT IF" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 221184, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.40, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 272 "$display", "IF phase broken." {0 0 0};
T_6.40 ;
    %delay 10, 0;
    %vpi_call 2 275 "$display", "SLT ID" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 6144, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.42, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 278 "$display", "SLT ID phase broken." {0 0 0};
T_6.42 ;
    %delay 10, 0;
    %vpi_call 2 281 "$display", "SLT EX" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 256, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.44, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 284 "$display", "SLT EX phase broken." {0 0 0};
T_6.44 ;
    %delay 10, 0;
    %vpi_call 2 287 "$display", "SLT WB" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 1032, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.46, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 290 "$display", "SLT WB phase broken." {0 0 0};
T_6.46 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x17df440_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 298 "$display", "J IF" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 221184, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.48, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 301 "$display", "IF phase broken." {0 0 0};
T_6.48 ;
    %delay 10, 0;
    %vpi_call 2 304 "$display", "J ID" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 131072, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.50, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 307 "$display", "JUMP ID phase broken." {0 0 0};
T_6.50 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x17df440_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 315 "$display", "JAL IF" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 221184, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.52, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 318 "$display", "IF phase broken." {0 0 0};
T_6.52 ;
    %delay 10, 0;
    %vpi_call 2 321 "$display", "JAL ID" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 131072, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.54, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 324 "$display", "JAL ID phase broken." {0 0 0};
T_6.54 ;
    %delay 10, 0;
    %vpi_call 2 327 "$display", "JAL WB" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 1552, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.56, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 330 "$display", "JAL WB phase broken." {0 0 0};
T_6.56 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x17df440_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 338 "$display", "JR IF" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 221184, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.58, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 341 "$display", "IF phase broken." {0 0 0};
T_6.58 ;
    %delay 10, 0;
    %vpi_call 2 344 "$display", "JR ID" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 6144, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.60, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 347 "$display", "JR ID phase broken." {0 0 0};
T_6.60 ;
    %delay 10, 0;
    %vpi_call 2 350 "$display", "JR EX" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.62, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 353 "$display", "JR EX phase broken." {0 0 0};
T_6.62 ;
    %delay 10, 0;
    %vpi_call 2 356 "$display", "JR WB" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 131136, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.64, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 359 "$display", "JR WB phase broken." {0 0 0};
T_6.64 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x17df440_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 367 "$display", "BNE IF" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 221184, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.66, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 370 "$display", "IF phase broken." {0 0 0};
T_6.66 ;
    %delay 10, 0;
    %vpi_call 2 373 "$display", "BNE ID" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %pushi/vec4 14624, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.68, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 376 "$display", "BNE ID phase broken." {0 0 0};
T_6.68 ;
    %delay 10, 0;
    %vpi_call 2 379 "$display", "BNE EX" {0 0 0};
    %load/vec4 v0x17df150_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17df4e0_0;
    %load/vec4 v0x17df580_0;
    %concati/vec4 195, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.70, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17df1f0_0, 0, 1;
    %vpi_call 2 382 "$display", "BNE EX phase broken." {0 0 0};
T_6.70 ;
    %vpi_call 2 386 "$finish" {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x1756ce0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e04f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17e04f0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_7;
    .scope S_0x1756ce0;
T_8 ;
    %wait E_0x1766560;
    %load/vec4 v0x17e0720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 66 "$display", "\012\033[32mDUT passed?: %b\033[37m\012", v0x17e0720_0 {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call 2 68 "$display", "\012\033[31mDUT passed?: %b\033[37m\012", v0x17e0720_0 {0 0 0};
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fsm.t.v";
    "fsm.v";
    "fsmCommand.v";
