Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,1559
design__instance__area,23516.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001267924322746694
power__switching__total,0.00041796397999860346
power__leakage__total,5.940456730968435E-7
power__total,0.00168648234102875
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.36221643376592433
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.262788298559852
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11073331454095774
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.267022522762071
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110733
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,9.161732
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5204316014334756
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2786942699944789
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6025184965936692
timing__setup__ws__corner:nom_slow_1p08V_125C,4.587757859019214
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.602518
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,8.340937
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4235098780431075
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26894046084692924
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2961023732239068
timing__setup__ws__corner:nom_typ_1p20V_25C,5.018824609071033
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.296102
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.876721
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.36221643376592433
clock__skew__worst_setup,0.262788298559852
timing__hold__ws,0.11073331454095774
timing__setup__ws,4.587757859019214
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110733
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.340937
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1559
design__instance__area__stdcell,23516.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.812551
design__instance__utilization__stdcell,0.812551
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,61.6896
design__instance__count__class:inverter,33
design__instance__area__class:inverter,181.44
design__instance__count__class:sequential_cell,172
design__instance__area__class:sequential_cell,8114
design__instance__count__class:multi_input_combinational_cell,926
design__instance__area__class:multi_input_combinational_cell,9300.61
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,347
design__instance__area__class:timing_repair_buffer,5249.06
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,34904.1
design__violations,0
design__instance__count__class:clock_buffer,59
design__instance__area__class:clock_buffer,533.434
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,281
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1744
route__net__special,2
route__drc_errors__iter:0,767
route__wirelength__iter:0,37447
route__drc_errors__iter:1,381
route__wirelength__iter:1,37037
route__drc_errors__iter:2,407
route__wirelength__iter:2,36930
route__drc_errors__iter:3,57
route__wirelength__iter:3,36672
route__drc_errors__iter:4,12
route__wirelength__iter:4,36671
route__drc_errors__iter:5,0
route__wirelength__iter:5,36664
route__drc_errors,0
route__wirelength,36664
route__vias,9253
route__vias__singlecut,9253
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,369.825
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,156
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,156
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,156
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,156
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000403388
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000351214
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000186915
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000351214
design_powergrid__voltage__worst,0.0000351214
design_powergrid__voltage__worst__net:VPWR,1.19996
design_powergrid__drop__worst,0.0000403388
design_powergrid__drop__worst__net:VPWR,0.0000403388
design_powergrid__voltage__worst__net:VGND,0.0000351214
design_powergrid__drop__worst__net:VGND,0.0000351214
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000020599999999999999279569340426832013690727762877941131591796875
ir__drop__worst,0.0000402999999999999970116786041085532588112982921302318572998046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
