ARM GAS  /tmp/ccndMYCp.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB67:
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****  ******************************************************************************
   4:Src/main.c    ****  * @file           : main.c
   5:Src/main.c    ****  * @brief          : Main program body
   6:Src/main.c    ****  ******************************************************************************
   7:Src/main.c    ****  * @attention
   8:Src/main.c    ****  *
   9:Src/main.c    ****  * Copyright (c) 2025 STMicroelectronics.
  10:Src/main.c    ****  * All rights reserved.
  11:Src/main.c    ****  *
  12:Src/main.c    ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Src/main.c    ****  * in the root directory of this software component.
  14:Src/main.c    ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Src/main.c    ****  *
  16:Src/main.c    ****  ******************************************************************************
  17:Src/main.c    ****  */
  18:Src/main.c    **** /* USER CODE END Header */
  19:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  20:Src/main.c    **** #include "main.h"
  21:Src/main.c    **** 
  22:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  23:Src/main.c    **** /* USER CODE BEGIN Includes */
  24:Src/main.c    **** 
  25:Src/main.c    **** /* USER CODE END Includes */
  26:Src/main.c    **** 
  27:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  28:Src/main.c    **** /* USER CODE BEGIN PTD */
  29:Src/main.c    **** 
  30:Src/main.c    **** /* USER CODE END PTD */
  31:Src/main.c    **** 
  32:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  33:Src/main.c    **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/ccndMYCp.s 			page 2


  34:Src/main.c    **** 
  35:Src/main.c    **** /* USER CODE END PD */
  36:Src/main.c    **** 
  37:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  38:Src/main.c    **** /* USER CODE BEGIN PM */
  39:Src/main.c    **** 
  40:Src/main.c    **** /* USER CODE END PM */
  41:Src/main.c    **** 
  42:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  43:Src/main.c    **** 
  44:Src/main.c    **** /* USER CODE BEGIN PV */
  45:Src/main.c    **** 
  46:Src/main.c    **** /* USER CODE END PV */
  47:Src/main.c    **** 
  48:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  49:Src/main.c    **** void SystemClock_Config(void);
  50:Src/main.c    **** static void MX_GPIO_Init(void);
  51:Src/main.c    **** /* USER CODE BEGIN PFP */
  52:Src/main.c    **** 
  53:Src/main.c    **** /* USER CODE END PFP */
  54:Src/main.c    **** 
  55:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
  56:Src/main.c    **** /* USER CODE BEGIN 0 */
  57:Src/main.c    **** 
  58:Src/main.c    **** /* USER CODE END 0 */
  59:Src/main.c    **** 
  60:Src/main.c    **** /**
  61:Src/main.c    ****  * @brief  The application entry point.
  62:Src/main.c    ****  * @retval int
  63:Src/main.c    ****  */
  64:Src/main.c    **** int main(void) {
  65:Src/main.c    **** 
  66:Src/main.c    ****   /* USER CODE BEGIN 1 */
  67:Src/main.c    **** 
  68:Src/main.c    ****   /* USER CODE END 1 */
  69:Src/main.c    **** 
  70:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
  71:Src/main.c    **** 
  72:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick.
  73:Src/main.c    ****    */
  74:Src/main.c    ****   HAL_Init();
  75:Src/main.c    **** 
  76:Src/main.c    ****   /* USER CODE BEGIN Init */
  77:Src/main.c    **** 
  78:Src/main.c    ****   /* USER CODE END Init */
  79:Src/main.c    **** 
  80:Src/main.c    ****   /* Configure the system clock */
  81:Src/main.c    ****   SystemClock_Config();
  82:Src/main.c    **** 
  83:Src/main.c    ****   /* USER CODE BEGIN SysInit */
  84:Src/main.c    **** 
  85:Src/main.c    ****   /* USER CODE END SysInit */
  86:Src/main.c    **** 
  87:Src/main.c    ****   /* Initialize all configured peripherals */
  88:Src/main.c    ****   MX_GPIO_Init();
  89:Src/main.c    ****   /* USER CODE BEGIN 2 */
  90:Src/main.c    **** 
ARM GAS  /tmp/ccndMYCp.s 			page 3


  91:Src/main.c    ****   /* USER CODE END 2 */
  92:Src/main.c    **** 
  93:Src/main.c    ****   /* Infinite loop */
  94:Src/main.c    ****   /* USER CODE BEGIN WHILE */
  95:Src/main.c    ****   while (1) {
  96:Src/main.c    ****     /* USER CODE END WHILE */
  97:Src/main.c    ****     GPIO_PinState buttonPressed = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
  98:Src/main.c    ****     if (buttonPressed == GPIO_PIN_SET) {
  99:Src/main.c    ****       HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 100:Src/main.c    ****       HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9);
 101:Src/main.c    ****     }
 102:Src/main.c    **** 
 103:Src/main.c    ****     /* USER CODE BEGIN 3 */
 104:Src/main.c    ****   }
 105:Src/main.c    ****   /* USER CODE END 3 */
 106:Src/main.c    **** }
 107:Src/main.c    **** 
 108:Src/main.c    **** /**
 109:Src/main.c    ****  * @brief System Clock Configuration
 110:Src/main.c    ****  * @retval None
 111:Src/main.c    ****  */
 112:Src/main.c    **** void SystemClock_Config(void) {
 113:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 114:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 115:Src/main.c    **** 
 116:Src/main.c    ****   /** Initializes the RCC Oscillators according to the specified parameters
 117:Src/main.c    ****    * in the RCC_OscInitTypeDef structure.
 118:Src/main.c    ****    */
 119:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 120:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 121:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 122:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 123:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 124:Src/main.c    ****     Error_Handler();
 125:Src/main.c    ****   }
 126:Src/main.c    **** 
 127:Src/main.c    ****   /** Initializes the CPU, AHB and APB buses clocks
 128:Src/main.c    ****    */
 129:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 130:Src/main.c    ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 131:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 132:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 133:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 134:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 135:Src/main.c    **** 
 136:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 137:Src/main.c    ****     Error_Handler();
 138:Src/main.c    ****   }
 139:Src/main.c    **** }
 140:Src/main.c    **** 
 141:Src/main.c    **** /**
 142:Src/main.c    ****  * @brief GPIO Initialization Function
 143:Src/main.c    ****  * @param None
 144:Src/main.c    ****  * @retval None
 145:Src/main.c    ****  */
 146:Src/main.c    **** static void MX_GPIO_Init(void) {
  26              		.loc 1 146 32 view -0
ARM GAS  /tmp/ccndMYCp.s 			page 4


  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 86B0     		sub	sp, sp, #24
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
 147:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 147 3 view .LVU1
  41              		.loc 1 147 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0294     		str	r4, [sp, #8]
  44 0008 0394     		str	r4, [sp, #12]
  45 000a 0494     		str	r4, [sp, #16]
  46 000c 0594     		str	r4, [sp, #20]
 148:Src/main.c    ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 149:Src/main.c    **** 
 150:Src/main.c    ****   /* USER CODE END MX_GPIO_Init_1 */
 151:Src/main.c    **** 
 152:Src/main.c    ****   /* GPIO Ports Clock Enable */
 153:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  47              		.loc 1 153 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 153 3 view .LVU4
  50              		.loc 1 153 3 view .LVU5
  51 000e 174B     		ldr	r3, .L3
  52 0010 9A69     		ldr	r2, [r3, #24]
  53 0012 42F00402 		orr	r2, r2, #4
  54 0016 9A61     		str	r2, [r3, #24]
  55              		.loc 1 153 3 view .LVU6
  56 0018 9A69     		ldr	r2, [r3, #24]
  57 001a 02F00402 		and	r2, r2, #4
  58 001e 0092     		str	r2, [sp]
  59              		.loc 1 153 3 view .LVU7
  60 0020 009A     		ldr	r2, [sp]
  61              	.LBE4:
  62              		.loc 1 153 3 view .LVU8
 154:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  63              		.loc 1 154 3 view .LVU9
  64              	.LBB5:
  65              		.loc 1 154 3 view .LVU10
  66              		.loc 1 154 3 view .LVU11
  67 0022 9A69     		ldr	r2, [r3, #24]
  68 0024 42F01002 		orr	r2, r2, #16
  69 0028 9A61     		str	r2, [r3, #24]
  70              		.loc 1 154 3 view .LVU12
  71 002a 9B69     		ldr	r3, [r3, #24]
  72 002c 03F01003 		and	r3, r3, #16
  73 0030 0193     		str	r3, [sp, #4]
  74              		.loc 1 154 3 view .LVU13
  75 0032 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccndMYCp.s 			page 5


  76              	.LBE5:
  77              		.loc 1 154 3 view .LVU14
 155:Src/main.c    **** 
 156:Src/main.c    ****   /*Configure GPIO pin Output Level */
 157:Src/main.c    ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_RESET);
  78              		.loc 1 157 3 view .LVU15
  79 0034 0E4D     		ldr	r5, .L3+4
  80 0036 2246     		mov	r2, r4
  81 0038 4FF44071 		mov	r1, #768
  82 003c 2846     		mov	r0, r5
  83 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
  84              	.LVL0:
 158:Src/main.c    **** 
 159:Src/main.c    ****   /*Configure GPIO pin : PA0 */
 160:Src/main.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
  85              		.loc 1 160 3 view .LVU16
  86              		.loc 1 160 23 is_stmt 0 view .LVU17
  87 0042 0126     		movs	r6, #1
  88 0044 0296     		str	r6, [sp, #8]
 161:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  89              		.loc 1 161 3 is_stmt 1 view .LVU18
  90              		.loc 1 161 24 is_stmt 0 view .LVU19
  91 0046 0394     		str	r4, [sp, #12]
 162:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  92              		.loc 1 162 3 is_stmt 1 view .LVU20
  93              		.loc 1 162 24 is_stmt 0 view .LVU21
  94 0048 0494     		str	r4, [sp, #16]
 163:Src/main.c    ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  95              		.loc 1 163 3 is_stmt 1 view .LVU22
  96 004a 02A9     		add	r1, sp, #8
  97 004c 0948     		ldr	r0, .L3+8
  98 004e FFF7FEFF 		bl	HAL_GPIO_Init
  99              	.LVL1:
 164:Src/main.c    **** 
 165:Src/main.c    ****   /*Configure GPIO pins : PC8 PC9 */
 166:Src/main.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 100              		.loc 1 166 3 view .LVU23
 101              		.loc 1 166 23 is_stmt 0 view .LVU24
 102 0052 4FF44073 		mov	r3, #768
 103 0056 0293     		str	r3, [sp, #8]
 167:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 104              		.loc 1 167 3 is_stmt 1 view .LVU25
 105              		.loc 1 167 24 is_stmt 0 view .LVU26
 106 0058 0396     		str	r6, [sp, #12]
 168:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 107              		.loc 1 168 3 is_stmt 1 view .LVU27
 108              		.loc 1 168 24 is_stmt 0 view .LVU28
 109 005a 0494     		str	r4, [sp, #16]
 169:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 110              		.loc 1 169 3 is_stmt 1 view .LVU29
 111              		.loc 1 169 25 is_stmt 0 view .LVU30
 112 005c 0223     		movs	r3, #2
 113 005e 0593     		str	r3, [sp, #20]
 170:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 114              		.loc 1 170 3 is_stmt 1 view .LVU31
 115 0060 02A9     		add	r1, sp, #8
 116 0062 2846     		mov	r0, r5
ARM GAS  /tmp/ccndMYCp.s 			page 6


 117 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 118              	.LVL2:
 171:Src/main.c    **** 
 172:Src/main.c    ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 173:Src/main.c    **** 
 174:Src/main.c    ****   /* USER CODE END MX_GPIO_Init_2 */
 175:Src/main.c    **** }
 119              		.loc 1 175 1 is_stmt 0 view .LVU32
 120 0068 06B0     		add	sp, sp, #24
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 16
 123              		@ sp needed
 124 006a 70BD     		pop	{r4, r5, r6, pc}
 125              	.L4:
 126              		.align	2
 127              	.L3:
 128 006c 00100240 		.word	1073876992
 129 0070 00100140 		.word	1073811456
 130 0074 00080140 		.word	1073809408
 131              		.cfi_endproc
 132              	.LFE67:
 134              		.section	.text.Error_Handler,"ax",%progbits
 135              		.align	1
 136              		.global	Error_Handler
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 141              	Error_Handler:
 142              	.LFB68:
 176:Src/main.c    **** 
 177:Src/main.c    **** /* USER CODE BEGIN 4 */
 178:Src/main.c    **** 
 179:Src/main.c    **** /* USER CODE END 4 */
 180:Src/main.c    **** 
 181:Src/main.c    **** /**
 182:Src/main.c    ****  * @brief  This function is executed in case of error occurrence.
 183:Src/main.c    ****  * @retval None
 184:Src/main.c    ****  */
 185:Src/main.c    **** void Error_Handler(void) {
 143              		.loc 1 185 26 is_stmt 1 view -0
 144              		.cfi_startproc
 145              		@ Volatile: function does not return.
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 186:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 187:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 188:Src/main.c    ****   __disable_irq();
 149              		.loc 1 188 3 view .LVU34
 150              	.LBB6:
 151              	.LBI6:
 152              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
ARM GAS  /tmp/ccndMYCp.s 			page 7


   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccndMYCp.s 			page 8


  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  /tmp/ccndMYCp.s 			page 9


 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 153              		.loc 2 140 27 view .LVU35
 154              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 155              		.loc 2 142 3 view .LVU36
 156              		.syntax unified
 157              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 158 0000 72B6     		cpsid i
 159              	@ 0 "" 2
 160              		.thumb
 161              		.syntax unified
 162              	.L6:
 163              	.LBE7:
 164              	.LBE6:
 189:Src/main.c    ****   while (1) {
 165              		.loc 1 189 3 view .LVU37
 190:Src/main.c    ****   }
 166              		.loc 1 190 3 view .LVU38
 189:Src/main.c    ****   while (1) {
 167              		.loc 1 189 9 view .LVU39
 168 0002 FEE7     		b	.L6
 169              		.cfi_endproc
 170              	.LFE68:
 172              		.section	.text.SystemClock_Config,"ax",%progbits
 173              		.align	1
 174              		.global	SystemClock_Config
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 179              	SystemClock_Config:
 180              	.LFB66:
 112:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 181              		.loc 1 112 31 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 64
 184              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccndMYCp.s 			page 10


 185 0000 00B5     		push	{lr}
 186              	.LCFI3:
 187              		.cfi_def_cfa_offset 4
 188              		.cfi_offset 14, -4
 189 0002 91B0     		sub	sp, sp, #68
 190              	.LCFI4:
 191              		.cfi_def_cfa_offset 72
 113:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 192              		.loc 1 113 3 view .LVU41
 113:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 193              		.loc 1 113 22 is_stmt 0 view .LVU42
 194 0004 2822     		movs	r2, #40
 195 0006 0021     		movs	r1, #0
 196 0008 06A8     		add	r0, sp, #24
 197 000a FFF7FEFF 		bl	memset
 198              	.LVL3:
 114:Src/main.c    **** 
 199              		.loc 1 114 3 is_stmt 1 view .LVU43
 114:Src/main.c    **** 
 200              		.loc 1 114 22 is_stmt 0 view .LVU44
 201 000e 0023     		movs	r3, #0
 202 0010 0193     		str	r3, [sp, #4]
 203 0012 0293     		str	r3, [sp, #8]
 204 0014 0393     		str	r3, [sp, #12]
 205 0016 0493     		str	r3, [sp, #16]
 206 0018 0593     		str	r3, [sp, #20]
 119:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 207              		.loc 1 119 3 is_stmt 1 view .LVU45
 119:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 208              		.loc 1 119 36 is_stmt 0 view .LVU46
 209 001a 0223     		movs	r3, #2
 210 001c 0693     		str	r3, [sp, #24]
 120:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 211              		.loc 1 120 3 is_stmt 1 view .LVU47
 120:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 212              		.loc 1 120 30 is_stmt 0 view .LVU48
 213 001e 0123     		movs	r3, #1
 214 0020 0A93     		str	r3, [sp, #40]
 121:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 215              		.loc 1 121 3 is_stmt 1 view .LVU49
 121:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 216              		.loc 1 121 41 is_stmt 0 view .LVU50
 217 0022 1023     		movs	r3, #16
 218 0024 0B93     		str	r3, [sp, #44]
 122:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 219              		.loc 1 122 3 is_stmt 1 view .LVU51
 123:Src/main.c    ****     Error_Handler();
 220              		.loc 1 123 3 view .LVU52
 123:Src/main.c    ****     Error_Handler();
 221              		.loc 1 123 7 is_stmt 0 view .LVU53
 222 0026 06A8     		add	r0, sp, #24
 223 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 224              	.LVL4:
 123:Src/main.c    ****     Error_Handler();
 225              		.loc 1 123 6 discriminator 1 view .LVU54
 226 002c 68B9     		cbnz	r0, .L11
 129:Src/main.c    ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
ARM GAS  /tmp/ccndMYCp.s 			page 11


 227              		.loc 1 129 3 is_stmt 1 view .LVU55
 129:Src/main.c    ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 228              		.loc 1 129 31 is_stmt 0 view .LVU56
 229 002e 0F23     		movs	r3, #15
 230 0030 0193     		str	r3, [sp, #4]
 131:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 231              		.loc 1 131 3 is_stmt 1 view .LVU57
 131:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 232              		.loc 1 131 34 is_stmt 0 view .LVU58
 233 0032 0021     		movs	r1, #0
 234 0034 0291     		str	r1, [sp, #8]
 132:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 235              		.loc 1 132 3 is_stmt 1 view .LVU59
 132:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 236              		.loc 1 132 35 is_stmt 0 view .LVU60
 237 0036 0391     		str	r1, [sp, #12]
 133:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 238              		.loc 1 133 3 is_stmt 1 view .LVU61
 133:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 239              		.loc 1 133 36 is_stmt 0 view .LVU62
 240 0038 0491     		str	r1, [sp, #16]
 134:Src/main.c    **** 
 241              		.loc 1 134 3 is_stmt 1 view .LVU63
 134:Src/main.c    **** 
 242              		.loc 1 134 36 is_stmt 0 view .LVU64
 243 003a 0591     		str	r1, [sp, #20]
 136:Src/main.c    ****     Error_Handler();
 244              		.loc 1 136 3 is_stmt 1 view .LVU65
 136:Src/main.c    ****     Error_Handler();
 245              		.loc 1 136 7 is_stmt 0 view .LVU66
 246 003c 01A8     		add	r0, sp, #4
 247 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 248              	.LVL5:
 136:Src/main.c    ****     Error_Handler();
 249              		.loc 1 136 6 discriminator 1 view .LVU67
 250 0042 20B9     		cbnz	r0, .L12
 139:Src/main.c    **** 
 251              		.loc 1 139 1 view .LVU68
 252 0044 11B0     		add	sp, sp, #68
 253              	.LCFI5:
 254              		.cfi_remember_state
 255              		.cfi_def_cfa_offset 4
 256              		@ sp needed
 257 0046 5DF804FB 		ldr	pc, [sp], #4
 258              	.L11:
 259              	.LCFI6:
 260              		.cfi_restore_state
 124:Src/main.c    ****   }
 261              		.loc 1 124 5 is_stmt 1 view .LVU69
 262 004a FFF7FEFF 		bl	Error_Handler
 263              	.LVL6:
 264              	.L12:
 137:Src/main.c    ****   }
 265              		.loc 1 137 5 view .LVU70
 266 004e FFF7FEFF 		bl	Error_Handler
 267              	.LVL7:
 268              		.cfi_endproc
ARM GAS  /tmp/ccndMYCp.s 			page 12


 269              	.LFE66:
 271              		.section	.text.main,"ax",%progbits
 272              		.align	1
 273              		.global	main
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 278              	main:
 279              	.LFB65:
  64:Src/main.c    **** 
 280              		.loc 1 64 16 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 10B5     		push	{r4, lr}
 285              	.LCFI7:
 286              		.cfi_def_cfa_offset 8
 287              		.cfi_offset 4, -8
 288              		.cfi_offset 14, -4
  74:Src/main.c    **** 
 289              		.loc 1 74 3 view .LVU72
 290 0002 FFF7FEFF 		bl	HAL_Init
 291              	.LVL8:
  81:Src/main.c    **** 
 292              		.loc 1 81 3 view .LVU73
 293 0006 FFF7FEFF 		bl	SystemClock_Config
 294              	.LVL9:
  88:Src/main.c    ****   /* USER CODE BEGIN 2 */
 295              		.loc 1 88 3 view .LVU74
 296 000a FFF7FEFF 		bl	MX_GPIO_Init
 297              	.LVL10:
 298              	.L14:
  95:Src/main.c    ****     /* USER CODE END WHILE */
 299              		.loc 1 95 3 view .LVU75
 300              	.LBB8:
  97:Src/main.c    ****     if (buttonPressed == GPIO_PIN_SET) {
 301              		.loc 1 97 5 view .LVU76
  97:Src/main.c    ****     if (buttonPressed == GPIO_PIN_SET) {
 302              		.loc 1 97 35 is_stmt 0 view .LVU77
 303 000e 0121     		movs	r1, #1
 304 0010 0848     		ldr	r0, .L17
 305 0012 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 306              	.LVL11:
  98:Src/main.c    ****       HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 307              		.loc 1 98 5 is_stmt 1 view .LVU78
  98:Src/main.c    ****       HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 308              		.loc 1 98 8 is_stmt 0 view .LVU79
 309 0016 0128     		cmp	r0, #1
 310 0018 F9D1     		bne	.L14
  99:Src/main.c    ****       HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9);
 311              		.loc 1 99 7 is_stmt 1 view .LVU80
 312 001a 074C     		ldr	r4, .L17+4
 313 001c 4FF48071 		mov	r1, #256
 314 0020 2046     		mov	r0, r4
 315              	.LVL12:
  99:Src/main.c    ****       HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9);
 316              		.loc 1 99 7 is_stmt 0 view .LVU81
ARM GAS  /tmp/ccndMYCp.s 			page 13


 317 0022 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 318              	.LVL13:
 100:Src/main.c    ****     }
 319              		.loc 1 100 7 is_stmt 1 view .LVU82
 320 0026 4FF40071 		mov	r1, #512
 321 002a 2046     		mov	r0, r4
 322 002c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 323              	.LVL14:
 324 0030 EDE7     		b	.L14
 325              	.L18:
 326 0032 00BF     		.align	2
 327              	.L17:
 328 0034 00080140 		.word	1073809408
 329 0038 00100140 		.word	1073811456
 330              	.LBE8:
 331              		.cfi_endproc
 332              	.LFE65:
 334              		.text
 335              	.Letext0:
 336              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 337              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f100xb.h"
 338              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 339              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 340              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 341              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 342              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 343              		.file 10 "<built-in>"
ARM GAS  /tmp/ccndMYCp.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccndMYCp.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccndMYCp.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccndMYCp.s:128    .text.MX_GPIO_Init:0000006c $d
     /tmp/ccndMYCp.s:135    .text.Error_Handler:00000000 $t
     /tmp/ccndMYCp.s:141    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccndMYCp.s:173    .text.SystemClock_Config:00000000 $t
     /tmp/ccndMYCp.s:179    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccndMYCp.s:272    .text.main:00000000 $t
     /tmp/ccndMYCp.s:278    .text.main:00000000 main
     /tmp/ccndMYCp.s:328    .text.main:00000034 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_ReadPin
HAL_GPIO_TogglePin
