TrivialRISCV-CPU
---------------
### Course Project of 'Principles of Computer Organization' in the Department of Computer Science, Tsinghua University

### Five-cycle RISC-V processor (Soc) that supports exception handling and virtual memory.
