

================================================================
== Vivado HLS Report for 'phasedetector'
================================================================
* Date:           Thu Oct 25 20:21:26 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        phasedetector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.098|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+------+------+------+------+---------+
        |                |       |   Latency   |   Interval  | Pipeline|
        |    Instance    | Module|  min |  max |  min |  max |   Type  |
        +----------------+-------+------+------+------+------+---------+
        |grp_fir_fu_232  |fir    |  1641|  1641|  1641|  1641|   none  |
        +----------------+-------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|      1839|          -|          -|     ?|    no    |
        | + Loop 1.1  |  176|  176|        11|          -|          -|    16|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    746|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|     17|    3104|   5632|
|Memory           |        0|      -|      64|     16|
|Multiplexer      |        -|      -|       -|    504|
|Register         |        -|      -|     919|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|     17|    4087|   6898|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      7|       3|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+------+------+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------+--------------------------+---------+-------+------+------+
    |grp_fir_fu_232              |fir                       |        8|      7|  1315|  2156|
    |phasedetector_CTRL_s_axi_U  |phasedetector_CTRL_s_axi  |        0|      0|    68|   104|
    |phasedetector_fadbkb_U12    |phasedetector_fadbkb      |        0|      2|   205|   390|
    |phasedetector_fadcud_U13    |phasedetector_fadcud      |        0|      2|   205|   390|
    |phasedetector_fcmhbi_U17    |phasedetector_fcmhbi      |        0|      0|    66|   239|
    |phasedetector_fcmhbi_U18    |phasedetector_fcmhbi      |        0|      0|    66|   239|
    |phasedetector_fcmhbi_U19    |phasedetector_fcmhbi      |        0|      0|    66|   239|
    |phasedetector_fcmhbi_U20    |phasedetector_fcmhbi      |        0|      0|    66|   239|
    |phasedetector_fdig8j_U16    |phasedetector_fdig8j      |        0|      0|   761|   994|
    |phasedetector_fmudEe_U14    |phasedetector_fmudEe      |        0|      3|   143|   321|
    |phasedetector_fmudEe_U15    |phasedetector_fmudEe      |        0|      3|   143|   321|
    +----------------------------+--------------------------+---------+-------+------+------+
    |Total                       |                          |        8|     17|  3104|  5632|
    +----------------------------+--------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |Kvalues_U  |phasedetector_KvafYi  |        0|  32|   8|    16|   32|     1|          512|
    |angles_U   |phasedetector_angeOg  |        0|  32|   8|    16|   32|     1|          512|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total      |                      |        0|  64|  16|    32|   64|     2|         1024|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_320_p2                  |     +    |      0|  0|  38|          31|           1|
    |i_2_fu_561_p2                  |     +    |      0|  0|  15|           5|           1|
    |I_data_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |I_data_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |I_last_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |I_last_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |Q_data_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |Q_data_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |R_data_1_load_A                |    and   |      0|  0|   2|           1|           1|
    |R_data_1_load_B                |    and   |      0|  0|   2|           1|           1|
    |R_last_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |R_last_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |Theta_data_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |Theta_data_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |Theta_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |Theta_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_430_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_i_fu_521_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_515_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp_12_fu_436_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp_15_fu_467_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp_21_fu_624_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp_5_fu_383_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp_s_fu_424_p2                |    and   |      0|  0|   2|           1|           1|
    |I_data_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |I_last_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |Q_data_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |R_data_1_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |R_last_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |Theta_data_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |Theta_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_i_fu_555_p2           |   icmp   |      0|  0|  11|           5|           6|
    |notlhs1_fu_406_p2              |   icmp   |      0|  0|  11|           8|           2|
    |notlhs5_fu_606_p2              |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_365_p2               |   icmp   |      0|  0|  11|           8|           2|
    |notrhs1_fu_412_p2              |   icmp   |      0|  0|  18|          23|           1|
    |notrhs5_fu_612_p2              |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_371_p2               |   icmp   |      0|  0|  18|          23|           1|
    |tmp_fu_315_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state2                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state32_io            |    or    |      0|  0|   2|           1|           1|
    |or_cond2_i_fu_462_p2           |    or    |      0|  0|   2|           1|           1|
    |or_cond3_i_fu_477_p2           |    or    |      0|  0|   2|           1|           1|
    |sel_tmp4_demorgan_i_fu_497_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_19_fu_618_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp_3_fu_377_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_8_fu_418_p2                |    or    |      0|  0|   2|           1|           1|
    |angle_5_fu_650_p3              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_271_p0                  |  select  |      0|  0|  32|           1|          32|
    |grp_fu_304_p3                  |  select  |      0|  0|  32|           1|          32|
    |sel_tmp20_v_i_fu_573_p3        |  select  |      0|  0|  32|           1|          30|
    |sel_tmp24_v_i_fu_580_p3        |  select  |      0|  0|  32|           1|          32|
    |x1_3_fu_534_p3                 |  select  |      0|  0|  32|           1|          32|
    |x1_4_fu_540_p3                 |  select  |      0|  0|  32|           1|          32|
    |x1_5_fu_548_p3                 |  select  |      0|  0|  32|           1|          32|
    |y1_1_fu_491_p3                 |  select  |      0|  0|  32|           1|          32|
    |y1_2_fu_502_p3                 |  select  |      0|  0|  32|           1|          32|
    |y1_3_fu_527_p3                 |  select  |      0|  0|  32|           1|          32|
    |sel_tmp6_i_fu_510_p2           |    xor   |      0|  0|   2|           1|           2|
    |tmp_10_fu_457_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_13_fu_442_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_16_fu_471_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_22_neg_i_fu_633_p2         |    xor   |      0|  0|  33|          32|          33|
    |y1_1_neg_i_fu_482_p2           |    xor   |      0|  0|  33|          32|          33|
    |y1_neg_i_fu_448_p2             |    xor   |      0|  0|  33|          32|          33|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 746|         322|         544|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |I_TDATA_blk_n            |    9|          2|    1|          2|
    |I_data_0_data_out        |    9|          2|   32|         64|
    |I_data_0_state           |   15|          3|    2|          6|
    |I_last_V_0_data_out      |    9|          2|    1|          2|
    |I_last_V_0_state         |   15|          3|    2|          6|
    |Q_TDATA_blk_n            |    9|          2|    1|          2|
    |Q_data_0_data_out        |    9|          2|   32|         64|
    |Q_data_0_state           |   15|          3|    2|          6|
    |Q_last_V_0_state         |   15|          3|    2|          6|
    |R_TDATA_blk_n            |    9|          2|    1|          2|
    |R_data_1_data_out        |    9|          2|   32|         64|
    |R_data_1_state           |   15|          3|    2|          6|
    |R_last_V_1_data_out      |    9|          2|    1|          2|
    |R_last_V_1_state         |   15|          3|    2|          6|
    |Theta_TDATA_blk_n        |    9|          2|    1|          2|
    |Theta_data_1_data_out    |    9|          2|   32|         64|
    |Theta_data_1_state       |   15|          3|    2|          6|
    |Theta_last_V_1_data_out  |    9|          2|    1|          2|
    |Theta_last_V_1_state     |   15|          3|    2|          6|
    |angle_i_reg_209          |    9|          2|   32|         64|
    |ap_NS_fsm                |  153|         34|    1|         34|
    |grp_fu_254_opcode        |   15|          3|    2|          6|
    |grp_fu_254_p0            |   21|          4|   32|        128|
    |grp_fu_254_p1            |   21|          4|   32|        128|
    |grp_fu_283_opcode        |   15|          3|    5|         15|
    |grp_fu_283_p0            |   15|          3|   32|         96|
    |i_i_reg_221              |    9|          2|    5|         10|
    |i_reg_178                |    9|          2|   31|         62|
    |x1_3_i_reg_199           |    9|          2|   32|         64|
    |y1_3_i_reg_189           |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  504|        107|  387|        989|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |I_data_0_payload_A           |  32|   0|   32|          0|
    |I_data_0_payload_B           |  32|   0|   32|          0|
    |I_data_0_reg_670             |  32|   0|   32|          0|
    |I_data_0_sel_rd              |   1|   0|    1|          0|
    |I_data_0_sel_wr              |   1|   0|    1|          0|
    |I_data_0_state               |   2|   0|    2|          0|
    |I_last_V_0_payload_A         |   1|   0|    1|          0|
    |I_last_V_0_payload_B         |   1|   0|    1|          0|
    |I_last_V_0_sel_rd            |   1|   0|    1|          0|
    |I_last_V_0_sel_wr            |   1|   0|    1|          0|
    |I_last_V_0_state             |   2|   0|    2|          0|
    |I_last_V_tmp_reg_675         |   1|   0|    1|          0|
    |Kvalues_load_reg_798         |  32|   0|   32|          0|
    |Q_data_0_payload_A           |  32|   0|   32|          0|
    |Q_data_0_payload_B           |  32|   0|   32|          0|
    |Q_data_0_sel_rd              |   1|   0|    1|          0|
    |Q_data_0_sel_wr              |   1|   0|    1|          0|
    |Q_data_0_state               |   2|   0|    2|          0|
    |Q_data_1_reg_681             |  32|   0|   32|          0|
    |Q_last_V_0_state             |   2|   0|    2|          0|
    |R_data_1_payload_A           |  32|   0|   32|          0|
    |R_data_1_payload_B           |  32|   0|   32|          0|
    |R_data_1_sel_rd              |   1|   0|    1|          0|
    |R_data_1_sel_wr              |   1|   0|    1|          0|
    |R_data_1_state               |   2|   0|    2|          0|
    |R_last_V_1_payload_A         |   1|   0|    1|          0|
    |R_last_V_1_payload_B         |   1|   0|    1|          0|
    |R_last_V_1_sel_rd            |   1|   0|    1|          0|
    |R_last_V_1_sel_wr            |   1|   0|    1|          0|
    |R_last_V_1_state             |   2|   0|    2|          0|
    |Theta_data_1_payload_A       |  32|   0|   32|          0|
    |Theta_data_1_payload_B       |  32|   0|   32|          0|
    |Theta_data_1_sel_rd          |   1|   0|    1|          0|
    |Theta_data_1_sel_wr          |   1|   0|    1|          0|
    |Theta_data_1_state           |   2|   0|    2|          0|
    |Theta_last_V_1_payload_A     |   1|   0|    1|          0|
    |Theta_last_V_1_payload_B     |   1|   0|    1|          0|
    |Theta_last_V_1_sel_rd        |   1|   0|    1|          0|
    |Theta_last_V_1_sel_wr        |   1|   0|    1|          0|
    |Theta_last_V_1_state         |   2|   0|    2|          0|
    |angle_4_reg_820              |  32|   0|   32|          0|
    |angle_5_reg_835              |  32|   0|   32|          0|
    |angle_i_reg_209              |  32|   0|   32|          0|
    |angles_load_reg_793          |  32|   0|   32|          0|
    |ap_CS_fsm                    |  33|   0|   33|          0|
    |grp_fir_fu_232_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_665                  |  31|   0|   31|          0|
    |i_2_reg_767                  |   5|   0|    5|          0|
    |i_i_reg_221                  |   5|   0|    5|          0|
    |i_reg_178                    |  31|   0|   31|          0|
    |length_read_reg_657          |  32|   0|   32|          0|
    |or_cond_i_reg_724            |   1|   0|    1|          0|
    |p_pn_i_reg_815               |  32|   0|   32|          0|
    |sel_tmp4_demorgan_i_reg_744  |   1|   0|    1|          0|
    |sel_tmp8_i_reg_749           |   1|   0|    1|          0|
    |tmp_13_reg_733               |   1|   0|    1|          0|
    |tmp_14_reg_739               |   1|   0|    1|          0|
    |tmp_21_reg_787               |   1|   0|    1|          0|
    |tmp_3_i_reg_810              |  32|   0|   32|          0|
    |tmp_3_reg_709                |   1|   0|    1|          0|
    |tmp_5_reg_714                |   1|   0|    1|          0|
    |x1_3_i_reg_199               |  32|   0|   32|          0|
    |x_reg_686                    |  32|   0|   32|          0|
    |x_to_int_reg_704             |  32|   0|   32|          0|
    |y1_3_i_reg_189               |  32|   0|   32|          0|
    |y_reg_695                    |  32|   0|   32|          0|
    |y_to_int_reg_719             |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 919|   0|  919|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_AWADDR   |  in |    5|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_ARADDR   |  in |    5|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |      CTRL     |    scalar    |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |      CTRL     |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_start            |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_done             | out |    1| ap_ctrl_hs | phasedetector | return value |
|ap_idle             | out |    1| ap_ctrl_hs | phasedetector | return value |
|ap_ready            | out |    1| ap_ctrl_hs | phasedetector | return value |
|I_TDATA             |  in |   32|    axis    |     I_data    |    pointer   |
|I_TVALID            |  in |    1|    axis    |    I_last_V   |    pointer   |
|I_TREADY            | out |    1|    axis    |    I_last_V   |    pointer   |
|I_TLAST             |  in |    1|    axis    |    I_last_V   |    pointer   |
|Q_TDATA             |  in |   32|    axis    |     Q_data    |    pointer   |
|Q_TVALID            |  in |    1|    axis    |    Q_last_V   |    pointer   |
|Q_TREADY            | out |    1|    axis    |    Q_last_V   |    pointer   |
|Q_TLAST             |  in |    1|    axis    |    Q_last_V   |    pointer   |
|R_TDATA             | out |   32|    axis    |     R_data    |    pointer   |
|R_TVALID            | out |    1|    axis    |    R_last_V   |    pointer   |
|R_TREADY            |  in |    1|    axis    |    R_last_V   |    pointer   |
|R_TLAST             | out |    1|    axis    |    R_last_V   |    pointer   |
|Theta_TDATA         | out |   32|    axis    |   Theta_data  |    pointer   |
|Theta_TVALID        | out |    1|    axis    |  Theta_last_V |    pointer   |
|Theta_TREADY        |  in |    1|    axis    |  Theta_last_V |    pointer   |
|Theta_TLAST         | out |    1|    axis    |  Theta_last_V |    pointer   |
+--------------------+-----+-----+------------+---------------+--------------+

