Library IEEE;
use IEEE.std_logic_1164.all;


ENTITY TP_Base1 IS
port( 
A1,B1 : in std_logic;			 
S:out std_logic
);
END TP_Base1;

architecture ar of TP_Base1 is
BEGIN

S <= A1 and B1;

END ar ;