\hypertarget{struct_f_m_c___bank2__3___type_def}{}\doxysection{Referencia de la Estructura F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}
\label{struct_f_m_c___bank2__3___type_def}\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}


Flexible Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{P\+C\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}{S\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{P\+M\+E\+M2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}{P\+A\+T\+T2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}{R\+E\+S\+E\+R\+V\+E\+D0}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{E\+C\+C\+R2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}{R\+E\+S\+E\+R\+V\+E\+D1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\+E\+S\+E\+R\+V\+E\+D2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}{P\+C\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}{S\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}{P\+M\+E\+M3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}{P\+A\+T\+T3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}{R\+E\+S\+E\+R\+V\+E\+D3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}{E\+C\+C\+R3}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
Flexible Memory Controller Bank2. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}\label{struct_f_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!ECCR2@{ECCR2}}
\index{ECCR2@{ECCR2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR2}{ECCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+C\+C\+R2}

N\+A\+ND Flash E\+CC result registers 2, Address offset\+: 0x74 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}\label{struct_f_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!ECCR3@{ECCR3}}
\index{ECCR3@{ECCR3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR3}{ECCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+C\+C\+R3}

N\+A\+ND Flash E\+CC result registers 3, Address offset\+: 0x94 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}\label{struct_f_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PATT2@{PATT2}}
\index{PATT2@{PATT2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT2}{PATT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+T\+T2}

N\+A\+ND Flash Attribute memory space timing register 2, Address offset\+: 0x6C \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}\label{struct_f_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PATT3@{PATT3}}
\index{PATT3@{PATT3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT3}{PATT3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+T\+T3}

N\+A\+ND Flash Attribute memory space timing register 3, Address offset\+: 0x8C \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}\label{struct_f_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PCR2@{PCR2}}
\index{PCR2@{PCR2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR2}{PCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+C\+R2}

N\+A\+ND Flash control register 2, Address offset\+: 0x60 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}\label{struct_f_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PCR3@{PCR3}}
\index{PCR3@{PCR3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR3}{PCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+C\+R3}

N\+A\+ND Flash control register 3, Address offset\+: 0x80 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}\label{struct_f_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PMEM2@{PMEM2}}
\index{PMEM2@{PMEM2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM2}{PMEM2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+M\+E\+M2}

N\+A\+ND Flash Common memory space timing register 2, Address offset\+: 0x68 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}\label{struct_f_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PMEM3@{PMEM3}}
\index{PMEM3@{PMEM3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM3}{PMEM3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+M\+E\+M3}

N\+A\+ND Flash Common memory space timing register 3, Address offset\+: 0x88 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_f_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x70 ~\newline
 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_f_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x78 ~\newline
 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_f_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x7C ~\newline
 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}\label{struct_f_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x90 ~\newline
 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}\label{struct_f_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+R2}

N\+A\+ND Flash F\+I\+FO status and interrupt register 2, Address offset\+: 0x64 \mbox{\Hypertarget{struct_f_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}\label{struct_f_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!SR3@{SR3}}
\index{SR3@{SR3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR3}{SR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+R3}

N\+A\+ND Flash F\+I\+FO status and interrupt register 3, Address offset\+: 0x84 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
