<efx:project xmlns:efx="http://www.efinixinc.com/enf_proj" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" name="prj_verilog" description="" last_change="1741812412" sw_version="2024.1.163.1.8" last_run_state="pass" last_run_flow="bitstream" config_result_in_sync="sync" design_ood="sync" place_ood="sync" route_ood="sync" xsi:schemaLocation="http://www.efinixinc.com/enf_proj enf_proj.xsd">
    <efx:device_info>
        <efx:family name="Trion" />
        <efx:device name="T20F256" />
        <efx:timing_model name="C4" />
    </efx:device_info>
    <efx:design_info def_veri_version="verilog_2k" def_vhdl_version="vhdl_2008">
        <efx:top_module name="efinity_tutorial" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_cc_xn2n.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_cc_bits.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_pl_stage.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_wconv_xn2n.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_pkg_math.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_pkg_string.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_pkg_attribute.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_reset_gen.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_cc_status.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_pkg_logic.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_cc_pulse.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_fifo_sync.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_ram_sp.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_strobe_div.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_dyn_sft.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_flowctrl_handler.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_pkg_array.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_tdm_mux.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_prbs.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_delay.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_cc_reset.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_arb_prio.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_fifo_async.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_wconv_n2xn.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_strobe_gen.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_ram_tdp.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_delay_cfg.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_ram_sdp.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_cc_simple.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_arb_rr.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/base/vhdl/olo_base_cc_n2xn.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/axi/vhdl/olo_axi_pkg_protocol.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/axi/vhdl/olo_axi_lite_slave.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/axi/vhdl/olo_axi_master_full.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/axi/vhdl/olo_axi_pl_stage.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/axi/vhdl/olo_axi_master_simple.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/intf/vhdl/olo_intf_sync.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/intf/vhdl/olo_intf_spi_master.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/intf/vhdl/olo_intf_clk_meas.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/intf/vhdl/olo_intf_debounce.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../../../../../src/intf/vhdl/olo_intf_i2c_master.vhd" version="vhdl_2008" library="default" />
        <efx:design_file name="../efinity_tutorial.sv" version="default" library="default" />
        <efx:top_vhdl_arch name="" />
    </efx:design_info>
    <efx:constraint_info>
        <efx:sdc_file name="../timing.sdc" />
        <efx:inter_file name="" />
    </efx:constraint_info>
    <efx:sim_info />
    <efx:misc_info />
    <efx:ip_info />
    <efx:synthesis tool_name="efx_map">
        <efx:param name="work_dir" value="work_syn" value_type="e_string" />
        <efx:param name="write_efx_verilog" value="on" value_type="e_bool" />
        <efx:param name="allow-const-ram-index" value="0" value_type="e_option" />
        <efx:param name="blackbox-error" value="1" value_type="e_option" />
        <efx:param name="blast_const_operand_adders" value="1" value_type="e_option" />
        <efx:param name="bram_output_regs_packing" value="1" value_type="e_option" />
        <efx:param name="bram-push-tco-outreg" value="0" value_type="e_option" />
        <efx:param name="create-onehot-fsms" value="0" value_type="e_option" />
        <efx:param name="fanout-limit" value="0" value_type="e_integer" />
        <efx:param name="hdl-compile-unit" value="1" value_type="e_option" />
        <efx:param name="infer-clk-enable" value="3" value_type="e_option" />
        <efx:param name="infer-sync-set-reset" value="1" value_type="e_option" />
        <efx:param name="max_ram" value="-1" value_type="e_integer" />
        <efx:param name="max_mult" value="-1" value_type="e_integer" />
        <efx:param name="min-sr-fanout" value="0" value_type="e_integer" />
        <efx:param name="min-ce-fanout" value="0" value_type="e_integer" />
        <efx:param name="mode" value="speed" value_type="e_option" />
        <efx:param name="mult-auto-pipeline" value="0" value_type="e_integer" />
        <efx:param name="mult-decomp-retime" value="0" value_type="e_option" />
        <efx:param name="operator-sharing" value="0" value_type="e_option" />
        <efx:param name="optimize-adder-tree" value="0" value_type="e_option" />
        <efx:param name="optimize-zero-init-rom" value="1" value_type="e_option" />
        <efx:param name="retiming" value="1" value_type="e_option" />
        <efx:param name="seq_opt" value="1" value_type="e_option" />
        <efx:param name="seq-opt-sync-only" value="0" value_type="e_option" />
        <efx:param name="use-logic-for-small-mem" value="64" value_type="e_integer" />
        <efx:param name="use-logic-for-small-rom" value="64" value_type="e_integer" />
        <efx:param name="mult_input_regs_packing" value="1" value_type="e_option" />
        <efx:param name="mult_output_regs_packing" value="1" value_type="e_option" />
    </efx:synthesis>
    <efx:place_and_route tool_name="efx_pnr">
        <efx:param name="work_dir" value="work_pnr" value_type="e_string" />
        <efx:param name="verbose" value="off" value_type="e_bool" />
        <efx:param name="load_delaym" value="on" value_type="e_bool" />
        <efx:param name="optimization_level" value="NULL" value_type="e_option" />
        <efx:param name="seed" value="1" value_type="e_integer" />
        <efx:param name="placer_effort_level" value="2" value_type="e_option" />
        <efx:param name="max_threads" value="-1" value_type="e_integer" />
        <efx:param name="print_critical_path" value="10" value_type="e_integer" />
    </efx:place_and_route>
    <efx:bitstream_generation tool_name="efx_pgm">
        <efx:param name="mode" value="active" value_type="e_string" />
        <efx:param name="width" value="1" value_type="e_string" />
        <efx:param name="enable_roms" value="smart" value_type="e_option" />
        <efx:param name="spi_low_power_mode" value="on" value_type="e_bool" />
        <efx:param name="io_weak_pullup" value="on" value_type="e_bool" />
        <efx:param name="oscillator_clock_divider" value="DIV8" value_type="e_option" />
        <efx:param name="bitstream_compression" value="on" value_type="e_bool" />
        <efx:param name="enable_external_master_clock" value="off" value_type="e_bool" />
        <efx:param name="active_capture_clk_edge" value="posedge" value_type="e_option" />
        <efx:param name="jtag_usercode" value="0xFFFFFFFF" value_type="e_string" />
        <efx:param name="release_tri_then_reset" value="on" value_type="e_bool" />
        <efx:param name="cold_boot" value="off" value_type="e_bool" />
        <efx:param name="cascade" value="off" value_type="e_option" />
        <efx:param name="generate_bit" value="on" value_type="e_bool" />
        <efx:param name="generate_bitbin" value="off" value_type="e_bool" />
        <efx:param name="generate_hex" value="on" value_type="e_bool" />
        <efx:param name="generate_hexbin" value="off" value_type="e_bool" />
    </efx:bitstream_generation>
    <efx:debugger>
        <efx:param name="work_dir" value="work_dbg" value_type="e_string" />
        <efx:param name="auto_instantiation" value="off" value_type="e_bool" />
        <efx:param name="profile" value="NONE" value_type="e_string" />
    </efx:debugger>
</efx:project>