

================================================================
== Vivado HLS Report for 'calculateConvolution'
================================================================
* Date:           Thu Dec 19 06:35:46 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|  421|    7|  421|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Cal_Outer_Loop   |    6|  420|  6 ~ 42  |          -|          -| 1 ~ 10 |    no    |
        | + Cal_Inner_Loop  |    4|   40|         4|          -|          -| 1 ~ 10 |    no    |
        +-------------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / (tmp_28)
	2  / (!tmp_28)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum = alloca i32"   --->   Operation 7 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col)" [conv2D.c:27]   --->   Operation 8 'read' 'kernel_size_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row)" [conv2D.c:27]   --->   Operation 9 'read' 'kernel_size_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [conv2D.c:33]   --->   Operation 10 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "store i32 0, i32* %sum"   --->   Operation 11 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [conv2D.c:36]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ik_row = phi i31 [ 0, %0 ], [ %ik_row_3, %5 ]"   --->   Operation 13 'phi' 'ik_row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %5 ]" [conv2D.c:27]   --->   Operation 14 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i38 [ 0, %0 ], [ %next_mul2, %5 ]"   --->   Operation 15 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i38 %phi_mul1 to i11"   --->   Operation 16 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.79ns)   --->   "%next_mul2 = add i38 100, %phi_mul1"   --->   Operation 17 'add' 'next_mul2' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %kernel_size_col_read" [conv2D.c:27]   --->   Operation 18 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ik_row_cast = zext i31 %ik_row to i32" [conv2D.c:36]   --->   Operation 19 'zext' 'ik_row_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %ik_row_cast, %kernel_size_row_read" [conv2D.c:36]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.52ns)   --->   "%ik_row_3 = add i31 1, %ik_row" [conv2D.c:36]   --->   Operation 21 'add' 'ik_row_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %6" [conv2D.c:36]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [conv2D.c:36]   --->   Operation 23 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [conv2D.c:36]   --->   Operation 24 'specregionbegin' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv2D.c:37]   --->   Operation 25 'speclooptripcount' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %3" [conv2D.c:39]   --->   Operation 26 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sum_load = load i32* %sum" [conv2D.c:44]   --->   Operation 27 'load' 'sum_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret i32 %sum_load" [conv2D.c:44]   --->   Operation 28 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%ik_col = phi i31 [ 0, %2 ], [ %ik_col_3, %4 ]"   --->   Operation 29 'phi' 'ik_col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%ik_col_cast = zext i31 %ik_col to i32" [conv2D.c:39]   --->   Operation 30 'zext' 'ik_col_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.47ns)   --->   "%tmp_28 = icmp slt i32 %ik_col_cast, %kernel_size_col_read" [conv2D.c:39]   --->   Operation 31 'icmp' 'tmp_28' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (2.52ns)   --->   "%ik_col_3 = add i31 %ik_col, 1" [conv2D.c:39]   --->   Operation 32 'add' 'ik_col_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_28, label %4, label %5" [conv2D.c:39]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.55ns)   --->   "%tmp_29 = add nsw i32 %ik_col_cast, %phi_mul" [conv2D.c:41]   --->   Operation 34 'add' 'tmp_29' <Predicate = (tmp_28)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_30 = sext i32 %tmp_29 to i64" [conv2D.c:41]   --->   Operation 35 'sext' 'tmp_30' <Predicate = (tmp_28)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [25 x i32]* %buffer_r, i64 0, i64 %tmp_30" [conv2D.c:41]   --->   Operation 36 'getelementptr' 'buffer_addr' <Predicate = (tmp_28)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.32ns)   --->   "%buffer_load = load i32* %buffer_addr, align 4" [conv2D.c:41]   --->   Operation 37 'load' 'buffer_load' <Predicate = (tmp_28)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i31 %ik_col to i11" [conv2D.c:41]   --->   Operation 38 'trunc' 'tmp_37' <Predicate = (tmp_28)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.63ns)   --->   "%tmp_33 = add i11 %tmp_35, %tmp_37" [conv2D.c:41]   --->   Operation 39 'add' 'tmp_33' <Predicate = (tmp_28)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i11 %tmp_33 to i64" [conv2D.c:41]   --->   Operation 40 'zext' 'tmp_36_cast' <Predicate = (tmp_28)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [1000 x i32]* %kernel, i64 0, i64 %tmp_36_cast" [conv2D.c:41]   --->   Operation 41 'getelementptr' 'kernel_addr' <Predicate = (tmp_28)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:41]   --->   Operation 42 'load' 'kernel_load' <Predicate = (tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_s)" [conv2D.c:43]   --->   Operation 43 'specregionend' 'empty_6' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [conv2D.c:36]   --->   Operation 44 'br' <Predicate = (!tmp_28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 45 [1/2] (2.32ns)   --->   "%buffer_load = load i32* %buffer_addr, align 4" [conv2D.c:41]   --->   Operation 45 'load' 'buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:41]   --->   Operation 46 'load' 'kernel_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 47 [1/1] (8.51ns)   --->   "%tmp_32 = mul nsw i32 %kernel_load, %buffer_load" [conv2D.c:41]   --->   Operation 47 'mul' 'tmp_32' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.32>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32* %sum" [conv2D.c:41]   --->   Operation 48 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [conv2D.c:39]   --->   Operation 49 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [conv2D.c:39]   --->   Operation 50 'specregionbegin' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv2D.c:40]   --->   Operation 51 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (2.55ns)   --->   "%sum_1 = add nsw i32 %sum_load_1, %tmp_32" [conv2D.c:41]   --->   Operation 52 'add' 'sum_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_31)" [conv2D.c:42]   --->   Operation 53 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.76ns)   --->   "store i32 %sum_1, i32* %sum" [conv2D.c:41]   --->   Operation 54 'store' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %3" [conv2D.c:39]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('sum') [5]  (0 ns)
	'store' operation of constant 0 on local variable 'sum' [9]  (1.77 ns)

 <State 2>: 2.8ns
The critical path consists of the following:
	'phi' operation ('phi_mul1') with incoming values : ('next_mul2') [14]  (0 ns)
	'add' operation ('next_mul2') [16]  (2.8 ns)

 <State 3>: 4.89ns
The critical path consists of the following:
	'phi' operation ('ik_col') with incoming values : ('ik_col', conv2D.c:39) [28]  (0 ns)
	'add' operation ('tmp_33', conv2D.c:41) [43]  (1.64 ns)
	'getelementptr' operation ('kernel_addr', conv2D.c:41) [45]  (0 ns)
	'load' operation ('kernel_load', conv2D.c:41) on array 'kernel' [46]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('kernel_load', conv2D.c:41) on array 'kernel' [46]  (3.25 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_32', conv2D.c:41) [47]  (8.51 ns)

 <State 6>: 4.32ns
The critical path consists of the following:
	'load' operation ('sum_load_1', conv2D.c:41) on local variable 'sum' [34]  (0 ns)
	'add' operation ('sum', conv2D.c:41) [48]  (2.55 ns)
	'store' operation (conv2D.c:41) of variable 'sum', conv2D.c:41 on local variable 'sum' [50]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
