# do shiftreg4bitsbib.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shiftreg4bitsbib
# 
# Top level modules:
# 	shiftreg4bitsbib
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shiftreg4bitsbib_vlg_sample_tst
# -- Compiling module shiftreg4bitsbib_vlg_check_tst
# -- Compiling module shiftreg4bitsbib_vlg_vec_tst
# 
# Top level modules:
# 	shiftreg4bitsbib_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.shiftreg4bitsbib_vlg_vec_tst 
# Loading work.shiftreg4bitsbib_vlg_vec_tst
# Loading work.shiftreg4bitsbib
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading work.shiftreg4bitsbib_vlg_sample_tst
# Loading work.shiftreg4bitsbib_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# Loading instances from shiftreg4bitsbib_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from shiftreg4bitsbib_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /shiftreg4bitsbib_vlg_vec_tst File: shiftreg4bitsbib.vwf.vt
# Simulation passed !
# ** Note: $finish    : shiftreg4bitsbib.vwf.vt(219)
#    Time: 1 us  Iteration: 0  Instance: /shiftreg4bitsbib_vlg_vec_tst/tb_out
