<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3672" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3672{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3672{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3672{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3672{left:69px;bottom:818px;}
#t5_3672{left:95px;bottom:821px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_3672{left:661px;bottom:821px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t7_3672{left:95px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_3672{left:95px;bottom:788px;letter-spacing:-0.23px;word-spacing:-0.35px;}
#t9_3672{left:69px;bottom:761px;}
#ta_3672{left:95px;bottom:765px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tb_3672{left:344px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tc_3672{left:95px;bottom:748px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_3672{left:95px;bottom:731px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#te_3672{left:69px;bottom:705px;}
#tf_3672{left:95px;bottom:708px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#tg_3672{left:458px;bottom:708px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#th_3672{left:95px;bottom:691px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#ti_3672{left:95px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_3672{left:69px;bottom:454px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_3672{left:69px;bottom:437px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#tl_3672{left:327px;bottom:444px;}
#tm_3672{left:342px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tn_3672{left:69px;bottom:369px;letter-spacing:0.17px;}
#to_3672{left:150px;bottom:369px;letter-spacing:0.2px;word-spacing:0.01px;}
#tp_3672{left:149px;bottom:343px;letter-spacing:0.21px;}
#tq_3672{left:69px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_3672{left:69px;bottom:301px;letter-spacing:-0.27px;word-spacing:-0.33px;}
#ts_3672{left:69px;bottom:285px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_3672{left:69px;bottom:268px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3672{left:69px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3672{left:493px;bottom:250px;}
#tw_3672{left:509px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_3672{left:69px;bottom:227px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_3672{left:69px;bottom:168px;letter-spacing:0.14px;}
#tz_3672{left:151px;bottom:168px;letter-spacing:0.17px;word-spacing:0.01px;}
#t10_3672{left:69px;bottom:144px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3672{left:69px;bottom:127px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_3672{left:69px;bottom:110px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t13_3672{left:243px;bottom:875px;letter-spacing:0.12px;word-spacing:0.02px;}
#t14_3672{left:344px;bottom:875px;letter-spacing:0.14px;}
#t15_3672{left:219px;bottom:507px;letter-spacing:0.11px;word-spacing:0.03px;}
#t16_3672{left:320px;bottom:507px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t17_3672{left:248px;bottom:1049px;letter-spacing:-0.16px;}
#t18_3672{left:267px;bottom:955px;letter-spacing:0.08px;word-spacing:0.05px;}
#t19_3672{left:267px;bottom:982px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1a_3672{left:267px;bottom:928px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1b_3672{left:267px;bottom:914px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1c_3672{left:402px;bottom:1018px;letter-spacing:0.11px;}
#t1d_3672{left:555px;bottom:1048px;}
#t1e_3672{left:567px;bottom:1048px;}
#t1f_3672{left:579px;bottom:1048px;}
#t1g_3672{left:591px;bottom:1048px;}
#t1h_3672{left:603px;bottom:1048px;}
#t1i_3672{left:615px;bottom:1048px;}
#t1j_3672{left:626px;bottom:1048px;}
#t1k_3672{left:638px;bottom:1048px;}
#t1l_3672{left:653px;bottom:1048px;}
#t1m_3672{left:267px;bottom:969px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1n_3672{left:313px;bottom:969px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1o_3672{left:267px;bottom:941px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1p_3672{left:650px;bottom:576px;}
#t1q_3672{left:242px;bottom:575px;letter-spacing:-0.16px;}
#t1r_3672{left:505px;bottom:554px;letter-spacing:0.1px;word-spacing:-0.31px;}
#t1s_3672{left:294px;bottom:555px;letter-spacing:0.01px;word-spacing:-0.26px;}
#t1t_3672{left:436px;bottom:575px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1u_3672{left:243px;bottom:599px;letter-spacing:0.14px;}
#t1v_3672{left:403px;bottom:599px;letter-spacing:0.12px;word-spacing:0.02px;}

.s1_3672{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3672{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3672{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3672{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3672{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3672{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3672{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3672{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3672{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3672{font-size:11px;font-family:Arial_b5v;color:#000;}
.sb_3672{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3672" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3672Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3672" style="-webkit-user-select: none;"><object width="935" height="1210" data="3672/3672.svg" type="image/svg+xml" id="pdf3672" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3672" class="t s1_3672">18-40 </span><span id="t2_3672" class="t s1_3672">Vol. 3B </span>
<span id="t3_3672" class="t s2_3672">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3672" class="t s3_3672">• </span><span id="t5_3672" class="t s4_3672">Debug store (DS) feature flag (bit 21), returned by the CPUID instruction </span><span id="t6_3672" class="t s5_3672">— Indicates that the </span>
<span id="t7_3672" class="t s5_3672">processor provides the debug store (DS) mechanism, which allows BTMs to be stored in a memory-resident </span>
<span id="t8_3672" class="t s5_3672">BTS buffer. See Section 18.4.5, “Branch Trace Store (BTS).” </span>
<span id="t9_3672" class="t s3_3672">• </span><span id="ta_3672" class="t s4_3672">Last Branch Record (LBR) Stack </span><span id="tb_3672" class="t s5_3672">— The LBR stack consists of 8 MSRs (MSR_LASTBRANCH_0 through </span>
<span id="tc_3672" class="t s5_3672">MSR_LASTBRANCH_7); bits 31-0 hold the ‘from’ address, bits 63-32 hold the ‘to’ address. For Pentium M </span>
<span id="td_3672" class="t s5_3672">Processors, these pairs are located at register addresses 040H-047H. See Figure 18-17. </span>
<span id="te_3672" class="t s3_3672">• </span><span id="tf_3672" class="t s4_3672">Last Branch Record Top-of-Stack (TOS) Pointer </span><span id="tg_3672" class="t s5_3672">— The TOS Pointer MSR contains a 3-bit pointer (bits 2-0) </span>
<span id="th_3672" class="t s5_3672">to the MSR in the LBR stack that contains the most recent branch, interrupt, or exception recorded. For Pentium </span>
<span id="ti_3672" class="t s5_3672">M Processors, this MSR is located at register address 01C9H. </span>
<span id="tj_3672" class="t s5_3672">For more detail on these capabilities, see Section 18.13.3, “Last Exception Records,” and Section 2.21, “MSRs In </span>
<span id="tk_3672" class="t s5_3672">the Pentium M Processor,” in the Intel </span>
<span id="tl_3672" class="t s6_3672">® </span>
<span id="tm_3672" class="t s5_3672">64 and IA-32 Architectures Software Developer’s Manual, Volume 4. </span>
<span id="tn_3672" class="t s7_3672">18.16 </span><span id="to_3672" class="t s7_3672">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING (P6 FAMILY </span>
<span id="tp_3672" class="t s7_3672">PROCESSORS) </span>
<span id="tq_3672" class="t s5_3672">The P6 family processors provide five MSRs for recording the last branch, interrupt, or exception taken by the </span>
<span id="tr_3672" class="t s5_3672">processor: DEBUGCTLMSR, LastBranchToIP, LastBranchFromIP, LastExceptionToIP, and LastExceptionFromIP. </span>
<span id="ts_3672" class="t s5_3672">These registers can be used to collect last branch records, to set breakpoints on branches, interrupts, and excep- </span>
<span id="tt_3672" class="t s5_3672">tions, and to single-step from one branch to the next. </span>
<span id="tu_3672" class="t s5_3672">See Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="tv_3672" class="t s6_3672">® </span>
<span id="tw_3672" class="t s5_3672">64 and IA-32 Architectures Software Developer’s </span>
<span id="tx_3672" class="t s5_3672">Manual, Volume 4, for a detailed description of each of the last branch recording MSRs. </span>
<span id="ty_3672" class="t s8_3672">18.16.1 </span><span id="tz_3672" class="t s8_3672">DEBUGCTLMSR Register </span>
<span id="t10_3672" class="t s5_3672">The version of the DEBUGCTLMSR register found in the P6 family processors enables last branch, interrupt, and </span>
<span id="t11_3672" class="t s5_3672">exception recording; taken branch breakpoints; the breakpoint reporting pins; and trace messages. This register </span>
<span id="t12_3672" class="t s5_3672">can be written to using the WRMSR instruction, when operating at privilege level 0 or when in real-address mode. </span>
<span id="t13_3672" class="t s9_3672">Figure 18-16. </span><span id="t14_3672" class="t s9_3672">MSR_DEBUGCTLB MSR for Pentium M Processors </span>
<span id="t15_3672" class="t s9_3672">Figure 18-17. </span><span id="t16_3672" class="t s9_3672">LBR Branch Record Layout for the Pentium M Processor </span>
<span id="t17_3672" class="t sa_3672">31 </span>
<span id="t18_3672" class="t sb_3672">TR — Trace messages enable </span>
<span id="t19_3672" class="t sb_3672">BTINT — Branch trace interrupt </span>
<span id="t1a_3672" class="t sb_3672">BTF — Single-step on branches </span>
<span id="t1b_3672" class="t sb_3672">LBR — Last branch/interrupt/exception </span>
<span id="t1c_3672" class="t sb_3672">Reserved </span>
<span id="t1d_3672" class="t sa_3672">8 </span><span id="t1e_3672" class="t sa_3672">7 </span><span id="t1f_3672" class="t sa_3672">6 </span><span id="t1g_3672" class="t sa_3672">5 </span><span id="t1h_3672" class="t sa_3672">4 </span><span id="t1i_3672" class="t sa_3672">3 </span><span id="t1j_3672" class="t sa_3672">2 </span><span id="t1k_3672" class="t sa_3672">1 </span><span id="t1l_3672" class="t sa_3672">0 </span>
<span id="t1m_3672" class="t sb_3672">BTS — </span><span id="t1n_3672" class="t sb_3672">Branch trace store </span>
<span id="t1o_3672" class="t sb_3672">PB3/2/1/0 — Performance monitoring breakpoint flags </span>
<span id="t1p_3672" class="t sa_3672">0 </span><span id="t1q_3672" class="t sa_3672">63 </span>
<span id="t1r_3672" class="t sb_3672">From Linear Address </span><span id="t1s_3672" class="t sb_3672">To Linear Address </span>
<span id="t1t_3672" class="t sa_3672">32 - 31 </span>
<span id="t1u_3672" class="t sb_3672">MSR_LASTBRANCH_0 </span><span id="t1v_3672" class="t sb_3672">through MSR_LASTBRANCH_7 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
