INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/SR_latch/SR_latch.srcs/sources_1/new/SR_LATCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_LATCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/SR_latch/SR_latch.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
