{
  "module_name": "hal_com_reg.h",
  "hash_id": "2e15e064c2446cf307f26d951e53936fcd33dc7315ef1a608304ff2cf91088a0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8723bs/include/hal_com_reg.h",
  "human_readable_source": " \n \n#ifndef __HAL_COMMON_REG_H__\n#define __HAL_COMMON_REG_H__\n\n\n#define MAC_ADDR_LEN\t\t\t\t6\n\n#define HAL_NAV_UPPER_UNIT\t\t128\t\t \n\n \n#define TXPKT_BUF_SELECT\t\t\t\t0x69\n#define RXPKT_BUF_SELECT\t\t\t\t0xA5\n#define DISABLE_TRXPKT_BUF_ACCESS\t\t0x0\n\n \n \n \n\n \n \n \n \n \n#define REG_SYS_ISO_CTRL\t\t\t\t0x0000\n#define REG_SYS_FUNC_EN\t\t\t\t0x0002\n#define REG_APS_FSMCO\t\t\t\t\t0x0004\n#define REG_SYS_CLKR\t\t\t\t\t0x0008\n#define REG_9346CR\t\t\t\t\t\t0x000A\n#define REG_SYS_EEPROM_CTRL\t\t\t0x000A\n#define REG_EE_VPD\t\t\t\t\t\t0x000C\n#define REG_AFE_MISC\t\t\t\t\t0x0010\n#define REG_SPS0_CTRL\t\t\t\t\t0x0011\n#define REG_SPS0_CTRL_6\t\t\t\t\t0x0016\n#define REG_POWER_OFF_IN_PROCESS\t\t0x0017\n#define REG_SPS_OCP_CFG\t\t\t\t0x0018\n#define REG_RSV_CTRL\t\t\t\t\t0x001C\n#define REG_RF_CTRL\t\t\t\t\t\t0x001F\n#define REG_LDOA15_CTRL\t\t\t\t0x0020\n#define REG_LDOV12D_CTRL\t\t\t\t0x0021\n#define REG_LDOHCI12_CTRL\t\t\t\t0x0022\n#define REG_LPLDO_CTRL\t\t\t\t\t0x0023\n#define REG_AFE_XTAL_CTRL\t\t\t\t0x0024\n#define REG_AFE_LDO_CTRL\t\t\t\t0x0027  \n#define REG_AFE_PLL_CTRL\t\t\t\t0x0028\n#define REG_MAC_PHY_CTRL\t\t\t\t0x002c  \n#define REG_APE_PLL_CTRL_EXT\t\t\t0x002c\n#define REG_EFUSE_CTRL\t\t\t\t\t0x0030\n#define REG_EFUSE_TEST\t\t\t\t\t0x0034\n#define REG_PWR_DATA\t\t\t\t\t0x0038\n#define REG_CAL_TIMER\t\t\t\t\t0x003C\n#define REG_ACLK_MON\t\t\t\t\t0x003E\n#define REG_GPIO_MUXCFG\t\t\t\t0x0040\n#define REG_GPIO_IO_SEL\t\t\t\t\t0x0042\n#define REG_MAC_PINMUX_CFG\t\t\t0x0043\n#define REG_GPIO_PIN_CTRL\t\t\t\t0x0044\n#define REG_GPIO_INTM\t\t\t\t\t0x0048\n#define REG_LEDCFG0\t\t\t\t\t\t0x004C\n#define REG_LEDCFG1\t\t\t\t\t\t0x004D\n#define REG_LEDCFG2\t\t\t\t\t\t0x004E\n#define REG_LEDCFG3\t\t\t\t\t\t0x004F\n#define REG_FSIMR\t\t\t\t\t\t0x0050\n#define REG_FSISR\t\t\t\t\t\t0x0054\n#define REG_HSIMR\t\t\t\t\t\t0x0058\n#define REG_HSISR\t\t\t\t\t\t0x005c\n#define REG_GPIO_PIN_CTRL_2\t\t\t0x0060  \n#define REG_GPIO_IO_SEL_2\t\t\t\t0x0062  \n#define REG_MULTI_FUNC_CTRL\t\t\t0x0068  \n#define REG_GSSR\t\t\t\t\t\t0x006c\n#define REG_AFE_XTAL_CTRL_EXT\t\t\t0x0078  \n#define REG_MCUFWDL\t\t\t\t\t0x0080\n#define REG_MCUTSTCFG\t\t\t\t\t0x0084\n#define REG_FDHM0\t\t\t\t\t\t0x0088\n#define REG_EFUSE_ACCESS\t\t\t\t0x00CF\t \n#define REG_BIST_SCAN\t\t\t\t\t0x00D0\n#define REG_BIST_RPT\t\t\t\t\t0x00D4\n#define REG_BIST_ROM_RPT\t\t\t\t0x00D8\n#define REG_USB_SIE_INTF\t\t\t\t0x00E0\n#define REG_PCIE_MIO_INTF\t\t\t\t0x00E4\n#define REG_PCIE_MIO_INTD\t\t\t\t0x00E8\n#define REG_HPON_FSM\t\t\t\t\t0x00EC\n#define REG_SYS_CFG\t\t\t\t\t\t0x00F0\n#define REG_GPIO_OUTSTS\t\t\t\t0x00F4\t \n#define REG_TYPE_ID\t\t\t\t\t\t0x00FC\n\n \n \n \n#define REG_MAC_PHY_CTRL_NORMAL\t\t0x00f8\n\n\n \n \n \n \n \n#define REG_CR\t\t\t\t\t\t\t0x0100\n#define REG_PBP\t\t\t\t\t\t\t0x0104\n#define REG_PKT_BUFF_ACCESS_CTRL\t\t0x0106\n#define REG_TRXDMA_CTRL\t\t\t\t0x010C\n#define REG_TRXFF_BNDY\t\t\t\t\t0x0114\n#define REG_TRXFF_STATUS\t\t\t\t0x0118\n#define REG_RXFF_PTR\t\t\t\t\t0x011C\n#define REG_HIMR\t\t\t\t\t\t0x0120\n#define REG_HISR\t\t\t\t\t\t0x0124\n#define REG_HIMRE\t\t\t\t\t\t0x0128\n#define REG_HISRE\t\t\t\t\t\t0x012C\n#define REG_CPWM\t\t\t\t\t\t0x012F\n#define REG_FWIMR\t\t\t\t\t\t0x0130\n#define REG_FWISR\t\t\t\t\t\t0x0134\n#define REG_FTIMR\t\t\t\t\t\t0x0138\n#define REG_PKTBUF_DBG_CTRL\t\t\t0x0140\n#define REG_RXPKTBUF_CTRL\t\t\t\t(REG_PKTBUF_DBG_CTRL+2)\n#define REG_PKTBUF_DBG_DATA_L\t\t\t0x0144\n#define REG_PKTBUF_DBG_DATA_H\t\t0x0148\n\n#define REG_TC0_CTRL\t\t\t\t\t0x0150\n#define REG_TC1_CTRL\t\t\t\t\t0x0154\n#define REG_TC2_CTRL\t\t\t\t\t0x0158\n#define REG_TC3_CTRL\t\t\t\t\t0x015C\n#define REG_TC4_CTRL\t\t\t\t\t0x0160\n#define REG_TCUNIT_BASE\t\t\t\t0x0164\n#define REG_MBIST_START\t\t\t\t0x0174\n#define REG_MBIST_DONE\t\t\t\t\t0x0178\n#define REG_MBIST_FAIL\t\t\t\t\t0x017C\n#define REG_C2HEVT_MSG_NORMAL\t\t0x01A0\n#define REG_C2HEVT_CLEAR\t\t\t\t0x01AF\n#define REG_MCUTST_1\t\t\t\t\t0x01c0\n#define REG_FMETHR\t\t\t\t\t\t0x01C8\n#define REG_HMETFR\t\t\t\t\t\t0x01CC\n#define REG_HMEBOX_0\t\t\t\t\t0x01D0\n#define REG_HMEBOX_1\t\t\t\t\t0x01D4\n#define REG_HMEBOX_2\t\t\t\t\t0x01D8\n#define REG_HMEBOX_3\t\t\t\t\t0x01DC\n#define REG_LLT_INIT\t\t\t\t\t0x01E0\n\n\n \n \n \n \n \n#define REG_RQPN\t\t\t\t\t\t0x0200\n#define REG_FIFOPAGE\t\t\t\t\t0x0204\n#define REG_TDECTRL\t\t\t\t\t\t0x0208\n#define REG_TXDMA_OFFSET_CHK\t\t\t0x020C\n#define REG_TXDMA_STATUS\t\t\t\t0x0210\n#define REG_RQPN_NPQ\t\t\t\t\t0x0214\n#define REG_AUTO_LLT\t\t\t\t\t0x0224\n\n\n \n \n \n \n \n#define REG_RXDMA_AGG_PG_TH\t\t\t0x0280\n#define REG_RXPKT_NUM\t\t\t\t\t0x0284\n#define REG_RXDMA_STATUS\t\t\t\t0x0288\n\n \n \n \n \n \n#define REG_PCIE_CTRL_REG\t\t\t\t0x0300\n#define REG_INT_MIG\t\t\t\t\t\t0x0304\t \n#define REG_BCNQ_DESA\t\t\t\t\t0x0308\t \n#define REG_HQ_DESA\t\t\t\t\t0x0310\t \n#define REG_MGQ_DESA\t\t\t\t\t0x0318\t \n#define REG_VOQ_DESA\t\t\t\t\t0x0320\t \n#define REG_VIQ_DESA\t\t\t\t\t0x0328\t \n#define REG_BEQ_DESA\t\t\t\t\t0x0330\t \n#define REG_BKQ_DESA\t\t\t\t\t0x0338\t \n#define REG_RX_DESA\t\t\t\t\t\t0x0340\t \n \n#define REG_DBI_WDATA\t\t\t\t\t0x0348\t \n#define REG_DBI_RDATA\t\t\t\t0x034C\t \n#define REG_DBI_CTRL\t\t\t\t\t0x0350\t \n#define REG_DBI_FLAG\t\t\t\t\t0x0352\t \n#define REG_MDIO\t\t\t\t\t\t0x0354\t \n#define REG_DBG_SEL\t\t\t\t\t\t0x0360\t \n#define REG_PCIE_HRPWM\t\t\t\t\t0x0361\t \n#define REG_PCIE_HCPWM\t\t\t\t\t0x0363\t \n#define REG_WATCH_DOG\t\t\t\t\t0x0368\n\n \n#define REG_PCIE_HISR_EN\t\t\t\t0x0394\t \n#define REG_PCIE_HISR\t\t\t\t\t0x03A0\n#define REG_PCIE_HISRE\t\t\t\t\t0x03A4\n#define REG_PCIE_HIMR\t\t\t\t\t0x03A8\n#define REG_PCIE_HIMRE\t\t\t\t\t0x03AC\n\n#define REG_USB_HIMR\t\t\t\t\t0xFE38\n#define REG_USB_HIMRE\t\t\t\t\t0xFE3C\n#define REG_USB_HISR\t\t\t\t\t0xFE78\n#define REG_USB_HISRE\t\t\t\t\t0xFE7C\n\n\n \n \n \n \n \n#define REG_VOQ_INFORMATION\t\t\t0x0400\n#define REG_VIQ_INFORMATION\t\t\t0x0404\n#define REG_BEQ_INFORMATION\t\t\t0x0408\n#define REG_BKQ_INFORMATION\t\t\t0x040C\n#define REG_MGQ_INFORMATION\t\t\t0x0410\n#define REG_HGQ_INFORMATION\t\t\t0x0414\n#define REG_BCNQ_INFORMATION\t\t\t0x0418\n#define REG_TXPKT_EMPTY\t\t\t\t0x041A\n#define REG_CPU_MGQ_INFORMATION\t\t0x041C\n#define REG_FWHW_TXQ_CTRL\t\t\t\t0x0420\n#define REG_HWSEQ_CTRL\t\t\t\t\t0x0423\n#define REG_BCNQ_BDNY\t\t\t\t\t0x0424\n#define REG_MGQ_BDNY\t\t\t\t\t0x0425\n#define REG_LIFETIME_CTRL\t\t\t\t0x0426\n#define REG_MULTI_BCNQ_OFFSET\t\t\t0x0427\n#define REG_SPEC_SIFS\t\t\t\t\t0x0428\n#define REG_RL\t\t\t\t\t\t\t0x042A\n#define REG_DARFRC\t\t\t\t\t\t0x0430\n#define REG_RARFRC\t\t\t\t\t\t0x0438\n#define REG_RRSR\t\t\t\t\t\t0x0440\n#define REG_ARFR0\t\t\t\t\t\t0x0444\n#define REG_ARFR1\t\t\t\t\t\t0x0448\n#define REG_ARFR2\t\t\t\t\t\t0x044C\n#define REG_ARFR3\t\t\t\t\t\t0x0450\n#define REG_BCNQ1_BDNY\t\t\t\t\t0x0457\n\n#define REG_AGGLEN_LMT\t\t\t\t\t0x0458\n#define REG_AMPDU_MIN_SPACE\t\t\t0x045C\n#define REG_WMAC_LBK_BF_HD\t\t\t0x045D\n#define REG_FAST_EDCA_CTRL\t\t\t\t0x0460\n#define REG_RD_RESP_PKT_TH\t\t\t\t0x0463\n\n#define REG_INIRTS_RATE_SEL\t\t\t\t0x0480\n#define REG_INIDATA_RATE_SEL\t\t\t0x0484\n\n#define REG_POWER_STAGE1\t\t\t\t0x04B4\n#define REG_POWER_STAGE2\t\t\t\t0x04B8\n#define REG_PKT_VO_VI_LIFE_TIME\t\t0x04C0\n#define REG_PKT_BE_BK_LIFE_TIME\t\t0x04C2\n#define REG_STBC_SETTING\t\t\t\t0x04C4\n#define REG_QUEUE_CTRL\t\t\t\t\t0x04C6\n#define REG_SINGLE_AMPDU_CTRL\t\t\t0x04c7\n#define REG_PROT_MODE_CTRL\t\t\t0x04C8\n#define REG_MAX_AGGR_NUM\t\t\t\t0x04CA\n#define REG_RTS_MAX_AGGR_NUM\t\t\t0x04CB\n#define REG_BAR_MODE_CTRL\t\t\t\t0x04CC\n#define REG_RA_TRY_RATE_AGG_LMT\t\t0x04CF\n#define REG_EARLY_MODE_CONTROL\t\t0x04D0\n#define REG_MACID_SLEEP\t\t\t\t0x04D4\n#define REG_NQOS_SEQ\t\t\t\t\t0x04DC\n#define REG_QOS_SEQ\t\t\t\t\t0x04DE\n#define REG_NEED_CPU_HANDLE\t\t\t0x04E0\n#define REG_PKT_LOSE_RPT\t\t\t\t0x04E1\n#define REG_PTCL_ERR_STATUS\t\t\t0x04E2\n#define REG_TX_RPT_CTRL\t\t\t\t\t0x04EC\n#define REG_TX_RPT_TIME\t\t\t\t\t0x04F0\t \n#define REG_DUMMY\t\t\t\t\t\t0x04FC\n\n \n \n \n \n \n#define REG_EDCA_VO_PARAM\t\t\t\t0x0500\n#define REG_EDCA_VI_PARAM\t\t\t\t0x0504\n#define REG_EDCA_BE_PARAM\t\t\t\t0x0508\n#define REG_EDCA_BK_PARAM\t\t\t\t0x050C\n#define REG_BCNTCFG\t\t\t\t\t\t0x0510\n#define REG_PIFS\t\t\t\t\t\t\t0x0512\n#define REG_RDG_PIFS\t\t\t\t\t0x0513\n#define REG_SIFS_CTX\t\t\t\t\t0x0514\n#define REG_SIFS_TRX\t\t\t\t\t0x0516\n#define REG_TSFTR_SYN_OFFSET\t\t\t0x0518\n#define REG_AGGR_BREAK_TIME\t\t\t0x051A\n#define REG_SLOT\t\t\t\t\t\t0x051B\n#define REG_TX_PTCL_CTRL\t\t\t\t0x0520\n#define REG_TXPAUSE\t\t\t\t\t\t0x0522\n#define REG_DIS_TXREQ_CLR\t\t\t\t0x0523\n#define REG_RD_CTRL\t\t\t\t\t\t0x0524\n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n#define REG_TBTT_PROHIBIT\t\t\t\t0x0540\n#define REG_RD_NAV_NXT\t\t\t\t\t0x0544\n#define REG_NAV_PROT_LEN\t\t\t\t0x0546\n#define REG_BCN_CTRL\t\t\t\t\t0x0550\n#define REG_BCN_CTRL_1\t\t\t\t\t0x0551\n#define REG_MBID_NUM\t\t\t\t\t0x0552\n#define REG_DUAL_TSF_RST\t\t\t\t0x0553\n#define REG_BCN_INTERVAL\t\t\t\t0x0554\t \n#define REG_DRVERLYINT\t\t\t\t\t0x0558\n#define REG_BCNDMATIM\t\t\t\t\t0x0559\n#define REG_ATIMWND\t\t\t\t\t0x055A\n#define REG_USTIME_TSF\t\t\t\t\t0x055C\n#define REG_BCN_MAX_ERR\t\t\t\t0x055D\n#define REG_RXTSF_OFFSET_CCK\t\t\t0x055E\n#define REG_RXTSF_OFFSET_OFDM\t\t\t0x055F\n#define REG_TSFTR\t\t\t\t\t\t0x0560\n#define REG_TSFTR1\t\t\t\t\t\t0x0568\t \n#define REG_ATIMWND_1\t\t\t\t\t0x0570\n#define REG_P2P_CTWIN\t\t\t\t\t0x0572  \n#define REG_PSTIMER\t\t\t\t\t\t0x0580\n#define REG_TIMER0\t\t\t\t\t\t0x0584\n#define REG_TIMER1\t\t\t\t\t\t0x0588\n#define REG_ACMHWCTRL\t\t\t\t\t0x05C0\n#define REG_NOA_DESC_SEL\t\t\t\t0x05CF\n#define REG_NOA_DESC_DURATION\t\t0x05E0\n#define REG_NOA_DESC_INTERVAL\t\t\t0x05E4\n#define REG_NOA_DESC_START\t\t\t0x05E8\n#define REG_NOA_DESC_COUNT\t\t\t0x05EC\n\n#define REG_DMC\t\t\t\t\t\t\t0x05F0\t \n#define REG_SCH_TX_CMD\t\t\t\t\t0x05F8\n\n#define REG_FW_RESET_TSF_CNT_1\t\t0x05FC\n#define REG_FW_RESET_TSF_CNT_0\t\t0x05FD\n#define REG_FW_BCN_DIS_CNT\t\t\t0x05FE\n\n \n \n \n \n \n#define REG_APSD_CTRL\t\t\t\t\t0x0600\n#define REG_BWOPMODE\t\t\t\t\t0x0603\n#define REG_TCR\t\t\t\t\t\t\t0x0604\n#define REG_RCR\t\t\t\t\t\t\t0x0608\n#define REG_RX_PKT_LIMIT\t\t\t\t0x060C\n#define REG_RX_DLK_TIME\t\t\t\t0x060D\n#define REG_RX_DRVINFO_SZ\t\t\t\t0x060F\n\n#define REG_MACID\t\t\t\t\t\t0x0610\n#define REG_BSSID\t\t\t\t\t\t0x0618\n#define REG_MAR\t\t\t\t\t\t\t0x0620\n#define REG_MBIDCAMCFG\t\t\t\t\t0x0628\n\n#define REG_PNO_STATUS\t\t\t\t\t0x0631\n#define REG_USTIME_EDCA\t\t\t\t0x0638\n#define REG_MAC_SPEC_SIFS\t\t\t\t0x063A\n \n#define REG_RESP_SIFS_CCK\t\t\t\t0x063C\t \n#define REG_RESP_SIFS_OFDM                    0x063E\t \n\n#define REG_ACKTO\t\t\t\t\t\t0x0640\n#define REG_CTS2TO\t\t\t\t\t\t0x0641\n#define REG_EIFS\t\t\t\t\t\t\t0x0642\n\n\n \n#define RXERR_TYPE_OFDM_PPDU\t\t\t0\n#define RXERR_TYPE_OFDMfalse_ALARM\t1\n#define RXERR_TYPE_OFDM_MPDU_OK\t\t\t2\n#define RXERR_TYPE_OFDM_MPDU_FAIL\t3\n#define RXERR_TYPE_CCK_PPDU\t\t\t4\n#define RXERR_TYPE_CCKfalse_ALARM\t5\n#define RXERR_TYPE_CCK_MPDU_OK\t\t6\n#define RXERR_TYPE_CCK_MPDU_FAIL\t\t7\n#define RXERR_TYPE_HT_PPDU\t\t\t\t8\n#define RXERR_TYPE_HTfalse_ALARM\t9\n#define RXERR_TYPE_HT_MPDU_TOTAL\t\t10\n#define RXERR_TYPE_HT_MPDU_OK\t\t\t11\n#define RXERR_TYPE_HT_MPDU_FAIL\t\t\t12\n#define RXERR_TYPE_RX_FULL_DROP\t\t\t15\n\n#define RXERR_COUNTER_MASK\t\t\t0xFFFFF\n#define RXERR_RPT_RST\t\t\t\t\tBIT(27)\n#define _RXERR_RPT_SEL(type)\t\t\t((type) << 28)\n\n \n \n \n \n \n \n \n \n \n#define REG_NAV_UPPER\t\t\t\t\t0x0652\t \n\n \n#define REG_NAV_CTRL\t\t\t\t\t0x0650\n#define REG_BACAMCMD\t\t\t\t\t0x0654\n#define REG_BACAMCONTENT\t\t\t\t0x0658\n#define REG_LBDLY\t\t\t\t\t\t0x0660\n#define REG_FWDLY\t\t\t\t\t\t0x0661\n#define REG_RXERR_RPT\t\t\t\t\t0x0664\n#define REG_WMAC_TRXPTCL_CTL\t\t\t0x0668\n\n \n#define REG_CAMCMD\t\t\t\t\t\t0x0670\n#define REG_CAMWRITE\t\t\t\t\t0x0674\n#define REG_CAMREAD\t\t\t\t\t0x0678\n#define REG_CAMDBG\t\t\t\t\t\t0x067C\n#define REG_SECCFG\t\t\t\t\t\t0x0680\n\n \n#define REG_WOW_CTRL\t\t\t\t\t0x0690\n#define REG_PS_RX_INFO\t\t\t\t\t0x0692\n#define REG_UAPSD_TID\t\t\t\t\t0x0693\n#define REG_WKFMCAM_CMD\t\t\t\t0x0698\n#define REG_WKFMCAM_NUM\t\t\t\tREG_WKFMCAM_CMD\n#define REG_WKFMCAM_RWD\t\t\t\t0x069C\n#define REG_RXFLTMAP0\t\t\t\t\t0x06A0\n#define REG_RXFLTMAP1\t\t\t\t\t0x06A2\n#define REG_RXFLTMAP2\t\t\t\t\t0x06A4\n#define REG_BCN_PSR_RPT\t\t\t\t0x06A8\n#define REG_BT_COEX_TABLE\t\t\t\t0x06C0\n\n \n#define REG_MACID1\t\t\t\t\t\t0x0700\n#define REG_BSSID1\t\t\t\t\t\t0x0708\n\n\n \n \n \n \n \n#define REG_USB_INFO\t\t\t\t\t0xFE17\n#define REG_USB_SPECIAL_OPTION\t\t0xFE55\n#define REG_USB_DMA_AGG_TO\t\t\t0xFE5B\n#define REG_USB_AGG_TO\t\t\t\t\t0xFE5C\n#define REG_USB_AGG_TH\t\t\t\t\t0xFE5D\n\n#define REG_USB_HRPWM\t\t\t\t\t0xFE58\n#define REG_USB_HCPWM\t\t\t\t\t0xFE57\n\n \n#define REG_USB_High_NORMAL_Queue_Select_MAC0\t0xFE44\n \n#define REG_USB_High_NORMAL_Queue_Select_MAC1\t0xFE47\n \n\n \n#define REG_TEST_USB_TXQS\t\t\t\t0xFE48\n#define REG_TEST_SIE_VID\t\t\t\t0xFE60\t\t \n#define REG_TEST_SIE_PID\t\t\t\t0xFE62\t\t \n#define REG_TEST_SIE_OPTIONAL\t\t\t0xFE64\n#define REG_TEST_SIE_CHIRP_K\t\t\t0xFE65\n#define REG_TEST_SIE_PHY\t\t\t\t0xFE66\t\t \n#define REG_TEST_SIE_MAC_ADDR\t\t\t0xFE70\t\t \n#define REG_TEST_SIE_STRING\t\t\t0xFE80\t\t \n\n\n \n#define REG_NORMAL_SIE_VID\t\t\t\t0xFE60\t\t \n#define REG_NORMAL_SIE_PID\t\t\t\t0xFE62\t\t \n#define REG_NORMAL_SIE_OPTIONAL\t\t0xFE64\n#define REG_NORMAL_SIE_EP\t\t\t\t0xFE65\t\t \n#define REG_NORMAL_SIE_PHY\t\t\t0xFE68\t\t \n#define REG_NORMAL_SIE_OPTIONAL2\t\t0xFE6C\n#define REG_NORMAL_SIE_GPS_EP\t\t\t0xFE6D\t\t \n#define REG_NORMAL_SIE_MAC_ADDR\t\t0xFE70\t\t \n#define REG_NORMAL_SIE_STRING\t\t\t0xFE80\t\t \n\n\n \n \n \n \n \n\n \n \n\n#define EFUSE_CTRL\t\t\t\tREG_EFUSE_CTRL\t\t \n#define EFUSE_TEST\t\t\t\tREG_EFUSE_TEST\t\t \n#define MSR\t\t\t\t\t\t(REG_CR + 2)\t\t \n \n\n#define TSFR\t\t\t\t\t\tREG_TSFTR\t\t\t \n#define TSFR1\t\t\t\t\tREG_TSFTR1\t\t\t \n\n#define PBP\t\t\t\t\t\tREG_PBP\n\n \n#define IDR0\t\t\t\t\t\tREG_MACID\t\t\t \n#define IDR4\t\t\t\t\t\t(REG_MACID + 4)\t\t \n\n\n \n \n \n#define RWCAM\t\t\t\t\tREG_CAMCMD\t\t \n#define WCAMI\t\t\t\t\tREG_CAMWRITE\t \n#define RCAMO\t\t\t\t\tREG_CAMREAD\t\t \n#define CAMDBG\t\t\t\t\tREG_CAMDBG\n#define SECR\t\t\t\t\t\tREG_SECCFG\t\t \n\n \n#define UnusedRegister\t\t\t0x1BF\n#define DCAM\t\t\t\t\tUnusedRegister\n#define PSR\t\t\t\t\t\tUnusedRegister\n#define BBAddr\t\t\t\t\tUnusedRegister\n#define PhyDataR\t\t\t\t\tUnusedRegister\n\n \n#define MAX_MSS_DENSITY_2T\t\t\t0x13\n#define MAX_MSS_DENSITY_1T\t\t\t0x0A\n\n \n \n \n#define HSISR_GPIO12_0_INT\t\t\t\tBIT0\n#define HSISR_SPS_OCP_INT\t\t\t\tBIT5\n#define HSISR_RON_INT\t\t\t\t\tBIT6\n#define HSISR_PDNINT\t\t\t\t\tBIT7\n#define HSISR_GPIO9_INT\t\t\t\t\tBIT25\n\n \n \n \n#define USB_C2H_CMDID_OFFSET\t\t\t\t\t0\n#define USB_C2H_SEQ_OFFSET\t\t\t\t\t1\n#define USB_C2H_EVENT_OFFSET\t\t\t\t\t2\n#define USB_INTR_CPWM_OFFSET\t\t\t\t\t16\n#define USB_INTR_CONTENT_C2H_OFFSET\t\t\t0\n#define USB_INTR_CONTENT_CPWM1_OFFSET\t\t16\n#define USB_INTR_CONTENT_CPWM2_OFFSET\t\t20\n#define USB_INTR_CONTENT_HISR_OFFSET\t\t\t48\n#define USB_INTR_CONTENT_HISRE_OFFSET\t\t52\n#define USB_INTR_CONTENT_LENGTH\t\t\t\t56\n\n \n \n \n#define RRSR_1M\t\t\t\t\tBIT0\n#define RRSR_2M\t\t\t\t\tBIT1\n#define RRSR_5_5M\t\t\t\tBIT2\n#define RRSR_11M\t\t\t\tBIT3\n#define RRSR_6M\t\t\t\t\tBIT4\n#define RRSR_9M\t\t\t\t\tBIT5\n#define RRSR_12M\t\t\t\tBIT6\n#define RRSR_18M\t\t\t\tBIT7\n#define RRSR_24M\t\t\t\tBIT8\n#define RRSR_36M\t\t\t\tBIT9\n#define RRSR_48M\t\t\t\tBIT10\n#define RRSR_54M\t\t\t\tBIT11\n#define RRSR_MCS0\t\t\t\tBIT12\n#define RRSR_MCS1\t\t\t\tBIT13\n#define RRSR_MCS2\t\t\t\tBIT14\n#define RRSR_MCS3\t\t\t\tBIT15\n#define RRSR_MCS4\t\t\t\tBIT16\n#define RRSR_MCS5\t\t\t\tBIT17\n#define RRSR_MCS6\t\t\t\tBIT18\n#define RRSR_MCS7\t\t\t\tBIT19\n\n#define RRSR_CCK_RATES (RRSR_11M|RRSR_5_5M|RRSR_2M|RRSR_1M)\n#define RRSR_OFDM_RATES (RRSR_54M|RRSR_48M|RRSR_36M|RRSR_24M|RRSR_18M|RRSR_12M|RRSR_9M|RRSR_6M)\n\n \n#define HAL92C_WOL_PTK_UPDATE_EVENT\t\tBIT0\n#define HAL92C_WOL_GTK_UPDATE_EVENT\t\tBIT1\n#define HAL92C_WOL_DISASSOC_EVENT\t\tBIT2\n#define HAL92C_WOL_DEAUTH_EVENT\t\t\tBIT3\n#define HAL92C_WOL_FW_DISCONNECT_EVENT\tBIT4\n\n \n \n \n \n#define\tRATR_1M\t\t\t\t\t0x00000001\n#define\tRATR_2M\t\t\t\t\t0x00000002\n#define\tRATR_55M\t\t\t\t\t0x00000004\n#define\tRATR_11M\t\t\t\t\t0x00000008\n \n#define\tRATR_6M\t\t\t\t\t0x00000010\n#define\tRATR_9M\t\t\t\t\t0x00000020\n#define\tRATR_12M\t\t\t\t\t0x00000040\n#define\tRATR_18M\t\t\t\t\t0x00000080\n#define\tRATR_24M\t\t\t\t\t0x00000100\n#define\tRATR_36M\t\t\t\t\t0x00000200\n#define\tRATR_48M\t\t\t\t\t0x00000400\n#define\tRATR_54M\t\t\t\t\t0x00000800\n \n#define\tRATR_MCS0\t\t\t\t\t0x00001000\n#define\tRATR_MCS1\t\t\t\t\t0x00002000\n#define\tRATR_MCS2\t\t\t\t\t0x00004000\n#define\tRATR_MCS3\t\t\t\t\t0x00008000\n#define\tRATR_MCS4\t\t\t\t\t0x00010000\n#define\tRATR_MCS5\t\t\t\t\t0x00020000\n#define\tRATR_MCS6\t\t\t\t\t0x00040000\n#define\tRATR_MCS7\t\t\t\t\t0x00080000\n\n \n#define RATE_1M\t\t\t\t\tBIT(0)\n#define RATE_2M\t\t\t\t\tBIT(1)\n#define RATE_5_5M\t\t\t\tBIT(2)\n#define RATE_11M\t\t\t\tBIT(3)\n \n#define RATE_6M\t\t\t\t\tBIT(4)\n#define RATE_9M\t\t\t\t\tBIT(5)\n#define RATE_12M\t\t\t\tBIT(6)\n#define RATE_18M\t\t\t\tBIT(7)\n#define RATE_24M\t\t\t\tBIT(8)\n#define RATE_36M\t\t\t\tBIT(9)\n#define RATE_48M\t\t\t\tBIT(10)\n#define RATE_54M\t\t\t\tBIT(11)\n \n#define RATE_MCS0\t\t\t\tBIT(12)\n#define RATE_MCS1\t\t\t\tBIT(13)\n#define RATE_MCS2\t\t\t\tBIT(14)\n#define RATE_MCS3\t\t\t\tBIT(15)\n#define RATE_MCS4\t\t\t\tBIT(16)\n#define RATE_MCS5\t\t\t\tBIT(17)\n#define RATE_MCS6\t\t\t\tBIT(18)\n#define RATE_MCS7\t\t\t\tBIT(19)\n\n \n#define RATE_BITMAP_ALL\t\t\t0xFFFFF\n\n \n#define RATE_RRSR_CCK_ONLY_1M\t\t0xFFFF1\n#define RATE_RRSR_WITHOUT_CCK\t\t0xFFFF0\n\n \n \n \n#define BW_OPMODE_20MHZ\t\t\tBIT2\n\n \n \n \n#define CAM_VALID\t\t\t\tBIT15\n#define CAM_NOTVALID\t\t\t0x0000\n#define CAM_USEDK\t\t\t\tBIT5\n\n#define CAM_CONTENT_COUNT\t8\n\n#define CAM_NONE\t\t\t\t0x0\n#define CAM_WEP40\t\t\t\t0x01\n#define CAM_TKIP\t\t\t\t0x02\n#define CAM_AES\t\t\t\t\t0x04\n#define CAM_WEP104\t\t\t\t0x05\n#define CAM_SMS4\t\t\t\t0x6\n\n#define TOTAL_CAM_ENTRY\t\t32\n#define HALF_CAM_ENTRY\t\t\t16\n\n#define CAM_CONFIG_USEDK\t\ttrue\n#define CAM_CONFIG_NO_USEDK\tfalse\n\n#define CAM_WRITE\t\t\t\tBIT16\n#define CAM_READ\t\t\t\t0x00000000\n#define CAM_POLLINIG\t\t\tBIT31\n\n \n \n \n#define WOW_PMEN\t\t\t\tBIT0  \n#define WOW_WOMEN\t\t\t\tBIT1  \n#define WOW_MAGIC\t\t\t\tBIT2  \n#define WOW_UWF\t\t\t\tBIT3  \n\n \n \n \n \n \n \n#define IMR8190_DISABLED\t\t0x0\n#define IMR_DISABLED\t\t\t0x0\n \n#define IMR_BCNDMAINT6\t\t\tBIT31\t\t \n#define IMR_BCNDMAINT5\t\t\tBIT30\t\t \n#define IMR_BCNDMAINT4\t\t\tBIT29\t\t \n#define IMR_BCNDMAINT3\t\t\tBIT28\t\t \n#define IMR_BCNDMAINT2\t\t\tBIT27\t\t \n#define IMR_BCNDMAINT1\t\t\tBIT26\t\t \n#define IMR_BCNDOK8\t\t\t\tBIT25\t\t \n#define IMR_BCNDOK7\t\t\t\tBIT24\t\t \n#define IMR_BCNDOK6\t\t\t\tBIT23\t\t \n#define IMR_BCNDOK5\t\t\t\tBIT22\t\t \n#define IMR_BCNDOK4\t\t\t\tBIT21\t\t \n#define IMR_BCNDOK3\t\t\t\tBIT20\t\t \n#define IMR_BCNDOK2\t\t\t\tBIT19\t\t \n#define IMR_BCNDOK1\t\t\t\tBIT18\t\t \n#define IMR_TIMEOUT2\t\t\tBIT17\t\t \n#define IMR_TIMEOUT1\t\t\tBIT16\t\t \n#define IMR_TXFOVW\t\t\t\tBIT15\t\t \n#define IMR_PSTIMEOUT\t\t\tBIT14\t\t \n#define IMR_BcnInt\t\t\t\tBIT13\t\t \n#define IMR_RXFOVW\t\t\t\tBIT12\t\t \n#define IMR_RDU\t\t\t\t\tBIT11\t\t \n#define IMR_ATIMEND\t\t\t\tBIT10\t\t \n#define IMR_BDOK\t\t\t\tBIT9\t\t \n#define IMR_HIGHDOK\t\t\t\tBIT8\t\t \n#define IMR_TBDOK\t\t\t\tBIT7\t\t \n#define IMR_MGNTDOK\t\t\tBIT6\t\t \n#define IMR_TBDER\t\t\t\tBIT5\t\t \n#define IMR_BKDOK\t\t\t\tBIT4\t\t \n#define IMR_BEDOK\t\t\t\tBIT3\t\t \n#define IMR_VIDOK\t\t\t\tBIT2\t\t \n#define IMR_VODOK\t\t\t\tBIT1\t\t \n#define IMR_ROK\t\t\t\t\tBIT0\t\t \n\n \n#define IMR_TSF_BIT32_TOGGLE\tBIT15\n#define IMR_BcnInt_E\t\t\t\tBIT12\n#define IMR_TXERR\t\t\t\tBIT11\n#define IMR_RXERR\t\t\t\tBIT10\n#define IMR_C2HCMD\t\t\t\tBIT9\n#define IMR_CPWM\t\t\t\tBIT8\n \n#define IMR_OCPINT\t\t\t\tBIT1\n#define IMR_WLANOFF\t\t\tBIT0\n\n \n \n \n#define RCR_APPFCS\t\t\t\tBIT31\t \n#define RCR_APP_MIC\t\t\t\tBIT30\t \n#define RCR_APP_ICV\t\t\t\tBIT29\t \n#define RCR_APP_PHYST_RXFF\t\tBIT28\t \n#define RCR_APP_BA_SSN\t\t\tBIT27\t \n#define RCR_NONQOS_VHT\t\t\tBIT26\t \n#define RCR_RSVD_BIT25\t\t\tBIT25\t \n#define RCR_ENMBID\t\t\t\tBIT24\t \n#define RCR_LSIGEN\t\t\t\tBIT23\t \n#define RCR_MFBEN\t\t\t\tBIT22\t \n#define RCR_RSVD_BIT21\t\t\tBIT21\t \n#define RCR_RSVD_BIT20\t\t\tBIT20\t \n#define RCR_RSVD_BIT19\t\t\tBIT19\t \n#define RCR_TIM_PARSER_EN\t\tBIT18\t \n#define RCR_BM_DATA_EN\t\t\tBIT17\t \n#define RCR_UC_DATA_EN\t\t\tBIT16\t \n#define RCR_RSVD_BIT15\t\t\tBIT15\t \n#define RCR_HTC_LOC_CTRL\t\tBIT14\t \n#define RCR_AMF\t\t\t\t\tBIT13\t \n#define RCR_ACF\t\t\t\t\tBIT12\t \n#define RCR_ADF\t\t\t\t\tBIT11\t \n#define RCR_RSVD_BIT10\t\t\tBIT10\t \n#define RCR_AICV\t\t\t\t\tBIT9\t\t \n#define RCR_ACRC32\t\t\t\tBIT8\t\t \n#define RCR_CBSSID_BCN\t\t\tBIT7\t\t \n#define RCR_CBSSID_DATA\t\tBIT6\t\t \n#define RCR_CBSSID\t\t\t\tRCR_CBSSID_DATA\t \n#define RCR_APWRMGT\t\t\tBIT5\t\t \n#define RCR_ADD3\t\t\t\tBIT4\t\t \n#define RCR_AB\t\t\t\t\tBIT3\t\t \n#define RCR_AM\t\t\t\t\tBIT2\t\t \n#define RCR_APM\t\t\t\t\tBIT1\t\t \n#define RCR_AAP\t\t\t\t\tBIT0\t\t \n\n\n \n \n \n \n \n\n \n#define ISO_MD2PP\t\t\t\tBIT(0)\n#define ISO_UA2USB\t\t\t\tBIT(1)\n#define ISO_UD2CORE\t\t\t\tBIT(2)\n#define ISO_PA2PCIE\t\t\t\tBIT(3)\n#define ISO_PD2CORE\t\t\t\tBIT(4)\n#define ISO_IP2MAC\t\t\t\tBIT(5)\n#define ISO_DIOP\t\t\t\t\tBIT(6)\n#define ISO_DIOE\t\t\t\t\tBIT(7)\n#define ISO_EB2CORE\t\t\t\tBIT(8)\n#define ISO_DIOR\t\t\t\t\tBIT(9)\n#define PWC_EV12V\t\t\t\tBIT(15)\n\n\n \n#define FEN_BBRSTB\t\t\t\tBIT(0)\n#define FEN_BB_GLB_RSTn\t\tBIT(1)\n#define FEN_USBA\t\t\t\tBIT(2)\n#define FEN_UPLL\t\t\t\tBIT(3)\n#define FEN_USBD\t\t\t\tBIT(4)\n#define FEN_DIO_PCIE\t\t\tBIT(5)\n#define FEN_PCIEA\t\t\t\tBIT(6)\n#define FEN_PPLL\t\t\t\t\tBIT(7)\n#define FEN_PCIED\t\t\t\tBIT(8)\n#define FEN_DIOE\t\t\t\tBIT(9)\n#define FEN_CPUEN\t\t\t\tBIT(10)\n#define FEN_DCORE\t\t\t\tBIT(11)\n#define FEN_ELDR\t\t\t\tBIT(12)\n#define FEN_EN_25_1\t\t\t\tBIT(13)\n#define FEN_HWPDN\t\t\t\tBIT(14)\n#define FEN_MREGEN\t\t\t\tBIT(15)\n\n \n#define PFM_LDALL\t\t\t\tBIT(0)\n#define PFM_ALDN\t\t\t\tBIT(1)\n#define PFM_LDKP\t\t\t\tBIT(2)\n#define PFM_WOWL\t\t\t\tBIT(3)\n#define EnPDN\t\t\t\t\tBIT(4)\n#define PDN_PL\t\t\t\t\tBIT(5)\n#define APFM_ONMAC\t\t\t\tBIT(8)\n#define APFM_OFF\t\t\t\tBIT(9)\n#define APFM_RSM\t\t\t\tBIT(10)\n#define AFSM_HSUS\t\t\t\tBIT(11)\n#define AFSM_PCIE\t\t\t\tBIT(12)\n#define APDM_MAC\t\t\t\tBIT(13)\n#define APDM_HOST\t\t\t\tBIT(14)\n#define APDM_HPDN\t\t\t\tBIT(15)\n#define RDY_MACON\t\t\t\tBIT(16)\n#define SUS_HOST\t\t\t\tBIT(17)\n#define ROP_ALD\t\t\t\t\tBIT(20)\n#define ROP_PWR\t\t\t\t\tBIT(21)\n#define ROP_SPS\t\t\t\t\tBIT(22)\n#define SOP_MRST\t\t\t\tBIT(25)\n#define SOP_FUSE\t\t\t\tBIT(26)\n#define SOP_ABG\t\t\t\t\tBIT(27)\n#define SOP_AMB\t\t\t\t\tBIT(28)\n#define SOP_RCK\t\t\t\t\tBIT(29)\n#define SOP_A8M\t\t\t\t\tBIT(30)\n#define XOP_BTCK\t\t\t\tBIT(31)\n\n \n#define ANAD16V_EN\t\t\t\tBIT(0)\n#define ANA8M\t\t\t\t\tBIT(1)\n#define MACSLP\t\t\t\t\tBIT(4)\n#define LOADER_CLK_EN\t\t\tBIT(5)\n\n\n \n#define BOOT_FROM_EEPROM\t\tBIT(4)\n#define EEPROMSEL\t\t\t\tBIT(4)\n#define EEPROM_EN\t\t\t\tBIT(5)\n\n\n \n#define RF_EN\t\t\t\t\tBIT(0)\n#define RF_RSTB\t\t\t\t\tBIT(1)\n#define RF_SDMRSTB\t\t\t\tBIT(2)\n\n\n \n#define LDV12_EN\t\t\t\tBIT(0)\n#define LDV12_SDBY\t\t\t\tBIT(1)\n#define LPLDO_HSM\t\t\t\tBIT(2)\n#define LPLDO_LSM_DIS\t\t\tBIT(3)\n#define _LDV12_VADJ(x)\t\t\t(((x) & 0xF) << 4)\n\n\n\n \n#define EF_TRPT\t\t\t\t\tBIT(7)\n#define EF_CELL_SEL\t\t\t\t(BIT(8)|BIT(9))  \n#define LDOE25_EN\t\t\t\tBIT(31)\n#define EFUSE_SEL(x)\t\t\t\t(((x) & 0x3) << 8)\n#define EFUSE_SEL_MASK\t\t\t0x300\n#define EFUSE_WIFI_SEL_0\t\t0x0\n#define EFUSE_BT_SEL_0\t\t\t0x1\n#define EFUSE_BT_SEL_1\t\t\t0x2\n#define EFUSE_BT_SEL_2\t\t\t0x3\n\n\n \n \n#define MCUFWDL_EN\t\t\t\tBIT(0)\n#define MCUFWDL_RDY\t\t\tBIT(1)\n#define FWDL_ChkSum_rpt\t\tBIT(2)\n#define MACINI_RDY\t\t\t\tBIT(3)\n#define BBINI_RDY\t\t\t\tBIT(4)\n#define RFINI_RDY\t\t\t\tBIT(5)\n#define WINTINI_RDY\t\t\t\tBIT(6)\n#define RAM_DL_SEL\t\t\t\tBIT(7)\n#define ROM_DLEN\t\t\t\tBIT(19)\n#define CPRST\t\t\t\t\tBIT(23)\n\n\n \n#define XCLK_VLD\t\t\t\tBIT(0)\n#define ACLK_VLD\t\t\t\tBIT(1)\n#define UCLK_VLD\t\t\t\tBIT(2)\n#define PCLK_VLD\t\t\t\tBIT(3)\n#define PCIRSTB\t\t\t\t\tBIT(4)\n#define V15_VLD\t\t\t\t\tBIT(5)\n#define SW_OFFLOAD_EN\t\t\tBIT(7)\n#define SIC_IDLE\t\t\t\t\tBIT(8)\n#define BD_MAC2\t\t\t\t\tBIT(9)\n#define BD_MAC1\t\t\t\t\tBIT(10)\n#define IC_MACPHY_MODE\t\tBIT(11)\n#define CHIP_VER\t\t\t\t(BIT(12)|BIT(13)|BIT(14)|BIT(15))\n#define BT_FUNC\t\t\t\t\tBIT(16)\n#define VENDOR_ID\t\t\t\tBIT(19)\n#define EXT_VENDOR_ID\t\t\t(BIT(18)|BIT(19))  \n#define PAD_HWPD_IDN\t\t\tBIT(22)\n#define TRP_VAUX_EN\t\t\t\tBIT(23)\t \n#define TRP_BT_EN\t\t\t\tBIT(24)\n#define BD_PKG_SEL\t\t\t\tBIT(25)\n#define BD_HCI_SEL\t\t\t\tBIT(26)\n#define TYPE_ID\t\t\t\t\tBIT(27)\n#define RF_TYPE_ID\t\t\t\tBIT(27)\n\n#define RTL_ID\t\t\t\t\tBIT(23)  \n#define SPS_SEL\t\t\t\t\tBIT(24)  \n\n\n#define CHIP_VER_RTL_MASK\t\t0xF000\t \n#define CHIP_VER_RTL_SHIFT\t\t12\n#define EXT_VENDOR_ID_SHIFT\t18\n\n \n#define EFS_HCI_SEL\t\t\t\t(BIT(0)|BIT(1))\n#define PAD_HCI_SEL\t\t\t\t(BIT(2)|BIT(3))\n#define HCI_SEL\t\t\t\t\t(BIT(4)|BIT(5))\n#define PKG_SEL_HCI\t\t\t\tBIT(6)\n#define FEN_GPS\t\t\t\t\tBIT(7)\n#define FEN_BT\t\t\t\t\tBIT(8)\n#define FEN_WL\t\t\t\t\tBIT(9)\n#define FEN_PCI\t\t\t\t\tBIT(10)\n#define FEN_USB\t\t\t\t\tBIT(11)\n#define BTRF_HWPDN_N\t\t\tBIT(12)\n#define WLRF_HWPDN_N\t\t\tBIT(13)\n#define PDN_BT_N\t\t\t\tBIT(14)\n#define PDN_GPS_N\t\t\t\tBIT(15)\n#define BT_CTL_HWPDN\t\t\tBIT(16)\n#define GPS_CTL_HWPDN\t\t\tBIT(17)\n#define PPHY_SUSB\t\t\t\tBIT(20)\n#define UPHY_SUSB\t\t\t\tBIT(21)\n#define PCI_SUSEN\t\t\t\tBIT(22)\n#define USB_SUSEN\t\t\t\tBIT(23)\n#define RF_RL_ID\t\t\t\t\t(BIT(31)|BIT(30)|BIT(29)|BIT(28))\n\n\n \n \n \n \n \n\n \n \n#define HCI_TXDMA_EN\t\t\tBIT(0)\n#define HCI_RXDMA_EN\t\t\tBIT(1)\n#define TXDMA_EN\t\t\t\tBIT(2)\n#define RXDMA_EN\t\t\t\tBIT(3)\n#define PROTOCOL_EN\t\t\t\tBIT(4)\n#define SCHEDULE_EN\t\t\t\tBIT(5)\n#define MACTXEN\t\t\t\t\tBIT(6)\n#define MACRXEN\t\t\t\t\tBIT(7)\n#define ENSWBCN\t\t\t\t\tBIT(8)\n#define ENSEC\t\t\t\t\tBIT(9)\n#define CALTMR_EN\t\t\t\tBIT(10)\t \n\n \n#define _NETTYPE(x)\t\t\t\t(((x) & 0x3) << 16)\n#define MASK_NETTYPE\t\t\t0x30000\n#define NT_NO_LINK\t\t\t\t0x0\n#define NT_LINK_AD_HOC\t\t\t0x1\n#define NT_LINK_AP\t\t\t\t0x2\n#define NT_AS_AP\t\t\t\t0x3\n\n \n#define GET_RX_PAGE_SIZE(value)\t\t\t((value) & 0xF)\n#define GET_TX_PAGE_SIZE(value)\t\t\t(((value) & 0xF0) >> 4)\n#define _PSRX_MASK\t\t\t\t0xF\n#define _PSTX_MASK\t\t\t\t0xF0\n#define _PSRX(x)\t\t\t\t(x)\n#define _PSTX(x)\t\t\t\t((x) << 4)\n\n#define PBP_64\t\t\t\t\t0x0\n#define PBP_128\t\t\t\t\t0x1\n#define PBP_256\t\t\t\t\t0x2\n#define PBP_512\t\t\t\t\t0x3\n#define PBP_1024\t\t\t\t0x4\n\n\n \n#define RXDMA_ARBBW_EN\t\tBIT(0)\n#define RXSHFT_EN\t\t\t\tBIT(1)\n#define RXDMA_AGG_EN\t\t\tBIT(2)\n#define QS_VO_QUEUE\t\t\tBIT(8)\n#define QS_VI_QUEUE\t\t\t\tBIT(9)\n#define QS_BE_QUEUE\t\t\tBIT(10)\n#define QS_BK_QUEUE\t\t\tBIT(11)\n#define QS_MANAGER_QUEUE\t\tBIT(12)\n#define QS_HIGH_QUEUE\t\t\tBIT(13)\n\n#define HQSEL_VOQ\t\t\t\tBIT(0)\n#define HQSEL_VIQ\t\t\t\tBIT(1)\n#define HQSEL_BEQ\t\t\t\tBIT(2)\n#define HQSEL_BKQ\t\t\t\tBIT(3)\n#define HQSEL_MGTQ\t\t\t\tBIT(4)\n#define HQSEL_HIQ\t\t\t\tBIT(5)\n\n \n#define _TXDMA_CMQ_MAP(x)\t\t\t(((x)&0x3) << 16)\n#define _TXDMA_HIQ_MAP(x)\t\t\t(((x)&0x3) << 14)\n#define _TXDMA_MGQ_MAP(x)\t\t\t(((x)&0x3) << 12)\n#define _TXDMA_BKQ_MAP(x)\t\t\t(((x)&0x3) << 10)\n#define _TXDMA_BEQ_MAP(x)\t\t\t(((x)&0x3) << 8)\n#define _TXDMA_VIQ_MAP(x)\t\t\t(((x)&0x3) << 6)\n#define _TXDMA_VOQ_MAP(x)\t\t\t(((x)&0x3) << 4)\n\n#define QUEUE_EXTRA\t\t\t\t0\n#define QUEUE_LOW\t\t\t\t1\n#define QUEUE_NORMAL\t\t\t2\n#define QUEUE_HIGH\t\t\t\t3\n\n\n \n\n\n \n#define _LLT_NO_ACTIVE\t\t\t\t0x0\n#define _LLT_WRITE_ACCESS\t\t\t0x1\n#define _LLT_READ_ACCESS\t\t\t0x2\n\n#define _LLT_INIT_DATA(x)\t\t\t((x) & 0xFF)\n#define _LLT_INIT_ADDR(x)\t\t\t(((x) & 0xFF) << 8)\n#define _LLT_OP(x)\t\t\t\t\t(((x) & 0x3) << 30)\n#define _LLT_OP_VALUE(x)\t\t\t(((x) >> 30) & 0x3)\n\n\n \n \n \n \n \n \n#define _HPQ(x)\t\t\t\t\t((x) & 0xFF)\n#define _LPQ(x)\t\t\t\t\t(((x) & 0xFF) << 8)\n#define _PUBQ(x)\t\t\t\t\t(((x) & 0xFF) << 16)\n#define _NPQ(x)\t\t\t\t\t((x) & 0xFF)\t\t\t \n#define _EPQ(x)\t\t\t\t\t(((x) & 0xFF) << 16)\t \n\n\n#define HPQ_PUBLIC_DIS\t\t\tBIT(24)\n#define LPQ_PUBLIC_DIS\t\t\tBIT(25)\n#define LD_RQPN\t\t\t\t\tBIT(31)\n\n\n \n#define BLK_DESC_NUM_SHIFT\t\t\t4\n#define BLK_DESC_NUM_MASK\t\t\t0xF\n\n\n \n#define DROP_DATA_EN\t\t\t\tBIT(9)\n\n \n#define BIT_SHIFT_TXPKTNUM 24\n#define BIT_MASK_TXPKTNUM 0xff\n#define BIT_TXPKTNUM(x) (((x) & BIT_MASK_TXPKTNUM) << BIT_SHIFT_TXPKTNUM)\n\n#define BIT_TDE_DBG_SEL BIT(23)\n#define BIT_AUTO_INIT_LLT BIT(16)\n\n#define BIT_SHIFT_Tx_OQT_free_space 8\n#define BIT_MASK_Tx_OQT_free_space 0xff\n#define BIT_Tx_OQT_free_space(x) (((x) & BIT_MASK_Tx_OQT_free_space) << BIT_SHIFT_Tx_OQT_free_space)\n\n\n \n \n \n \n \n\n \n \n \n \n \n \n \n \n \n \n\n \n#define\t\tRXPKT_RELEASE_POLL\tBIT(16)\n#define\tRXDMA_IDLE\t\t\t\tBIT(17)\n#define\tRW_RELEASE_EN\t\t\tBIT(18)\n\n \n \n \n \n \n \n#define EN_AMPDU_RTY_NEW\t\t\tBIT(7)\n\n\n \n#define _SPEC_SIFS_CCK(x)\t\t\t((x) & 0xFF)\n#define _SPEC_SIFS_OFDM(x)\t\t\t(((x) & 0xFF) << 8)\n\n \n#define\tRETRY_LIMIT_SHORT_SHIFT\t\t\t8\n#define\tRETRY_LIMIT_LONG_SHIFT\t\t\t0\n\n \n \n \n \n \n\n \n#define AC_PARAM_TXOP_LIMIT_OFFSET\t\t16\n#define AC_PARAM_ECW_MAX_OFFSET\t\t\t12\n#define AC_PARAM_ECW_MIN_OFFSET\t\t\t8\n#define AC_PARAM_AIFS_OFFSET\t\t\t\t0\n\n\n#define _LRL(x)\t\t\t\t\t((x) & 0x3F)\n#define _SRL(x)\t\t\t\t\t(((x) & 0x3F) << 8)\n\n\n \n#define EN_TXBCN_RPT\t\t\tBIT(2)\n#define EN_BCN_FUNCTION\t\tBIT(3)\n#define STOP_BCNQ\t\t\t\tBIT(6)\n#define DIS_RX_BSSID_FIT\t\tBIT(6)\n\n#define DIS_ATIM\t\t\t\t\tBIT(0)\n#define DIS_BCNQ_SUB\t\t\tBIT(1)\n#define DIS_TSF_UDT\t\t\t\tBIT(4)\n\n \n#define DIS_TSF_UDT0_NORMAL_CHIP\tBIT(4)\n#define DIS_TSF_UDT0_TEST_CHIP\tBIT(5)\n\n\n \n#define AcmHw_HwEn\t\t\t\tBIT(0)\n#define AcmHw_BeqEn\t\t\tBIT(1)\n#define AcmHw_ViqEn\t\t\t\tBIT(2)\n#define AcmHw_VoqEn\t\t\tBIT(3)\n#define AcmHw_BeqStatus\t\tBIT(4)\n#define AcmHw_ViqStatus\t\t\tBIT(5)\n#define AcmHw_VoqStatus\t\tBIT(6)\n\n \n#define DUAL_TSF_RST_P2P\t\tBIT(4)\n\n \n#define NOA_DESC_SEL_0\t\t\t0\n#define NOA_DESC_SEL_1\t\t\tBIT(4)\n\n \n \n \n \n \n\n \n#define APSDOFF\t\t\t\t\tBIT(6)\n\n \n#define TSFRST\t\t\t\t\tBIT(0)\n#define DIS_GCLK\t\t\t\t\tBIT(1)\n#define PAD_SEL\t\t\t\t\tBIT(2)\n#define PWR_ST\t\t\t\t\tBIT(6)\n#define PWRBIT_OW_EN\t\t\tBIT(7)\n#define ACRC\t\t\t\t\t\tBIT(8)\n#define CFENDFORM\t\t\t\tBIT(9)\n#define ICV\t\t\t\t\t\tBIT(10)\n\n\n \n#define AAP\t\t\t\t\t\tBIT(0)\n#define APM\t\t\t\t\t\tBIT(1)\n#define AM\t\t\t\t\t\tBIT(2)\n#define AB\t\t\t\t\t\tBIT(3)\n#define ADD3\t\t\t\t\t\tBIT(4)\n#define APWRMGT\t\t\t\tBIT(5)\n#define CBSSID\t\t\t\t\tBIT(6)\n#define CBSSID_DATA\t\t\t\tBIT(6)\n#define CBSSID_BCN\t\t\t\tBIT(7)\n#define ACRC32\t\t\t\t\tBIT(8)\n#define AICV\t\t\t\t\t\tBIT(9)\n#define ADF\t\t\t\t\t\tBIT(11)\n#define ACF\t\t\t\t\t\tBIT(12)\n#define AMF\t\t\t\t\t\tBIT(13)\n#define HTC_LOC_CTRL\t\t\tBIT(14)\n#define UC_DATA_EN\t\t\t\tBIT(16)\n#define BM_DATA_EN\t\t\t\tBIT(17)\n#define MFBEN\t\t\t\t\tBIT(22)\n#define LSIGEN\t\t\t\t\tBIT(23)\n#define EnMBID\t\t\t\t\tBIT(24)\n#define FORCEACK\t\t\t\tBIT(26)\n#define APP_BASSN\t\t\t\tBIT(27)\n#define APP_PHYSTS\t\t\t\tBIT(28)\n#define APP_ICV\t\t\t\t\tBIT(29)\n#define APP_MIC\t\t\t\t\tBIT(30)\n#define APP_FCS\t\t\t\t\tBIT(31)\n\n\n \n#define SCR_TxUseDK\t\t\t\tBIT(0)\t\t\t \n#define SCR_RxUseDK\t\t\t\tBIT(1)\t\t\t \n#define SCR_TxEncEnable\t\t\tBIT(2)\t\t\t \n#define SCR_RxDecEnable\t\t\tBIT(3)\t\t\t \n#define SCR_SKByA2\t\t\t\tBIT(4)\t\t\t \n#define SCR_NoSKMC\t\t\t\tBIT(5)\t\t\t \n#define SCR_TXBCUSEDK\t\t\tBIT(6)\t\t\t \n#define SCR_RXBCUSEDK\t\t\tBIT(7)\t\t\t \n#define SCR_CHK_KEYID\t\t\tBIT(8)\n\n \n \n \n \n \n\n \n#define SDIO_LOCAL_BASE\t\t0x10250000\n#define WLAN_IOREG_BASE\t\t0x10260000\n#define FIRMWARE_FIFO_BASE\t0x10270000\n#define TX_HIQ_BASE\t\t\t\t0x10310000\n#define TX_MIQ_BASE\t\t\t\t0x10320000\n#define TX_LOQ_BASE\t\t\t\t0x10330000\n#define TX_EPQ_BASE\t\t\t\t0x10350000\n#define RX_RX0FF_BASE\t\t\t0x10340000\n\n \n#define SDIO_LOCAL_MSK\t\t\t\t0x0FFF\n#define WLAN_IOREG_MSK\t\t\t0x7FFF\n#define WLAN_FIFO_MSK\t\t\t\t0x1FFF\t \n#define WLAN_RX0FF_MSK\t\t\t\t0x0003\n\n#define SDIO_WITHOUT_REF_DEVICE_ID\t0\t \n#define SDIO_LOCAL_DEVICE_ID\t\t\t0\t \n#define WLAN_TX_HIQ_DEVICE_ID\t\t\t4\t \n#define WLAN_TX_MIQ_DEVICE_ID\t\t5\t \n#define WLAN_TX_LOQ_DEVICE_ID\t\t6\t \n#define WLAN_TX_EXQ_DEVICE_ID\t\t3\t \n#define WLAN_RX0FF_DEVICE_ID\t\t\t7\t \n#define WLAN_IOREG_DEVICE_ID\t\t\t8\t \n\n \n#define HI_QUEUE_IDX\t\t\t\t0\n#define MID_QUEUE_IDX\t\t\t\t1\n#define LOW_QUEUE_IDX\t\t\t\t2\n#define PUBLIC_QUEUE_IDX\t\t\t3\n\n#define SDIO_MAX_TX_QUEUE\t\t\t3\t\t \n#define SDIO_MAX_RX_QUEUE\t\t\t1\n\n#define SDIO_REG_TX_CTRL\t\t\t0x0000  \n#define SDIO_REG_HIMR\t\t\t\t0x0014  \n#define SDIO_REG_HISR\t\t\t\t0x0018  \n#define SDIO_REG_HCPWM\t\t\t0x0019  \n#define SDIO_REG_RX0_REQ_LEN\t\t0x001C  \n#define SDIO_REG_OQT_FREE_PG\t\t0x001E  \n#define SDIO_REG_FREE_TXPG\t\t\t0x0020  \n#define SDIO_REG_HCPWM1\t\t\t0x0024  \n#define SDIO_REG_HCPWM2\t\t\t0x0026  \n#define SDIO_REG_FREE_TXPG_SEQ\t0x0028  \n#define SDIO_REG_HTSFR_INFO\t\t0x0030  \n#define SDIO_REG_HRPWM1\t\t\t0x0080  \n#define SDIO_REG_HRPWM2\t\t\t0x0082  \n#define SDIO_REG_HPS_CLKR\t\t\t0x0084  \n#define SDIO_REG_HSUS_CTRL\t\t\t0x0086  \n#define SDIO_REG_HIMR_ON\t\t\t0x0090  \n#define SDIO_REG_HISR_ON\t\t\t0x0091  \n\n#define SDIO_HIMR_DISABLED\t\t\t0\n\n \n#define SDIO_HIMR_RX_REQUEST_MSK\t\tBIT0\n#define SDIO_HIMR_AVAL_MSK\t\t\tBIT1\n#define SDIO_HIMR_TXERR_MSK\t\t\tBIT2\n#define SDIO_HIMR_RXERR_MSK\t\t\tBIT3\n#define SDIO_HIMR_TXFOVW_MSK\t\t\tBIT4\n#define SDIO_HIMR_RXFOVW_MSK\t\t\tBIT5\n#define SDIO_HIMR_TXBCNOK_MSK\t\t\tBIT6\n#define SDIO_HIMR_TXBCNERR_MSK\t\tBIT7\n#define SDIO_HIMR_BCNERLY_INT_MSK\t\tBIT16\n#define SDIO_HIMR_C2HCMD_MSK\t\t\tBIT17\n#define SDIO_HIMR_CPWM1_MSK\t\t\tBIT18\n#define SDIO_HIMR_CPWM2_MSK\t\t\tBIT19\n#define SDIO_HIMR_HSISR_IND_MSK\t\tBIT20\n#define SDIO_HIMR_GTINT3_IND_MSK\t\tBIT21\n#define SDIO_HIMR_GTINT4_IND_MSK\t\tBIT22\n#define SDIO_HIMR_PSTIMEOUT_MSK\t\tBIT23\n#define SDIO_HIMR_OCPINT_MSK\t\t\tBIT24\n#define SDIO_HIMR_ATIMEND_MSK\t\t\tBIT25\n#define SDIO_HIMR_ATIMEND_E_MSK\t\tBIT26\n#define SDIO_HIMR_CTWEND_MSK\t\t\tBIT27\n\n \n#define SDIO_HISR_RX_REQUEST\t\t\tBIT0\n#define SDIO_HISR_AVAL\t\t\t\t\tBIT1\n#define SDIO_HISR_TXERR\t\t\t\t\tBIT2\n#define SDIO_HISR_RXERR\t\t\t\t\tBIT3\n#define SDIO_HISR_TXFOVW\t\t\t\tBIT4\n#define SDIO_HISR_RXFOVW\t\t\t\tBIT5\n#define SDIO_HISR_TXBCNOK\t\t\t\tBIT6\n#define SDIO_HISR_TXBCNERR\t\t\t\tBIT7\n#define SDIO_HISR_BCNERLY_INT\t\t\tBIT16\n#define SDIO_HISR_C2HCMD\t\t\t\tBIT17\n#define SDIO_HISR_CPWM1\t\t\t\tBIT18\n#define SDIO_HISR_CPWM2\t\t\t\tBIT19\n#define SDIO_HISR_HSISR_IND\t\t\tBIT20\n#define SDIO_HISR_GTINT3_IND\t\t\tBIT21\n#define SDIO_HISR_GTINT4_IND\t\t\tBIT22\n#define SDIO_HISR_PSTIMEOUT\t\t\tBIT23\n#define SDIO_HISR_OCPINT\t\t\t\tBIT24\n#define SDIO_HISR_ATIMEND\t\t\t\tBIT25\n#define SDIO_HISR_ATIMEND_E\t\t\tBIT26\n#define SDIO_HISR_CTWEND\t\t\t\tBIT27\n\n#define MASK_SDIO_HISR_CLEAR\t\t(SDIO_HISR_TXERR |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_RXERR |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_TXFOVW |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_RXFOVW |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_TXBCNOK |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_TXBCNERR |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_C2HCMD |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_CPWM1 |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_CPWM2 |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_HSISR_IND |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_GTINT3_IND |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_GTINT4_IND |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_PSTIMEOUT |\\\n\t\t\t\t\t\t\t\t\tSDIO_HISR_OCPINT)\n\n \n#define HCI_RESUME_PWR_RDY\t\t\tBIT1\n#define HCI_SUS_CTRL\t\t\t\t\tBIT0\n\n \n#define SDIO_TX_FREE_PG_QUEUE\t\t\t4\t \n#define SDIO_TX_FIFO_PAGE_SZ\t\t\t128\n\n#define MAX_TX_AGG_PACKET_NUMBER\t0x8\n\n \n \n \n \n \n\n \n#define USB_IS_HIGH_SPEED\t\t\t0\n#define USB_IS_FULL_SPEED\t\t\t1\n#define USB_SPEED_MASK\t\t\t\tBIT(5)\n\n#define USB_NORMAL_SIE_EP_MASK\t0xF\n#define USB_NORMAL_SIE_EP_SHIFT\t4\n\n \n#define USB_AGG_EN\t\t\t\tBIT(3)\n\n \n \n#define INT_BULK_SEL\t\t\tBIT(4)\n\n \n#define C2H_EVT_HOST_CLOSE\t\t0x00\t \n#define C2H_EVT_FW_CLOSE\t\t0xFF\t \n\n\n \n#define WL_HWPDN_EN\t\t\tBIT0\t \n#define WL_HWPDN_SL\t\t\tBIT1\t \n#define WL_FUNC_EN\t\t\t\tBIT2\t \n#define WL_HWROF_EN\t\t\tBIT3\t \n#define BT_HWPDN_EN\t\t\tBIT16\t \n#define BT_HWPDN_SL\t\t\tBIT17\t \n#define BT_FUNC_EN\t\t\t\tBIT18\t \n#define BT_HWROF_EN\t\t\tBIT19\t \n#define GPS_HWPDN_EN\t\t\tBIT20\t \n#define GPS_HWPDN_SL\t\t\tBIT21\t \n#define GPS_FUNC_EN\t\t\tBIT22\t \n\n \n \n \n\n#define LAST_ENTRY_OF_TX_PKT_BUFFER_8723B\t\t255\n\n#define POLLING_LLT_THRESHOLD\t\t\t\t20\n#define POLLING_READY_TIMEOUT_COUNT\t\t1000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}