m255
K4
z2
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/radiant_project/lab2
vclock_divider
2C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/clock_divider.sv
Z0 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1757579049
!i10b 1
!s100 @:i>ITo]=?`6JP?GS7?_80
ISXM]z[@b`J;iQM4Cl449N0
S1
Z1 dC:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/sim
w1757569830
8C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/clock_divider.sv
FC:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/clock_divider.sv
!i122 0
L0 10 22
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2024.2;79
r1
!s85 0
31
!s108 1757579049.000000
!s107 C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/clock_divider.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/clock_divider.sv|
!i113 0
Z4 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 tCvgOpt 0
vclock_divider_tb
2C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/clock_divider_tb.sv
R0
Z6 !s110 1757579050
!i10b 1
!s100 S55?n>817Z?3[Yn^^o>cF0
ID5FQE?lS4jnf@7JQ[bYHB3
S1
R1
w1757578735
8C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/clock_divider_tb.sv
FC:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/clock_divider_tb.sv
!i122 1
L0 12 70
R2
R3
r1
!s85 0
31
Z7 !s108 1757579050.000000
!s107 C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/clock_divider_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/clock_divider_tb.sv|
!i113 0
R4
R5
vdrive_dual_sevenseg
2C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/drive_dual_sevenseg.sv
R0
R6
!i10b 1
!s100 FDb0[<kzaV3I4RT1]h]<83
IH^kASm[7L[BNlMP`0gRlg0
S1
R1
w1757570089
8C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/drive_dual_sevenseg.sv
FC:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/drive_dual_sevenseg.sv
!i122 2
L0 10 39
R2
R3
r1
!s85 0
31
R7
!s107 C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/drive_dual_sevenseg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/drive_dual_sevenseg.sv|
!i113 0
R4
R5
vdrive_dual_sevenseg_tb
2C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/drive_dual_sevenseg_tb.sv
R0
Z8 !s110 1757579051
!i10b 1
!s100 0azd1<jPm2ab:?3=@eGN]1
IQ>J3mZnmMP9a3Q<3F5D@N0
S1
R1
w1757578730
8C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/drive_dual_sevenseg_tb.sv
FC:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/drive_dual_sevenseg_tb.sv
!i122 3
L0 12 133
R2
R3
r1
!s85 0
31
R7
!s107 C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/drive_dual_sevenseg_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/drive_dual_sevenseg_tb.sv|
!i113 0
R4
R5
vfour_bit_adder
2C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/four_bit_adder.sv
R0
R8
!i10b 1
!s100 JKQ_YTGI]AEM_d:>cW^PT3
IA8b_Rm:=lON]m]IZm1]J51
S1
R1
Z9 w1757570123
8C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/four_bit_adder.sv
FC:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/four_bit_adder.sv
!i122 4
L0 10 8
R2
R3
r1
!s85 0
31
Z10 !s108 1757579051.000000
!s107 C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/four_bit_adder.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/four_bit_adder.sv|
!i113 0
R4
R5
vfour_bit_adder_tb
2C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/four_bit_adder_tb.sv
R0
R8
!i10b 1
!s100 7d`MR;ISBZ_mUZbHN4Jo`2
I5hN6=AU:nG:GNAgEe1>`90
S1
R1
w1757578742
8C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/four_bit_adder_tb.sv
FC:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/four_bit_adder_tb.sv
!i122 5
L0 11 43
R2
R3
r1
!s85 0
31
R10
!s107 C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/four_bit_adder_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/four_bit_adder_tb.sv|
!i113 0
R4
R5
vlab1_as_tb
2C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/lab2_as_tb.sv
R0
!s110 1757579052
!i10b 1
!s100 b9^5>?3AZPZKG_>2X>5;J2
IFY3K:j69TM51GffaTO3NA1
S1
R1
w1757578724
8C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/lab2_as_tb.sv
FC:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/lab2_as_tb.sv
!i122 7
L0 12 140
R2
R3
r1
!s85 0
31
R10
!s107 C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/lab2_as_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/lab2_as_tb.sv|
!i113 0
R4
R5
vlab2_as
2C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/lab2_as.sv
R0
R8
!i10b 1
!s100 `aDa5_:@X8BHc:Z^=f<d=3
Ig6mA@@6JiROnB8OcM=J6i1
S1
R1
R9
8C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/lab2_as.sv
FC:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/lab2_as.sv
!i122 6
L0 10 21
R2
R3
r1
!s85 0
31
R10
!s107 C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/lab2_as.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/aabhassenapati/Documents/E155-labs/lab2/fpga/src/lab2_as.sv|
!i113 0
R4
R5
