// Seed: 2761894192
module module_0 (
    input wire  id_0,
    input wor   id_1,
    input uwire id_2
);
  reg id_4;
  always @(1 - id_2) begin
    id_4 <= 1'b0;
    if (1)
      if (1 == id_1) id_4 = id_4 * id_2;
      else id_4 <= (1);
  end
  assign id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0
    , id_4,
    input tri1 id_1,
    input supply0 id_2
);
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  module_0(
      id_0, id_0, id_2
  );
endmodule
