# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:43:32 on Jan 05,2026
# vlog -reportprogress 300 logic_top.sv "+acc" 
# -- Compiling module logic_test
# -- Compiling interface logic_intf
# -- Compiling program logic_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:43:32 on Jan 05,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -assertdebug top 
# Start time: 16:43:32 on Jan 05,2026
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 14
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 14
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Note: $finish    : logic_tb.sv(22)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 22
add wave /top/T/NOT1 /top/T/AND1
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
run
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 14
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 14
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Note: $finish    : logic_tb.sv(22)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 22
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/SYSTEM VERILOG CODES/ASSERTIONS/Logic_Gates/wave.do}
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:51:21 on Jan 05,2026
# vlog -reportprogress 300 logic_top.sv "+acc" 
# -- Compiling module logic_test
# -- Compiling interface logic_intf
# -- Compiling program logic_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:51:21 on Jan 05,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:51:22 on Jan 05,2026, Elapsed time: 0:07:50
# Errors: 2, Warnings: 0
# vsim -assertdebug top 
# Start time: 16:51:22 on Jan 05,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 14
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 14
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Note: $finish    : logic_tb.sv(22)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 22
add wave /top/T/NOT1 /top/T/AND1
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
run
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 14
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 14
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 12
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 16
# ** Note: $finish    : logic_tb.sv(22)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 22
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/SYSTEM VERILOG CODES/ASSERTIONS/Logic_Gates/wave.do}
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:01:03 on Jan 05,2026
# vlog -reportprogress 300 logic_top.sv "+acc" 
# -- Compiling module logic_test
# -- Compiling interface logic_intf
# -- Compiling program logic_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:01:03 on Jan 05,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:01:06 on Jan 05,2026, Elapsed time: 0:09:44
# Errors: 2, Warnings: 0
# vsim -assertdebug top 
# Start time: 17:01:06 on Jan 05,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Note: $finish    : logic_tb.sv(23)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 23
add wave /top/T/NOT1 /top/T/AND1
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
run
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Note: $finish    : logic_tb.sv(23)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 23
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:03:15 on Jan 05,2026
# vlog -reportprogress 300 logic_top.sv "+acc" 
# -- Compiling module logic_test
# -- Compiling interface logic_intf
# -- Compiling program logic_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:03:15 on Jan 05,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:03:17 on Jan 05,2026, Elapsed time: 0:02:11
# Errors: 2, Warnings: 0
# vsim -assertdebug top 
# Start time: 17:03:17 on Jan 05,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Note: $finish    : logic_tb.sv(23)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 23
add wave /top/T/NOT1 /top/T/AND1
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
run
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Note: $finish    : logic_tb.sv(23)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 23
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/SYSTEM VERILOG CODES/ASSERTIONS/Logic_Gates/wave.do}
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:37:41 on Jan 05,2026
# vlog -reportprogress 300 logic_top.sv "+acc" 
# -- Compiling module logic_test
# -- Compiling interface logic_intf
# -- Compiling program logic_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:37:41 on Jan 05,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:37:43 on Jan 05,2026, Elapsed time: 0:34:26
# Errors: 2, Warnings: 0
# vsim -assertdebug top 
# Start time: 17:37:43 on Jan 05,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: Assertion error.
#    Time: 15 ns  Scope: top.T.NAND1 File: logic_tb.sv Line: 22
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Note: $finish    : logic_tb.sv(26)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 26
add wave /top/T/NOT1 /top/T/AND1 /top/T/OR1 /top/T/NAND1
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
run
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: Assertion error.
#    Time: 15 ns  Scope: top.T.NAND1 File: logic_tb.sv Line: 22
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Note: $finish    : logic_tb.sv(26)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 26
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/SYSTEM VERILOG CODES/ASSERTIONS/Logic_Gates/wave.do}
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:48:56 on Jan 05,2026
# vlog -reportprogress 300 logic_top.sv "+acc" 
# -- Compiling module logic_test
# -- Compiling interface logic_intf
# -- Compiling program logic_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:48:56 on Jan 05,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:48:59 on Jan 05,2026, Elapsed time: 0:11:16
# Errors: 3, Warnings: 0
# vsim -assertdebug top 
# Start time: 17:48:59 on Jan 05,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: Assertion error.
#    Time: 5 ns  Scope: top.T.XNOR1 File: logic_tb.sv Line: 28
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: Assertion error.
#    Time: 15 ns  Scope: top.T.NAND1 File: logic_tb.sv Line: 22
# ** Error: Assertion error.
#    Time: 15 ns  Scope: top.T.XOR1 File: logic_tb.sv Line: 26
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Note: $finish    : logic_tb.sv(32)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 32
add wave /top/T/NOT1 /top/T/AND1 /top/T/OR1 /top/T/NAND1 /top/T/NOR1 /top/T/XOR1 /top/T/XNOR1
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
run
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: Assertion error.
#    Time: 5 ns  Scope: top.T.XNOR1 File: logic_tb.sv Line: 28
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: Assertion error.
#    Time: 15 ns  Scope: top.T.NAND1 File: logic_tb.sv Line: 22
# ** Error: Assertion error.
#    Time: 15 ns  Scope: top.T.XOR1 File: logic_tb.sv Line: 26
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Note: $finish    : logic_tb.sv(32)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 32
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/SYSTEM VERILOG CODES/ASSERTIONS/Logic_Gates/wave.do}
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:52:40 on Jan 05,2026
# vlog -reportprogress 300 logic_top.sv "+acc" 
# -- Compiling module logic_test
# -- Compiling interface logic_intf
# -- Compiling program logic_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:52:40 on Jan 05,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:52:42 on Jan 05,2026, Elapsed time: 0:03:43
# Errors: 5, Warnings: 0
# vsim -assertdebug top 
# Start time: 17:52:42 on Jan 05,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
# ** Error: NOT ASSERTION FAILED
#    Time: 5 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 5 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: Assertion error.
#    Time: 5 ns  Scope: top.T.XNOR1 File: logic_tb.sv Line: 28
# ** Error: NOT ASSERTION FAILED
#    Time: 15 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 15
# ** Info: AND ASSERTION PASSED
#    Time: 15 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Error: Assertion error.
#    Time: 15 ns  Scope: top.T.NAND1 File: logic_tb.sv Line: 22
# ** Error: Assertion error.
#    Time: 15 ns  Scope: top.T.XOR1 File: logic_tb.sv Line: 26
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 13
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 17
# ** Note: $finish    : logic_tb.sv(32)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 32
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/SYSTEM VERILOG CODES/ASSERTIONS/Logic_Gates/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/SYSTEM VERILOG CODES/ASSERTIONS/Logic_Gates/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/SYSTEM VERILOG CODES/ASSERTIONS/Logic_Gates/wave.do}
