{
	"finish__design__instance__count__class:antenna_cell": 7,
	"finish__design__instance__area__class:antenna_cell": 39.5136,
	"finish__design__instance__count__class:buffer": 22,
	"finish__design__instance__area__class:buffer": 1072.51,
	"finish__design__instance__count__class:clock_buffer": 24,
	"finish__design__instance__area__class:clock_buffer": 3691.7,
	"finish__design__instance__count__class:timing_repair_buffer": 25,
	"finish__design__instance__area__class:timing_repair_buffer": 1354.75,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 242.726,
	"finish__design__instance__count__class:clock_inverter": 8,
	"finish__design__instance__area__class:clock_inverter": 197.568,
	"finish__design__instance__count__class:sequential_cell": 149,
	"finish__design__instance__area__class:sequential_cell": 12898.4,
	"finish__design__instance__count__class:multi_input_combinational_cell": 304,
	"finish__design__instance__area__class:multi_input_combinational_cell": 13965.2,
	"finish__design__instance__count": 553,
	"finish__design__instance__area": 33462.4,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.57332,
	"finish__clock__skew__setup": 0.0133553,
	"finish__clock__skew__hold": 0.0133553,
	"finish__timing__drv__max_slew_limit": 0.853676,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.963476,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0788292,
	"finish__power__switching__total": 0.0271669,
	"finish__power__leakage__total": 2.80632e-06,
	"finish__power__total": 0.105999,
	"finish__design__io": 24,
	"finish__design__die__area": 5.02154e+06,
	"finish__design__core__area": 4.99754e+06,
	"finish__design__instance__count": 6334,
	"finish__design__instance__area": 66095,
	"finish__design__instance__count__stdcell": 6334,
	"finish__design__instance__area__stdcell": 66095,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0132255,
	"finish__design__instance__utilization__stdcell": 0.0132255,
	"finish__design__rows": 443,
	"finish__design__rows:GF018hv5v_green_sc9": 443,
	"finish__design__sites": 1770671,
	"finish__design__sites:GF018hv5v_green_sc9": 1770671,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}