// Seed: 3182098427
module module_0;
  assign id_1 = - -1;
  assign id_2 = 1;
  genvar id_3;
  initial
    if (1)
      @(id_1) begin : LABEL_0
        if (~id_1) id_2 = id_3;
        else begin : LABEL_0
          @(posedge id_3) id_1 <= id_2;
        end
      end
  wire  id_4;
  uwire id_5 = 1 - "";
endmodule
module module_1;
  parameter id_1 = id_1[1];
  module_0 modCall_1 ();
  parameter id_3 = $realtime;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_5 <= id_5;
  module_0 modCall_1 ();
  assign id_1 = id_1;
  wire id_6;
endmodule
