# RISCV

I created an emulator that is able to execute a subset of the RISC-V instruction set architecture, under the guidance of Randy Katz. 
Provided the machinery to decode and execute a subset RISC-V instructions shown below. 

![ISA] (Photos/Screen Shot 2019-07-29 at 2.15.03 PM.png)
