

================================================================
== Vitis HLS Report for 'conv1_Pipeline_PAD7'
================================================================
* Date:           Thu Nov  2 21:47:42 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.940 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PAD     |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.94>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_mul2523 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_mul2523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 5 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln102_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln102_1"   --->   Operation 6 'read' 'trunc_ln102_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mul_ln114_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln114_1"   --->   Operation 7 'read' 'mul_ln114_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%right_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %right_1"   --->   Operation 8 'read' 'right_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%left_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %left_1"   --->   Operation 9 'read' 'left_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %p"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %phi_mul2523"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.1"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_1 = load i3 %p"   --->   Operation 13 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i3 %p_1"   --->   Operation 14 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%icmp_ln112 = icmp_eq  i3 %p_1, i3 4" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 16 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.67ns)   --->   "%add_ln112 = add i3 %p_1, i3 1" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 17 'add' 'add_ln112' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc.i.1.split, void %for.end.i.1.exitStub" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 18 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul2523_load = load i6 %phi_mul2523" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 19 'load' 'phi_mul2523_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_1_cast = zext i3 %p_1"   --->   Operation 20 'zext' 'p_1_cast' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 22 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%add_ln112_1 = add i6 %phi_mul2523_load, i6 11" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 23 'add' 'add_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %phi_mul2523_load, i32 5" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i10 %mul_ln114_1_read" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 25 'trunc' 'trunc_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.28ns)   --->   "%or_ln114 = or i1 %trunc_ln114, i1 %tmp" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 26 'or' 'or_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %mul_ln114_1_read, i32 1, i32 9" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 27 'partselect' 'tmp_124' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_124, i1 %or_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i10 %tmp_s" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 29 'zext' 'zext_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 30 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 31 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 32 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 33 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 34 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 35 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 36 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 37 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 38 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%icmp_ln112_1 = icmp_ult  i3 %p_1, i3 3" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 39 'icmp' 'icmp_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.54ns)   --->   "%add_ln112_2 = add i2 %empty, i2 1" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 40 'add' 'add_ln112_2' <Predicate = (!icmp_ln112)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.17ns)   --->   "%select_ln112 = select i1 %icmp_ln112_1, i2 %empty, i2 %add_ln112_2" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 41 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln115 = add i9 %p_1_cast, i9 259" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 42 'add' 'add_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i9 %add_ln115" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 43 'zext' 'zext_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.14ns)   --->   "%mul_ln115 = mul i19 %zext_ln115, i19 683" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 44 'mul' 'mul_ln115' <Predicate = (!icmp_ln112)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln115, i32 11, i32 18" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 45 'partselect' 'tmp_125' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i8 %tmp_125" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 46 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln115_1 = add i10 %mul_ln114_1_read, i10 %zext_ln115_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 47 'add' 'add_ln115_1' <Predicate = (!icmp_ln112)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i10 %add_ln115_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 48 'zext' 'zext_ln115_2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 49 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 50 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 51 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 52 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 53 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 54 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 55 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 56 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 57 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.73ns)   --->   "%switch_ln114 = switch i2 %trunc_ln102_1_read, void %arrayidx24913.i.case.2.1, i2 0, void %arrayidx24913.i.case.0.1, i2 1, void %arrayidx24913.i.case.1.1" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 58 'switch' 'switch_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.73>
ST_1 : Operation 59 [1/1] (0.73ns)   --->   "%switch_ln114 = switch i2 %select_ln112, void %arrayidx311114.i.case.026.1, i2 0, void %arrayidx311114.i.case.127.1, i2 1, void %arrayidx311114.i.case.228.1" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 59 'switch' 'switch_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1)> <Delay = 0.73>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 60 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 61 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit25.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 62 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 63 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 64 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit25.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 65 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 0)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 66 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 67 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit25.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 68 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 69 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.73ns)   --->   "%switch_ln114 = switch i2 %select_ln112, void %arrayidx311114.i.case.021.1, i2 0, void %arrayidx311114.i.case.122.1, i2 1, void %arrayidx311114.i.case.223.1" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 70 'switch' 'switch_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0)> <Delay = 0.73>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 71 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 72 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit20.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 73 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 74 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 75 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit20.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 76 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 0)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 77 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 78 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit20.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 79 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 80 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.73ns)   --->   "%switch_ln114 = switch i2 %select_ln112, void %arrayidx311114.i.case.031.1, i2 0, void %arrayidx311114.i.case.132.1, i2 1, void %arrayidx311114.i.case.233.1" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 81 'switch' 'switch_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1)> <Delay = 0.73>
ST_1 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 82 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 83 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 83 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit30.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 84 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 1)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 85 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 86 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit30.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 87 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 0)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 88 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 89 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit30.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 90 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 91 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln112 = store i3 %add_ln112, i3 %p" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 92 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln112 = store i6 %add_ln112_1, i6 %phi_mul2523" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 93 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc.i.1" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 94 'br' 'br_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.940ns
The critical path consists of the following:
	'alloca' operation ('p') [15]  (0.000 ns)
	'load' operation ('p') on local variable 'p' [24]  (0.000 ns)
	'add' operation ('add_ln115', src/conv1.cpp:115->src/conv1.cpp:34) [54]  (0.776 ns)
	'mul' operation ('mul_ln115', src/conv1.cpp:115->src/conv1.cpp:34) [56]  (2.140 ns)
	'add' operation ('add_ln115_1', src/conv1.cpp:115->src/conv1.cpp:34) [59]  (0.787 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1', src/conv1.cpp:115->src/conv1.cpp:34) [61]  (0.000 ns)
	'store' operation ('store_ln115', src/conv1.cpp:115->src/conv1.cpp:34) of variable 'right_1_read' on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0' [99]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
