<stg><name>bn_qurelu_fixed.1</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:0  %bias_V_read = call i21 @_ssdm_op_Read.ap_auto.i21(i21 %bias_V)

]]></Node>
<StgValue><ssdm name="bias_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:1  %inc_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %inc_V)

]]></Node>
<StgValue><ssdm name="inc_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:2  %in_V_read = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %in_V)

]]></Node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="29" op_0_bw="17">
<![CDATA[
_ifconv:3  %sext_ln215 = sext i17 %in_V_read to i29

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="29" op_0_bw="12">
<![CDATA[
_ifconv:4  %zext_ln215 = zext i12 %inc_V_read to i29

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:5  %ret_V = mul i29 %zext_ln215, %sext_ln215

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:10  %add_ln1353 = add i21 16384, %bias_V_read

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="30" op_0_bw="29">
<![CDATA[
_ifconv:6  %sext_ln1352 = sext i29 %ret_V to i30

]]></Node>
<StgValue><ssdm name="sext_ln1352"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="30" op_0_bw="21">
<![CDATA[
_ifconv:7  %sext_ln215_81 = sext i21 %bias_V_read to i30

]]></Node>
<StgValue><ssdm name="sext_ln215_81"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:8  %ret_V_131 = add i30 %sext_ln215_81, %sext_ln1352

]]></Node>
<StgValue><ssdm name="ret_V_131"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:9  %icmp_ln895 = icmp sgt i30 %ret_V_131, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="29" op_0_bw="21">
<![CDATA[
_ifconv:11  %sext_ln1353 = sext i21 %add_ln1353 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1353"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:12  %ret_V_130 = add i29 %ret_V, %sext_ln1353

]]></Node>
<StgValue><ssdm name="ret_V_130"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:13  %tmp = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_130, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:14  %icmp_ln895_71 = icmp ne i10 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_71"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15  %trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_130, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:16  %select_ln192 = select i1 %icmp_ln895_71, i4 -1, i4 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln192"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:17  %res_V = select i1 %icmp_ln895, i4 %select_ln192, i4 0

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4">
<![CDATA[
_ifconv:18  ret i4 %res_V

]]></Node>
<StgValue><ssdm name="ret_ln200"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
