 
****************************************
check_design summary:
Version:     G-2012.06-SP5
Date:        Fri Dec 26 00:23:46 2014
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    336
    Feedthrough (LINT-29)                                         336

Cells                                                             163
    Connected to power or ground (LINT-32)                        141
    Nets connected to multiple pins on same cell (LINT-33)         22

Nets                                                               24
    Unloaded nets (LINT-2)                                         24
--------------------------------------------------------------------------------

Warning: In design 'top', net 'bo21[0]' driven by pin 'pe20/b_out[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'bo21[1]' driven by pin 'pe20/b_out[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'bo21[2]' driven by pin 'pe20/b_out[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'bo21[3]' driven by pin 'pe20/b_out[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'bo21[4]' driven by pin 'pe20/b_out[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'bo21[5]' driven by pin 'pe20/b_out[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'bo21[6]' driven by pin 'pe20/b_out[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'bo21[7]' driven by pin 'pe20/b_out[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'go21[0]' driven by pin 'pe20/g_out[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'go21[1]' driven by pin 'pe20/g_out[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'go21[2]' driven by pin 'pe20/g_out[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'go21[3]' driven by pin 'pe20/g_out[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'go21[4]' driven by pin 'pe20/g_out[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'go21[5]' driven by pin 'pe20/g_out[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'go21[6]' driven by pin 'pe20/g_out[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'go21[7]' driven by pin 'pe20/g_out[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'ao21[0]' driven by pin 'pe20/a_out[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'ao21[1]' driven by pin 'pe20/a_out[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'ao21[2]' driven by pin 'pe20/a_out[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'ao21[3]' driven by pin 'pe20/a_out[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'ao21[4]' driven by pin 'pe20/a_out[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'ao21[5]' driven by pin 'pe20/a_out[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'ao21[6]' driven by pin 'pe20/a_out[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'ao21[7]' driven by pin 'pe20/a_out[7]' has no loads. (LINT-2)
Warning: In design 'PE_core_20', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_20', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_0', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_1', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_2', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_3', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_4', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_5', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_6', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_7', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_8', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_9', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_10', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_11', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_12', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_13', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_14', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_15', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_16', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_17', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_18', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'a_in[7]' is connected directly to output port 'a_out[7]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'a_in[6]' is connected directly to output port 'a_out[6]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'a_in[5]' is connected directly to output port 'a_out[5]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'a_in[4]' is connected directly to output port 'a_out[4]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'a_in[3]' is connected directly to output port 'a_out[3]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'a_in[2]' is connected directly to output port 'a_out[2]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'a_in[1]' is connected directly to output port 'a_out[1]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'a_in[0]' is connected directly to output port 'a_out[0]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'g_in[7]' is connected directly to output port 'g_out[7]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'g_in[6]' is connected directly to output port 'g_out[6]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'g_in[5]' is connected directly to output port 'g_out[5]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'g_in[4]' is connected directly to output port 'g_out[4]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'g_in[3]' is connected directly to output port 'g_out[3]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'g_in[2]' is connected directly to output port 'g_out[2]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'g_in[1]' is connected directly to output port 'g_out[1]'. (LINT-29)
Warning: In design 'PE_core_19', input port 'g_in[0]' is connected directly to output port 'g_out[0]'. (LINT-29)
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[0]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in_0' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_2_in[6]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_2_in[5]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_2_in[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_2_in[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_2_in[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_2_in[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'pe0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_2_in[0]' is connected to logic 0. 
Warning: In design 'PE_20', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_20', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_20', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_20', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_20', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_20', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_0', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_0', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_0', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_0', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_0', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_0', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_1', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_1', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_1', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_1', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_1', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_1', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_2', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_2', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_2', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_2', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_2', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_2', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_3', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_3', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_3', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_3', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_3', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_3', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_4', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_4', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_4', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_4', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_4', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_4', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_5', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_5', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_5', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_5', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_5', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_5', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_6', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_6', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_6', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_6', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_6', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_6', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_7', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_7', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_7', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_7', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_7', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_7', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_8', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_8', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_8', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_8', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_8', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_8', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_9', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_9', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_9', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_9', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_9', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_9', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_10', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_10', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_10', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_10', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_10', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_10', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_11', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_11', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_11', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_11', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_11', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_11', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_12', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_12', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_12', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_12', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_12', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_12', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_13', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_13', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_13', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_13', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_13', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_13', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_14', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_14', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_14', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_14', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_14', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_14', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_15', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_15', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_15', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_15', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_15', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_15', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_16', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_16', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_16', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_16', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_16', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_16', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_17', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_17', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_17', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_17', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_17', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_17', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_18', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_18', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_18', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_18', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_18', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_18', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'PE_19', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[6]' is connected to logic 0. 
Warning: In design 'PE_19', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[5]' is connected to logic 0. 
Warning: In design 'PE_19', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[4]' is connected to logic 0. 
Warning: In design 'PE_19', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[3]' is connected to logic 0. 
Warning: In design 'PE_19', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[2]' is connected to logic 0. 
Warning: In design 'PE_19', a pin on submodule 'pe' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't_i_1_in[1]' is connected to logic 0. 
Warning: In design 'top', the same net is connected to more than one pin on submodule 'pe0'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]', 't_i_1_in[0]', 't_i_1_in_0', 't_i_2_in[6]', 't_i_2_in[5]', 't_i_2_in[4]', 't_i_2_in[3]', 't_i_2_in[2]', 't_i_2_in[1]', 't_i_2_in[0]'.
Warning: In design 'PE_20', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_0', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_1', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_2', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_3', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_4', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_5', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_6', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_7', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_8', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_9', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_10', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_11', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_12', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_13', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_14', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_15', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_16', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_17', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_18', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
Warning: In design 'PE_19', the same net is connected to more than one pin on submodule 'pe'. (LINT-33)
   Net '*logic0*' is connected to pins 't_i_1_in[6]', 't_i_1_in[5]'', 't_i_1_in[4]', 't_i_1_in[3]', 't_i_1_in[2]', 't_i_1_in[1]'.
1
