$date
	Sun Oct 23 07:38:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#715518
b110 &
b110 %
1$
b110 !
1"
#715519
0"
#715522
b11 &
b11 %
#715526
b1010 &
b1010 %
#715530
b101 &
b101 %
#715534
b10000 &
b10000 %
#715538
b1000 &
b1000 %
#715542
b100 &
b100 %
#715546
b10 &
b10 %
#715550
b1 &
1#
b1 %
#715554
b0 &
b0 %
0#
0$
#1749885
b10111 !
1"
#1749886
b10111 &
b10111 %
1$
#1749887
0"
#1749890
b1000110 &
b1000110 %
#1749894
b100011 &
b100011 %
#1749898
b1101010 &
b1101010 %
#1749902
b110101 &
b110101 %
#1749906
b10100000 &
b10100000 %
#1749910
b1010000 &
b1010000 %
#1749914
b101000 &
b101000 %
#1749918
b10100 &
b10100 %
#1749922
b1010 &
b1010 %
#1749926
b101 &
b101 %
#1749930
b10000 &
b10000 %
#1749934
b1000 &
b1000 %
#1749938
b100 &
b100 %
#1749942
b10 &
b10 %
#1749946
b1 &
b1 %
1#
#1749950
b0 &
0#
b0 %
0$
#2693256
b10001 !
1"
#2693258
b10001 &
b10001 %
1$
#2693259
0"
#2693262
b110100 &
b110100 %
#2693266
b11010 &
b11010 %
#2693270
b1101 &
b1101 %
#2693274
b101000 &
b101000 %
#2693278
b10100 &
b10100 %
#2693282
b1010 &
b1010 %
#2693286
b101 &
b101 %
#2693290
b10000 &
b10000 %
#2693294
b1000 &
b1000 %
#2693298
b100 &
b100 %
#2693302
b10 &
b10 %
#2693306
b1 &
b1 %
1#
#2693310
b0 &
0#
b0 %
0$
#4500012
