[INF:CM0023] Creating log file ../../build/regression/HierPathSelect/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<70> s<69> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
n<dut2> u<3> t<StringConst> p<7> s<4> l<1:8> el<1:12>
n<> u<4> t<Parameter_port_list> p<7> s<6> l<1:13> el<1:16>
n<> u<5> t<Port> p<6> l<1:18> el<1:18>
n<> u<6> t<List_of_ports> p<7> c<5> l<1:17> el<1:19>
n<> u<7> t<Module_nonansi_header> p<67> c<2> s<37> l<1:1> el<1:20>
n<> u<8> t<Struct_keyword> p<9> l<3:9> el<3:15>
n<> u<9> t<Struct_union> p<28> c<8> s<10> l<3:9> el<3:15>
n<> u<10> t<Packed_keyword> p<28> s<27> l<3:16> el<3:22>
n<> u<11> t<IntVec_TypeLogic> p<22> s<21> l<4:3> el<4:8>
n<5> u<12> t<IntConst> p<13> l<4:10> el<4:11>
n<> u<13> t<Primary_literal> p<14> c<12> l<4:10> el<4:11>
n<> u<14> t<Constant_primary> p<15> c<13> l<4:10> el<4:11>
n<> u<15> t<Constant_expression> p<20> c<14> s<19> l<4:10> el<4:11>
n<0> u<16> t<IntConst> p<17> l<4:12> el<4:13>
n<> u<17> t<Primary_literal> p<18> c<16> l<4:12> el<4:13>
n<> u<18> t<Constant_primary> p<19> c<17> l<4:12> el<4:13>
n<> u<19> t<Constant_expression> p<20> c<18> l<4:12> el<4:13>
n<> u<20> t<Constant_range> p<21> c<15> l<4:10> el<4:13>
n<> u<21> t<Packed_dimension> p<22> c<20> l<4:9> el<4:14>
n<> u<22> t<Data_type> p<23> c<11> l<4:3> el<4:14>
n<> u<23> t<Data_type_or_void> p<27> c<22> s<26> l<4:3> el<4:14>
n<q> u<24> t<StringConst> p<25> l<4:15> el<4:16>
n<> u<25> t<Variable_decl_assignment> p<26> c<24> l<4:15> el<4:16>
n<> u<26> t<List_of_variable_decl_assignments> p<27> c<25> l<4:15> el<4:16>
n<> u<27> t<Struct_union_member> p<28> c<23> l<4:3> el<4:17>
n<> u<28> t<Data_type> p<30> c<9> s<29> l<3:9> el<5:2>
n<struct_typedef> u<29> t<StringConst> p<30> l<5:3> el<5:17>
n<> u<30> t<Type_declaration> p<31> c<28> l<3:1> el<5:18>
n<> u<31> t<Data_declaration> p<32> c<30> l<3:1> el<5:18>
n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<3:1> el<5:18>
n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<3:1> el<5:18>
n<> u<34> t<Module_common_item> p<35> c<33> l<3:1> el<5:18>
n<> u<35> t<Module_or_generate_item> p<36> c<34> l<3:1> el<5:18>
n<> u<36> t<Non_port_module_item> p<37> c<35> l<3:1> el<5:18>
n<> u<37> t<Module_item> p<67> c<36> s<45> l<3:1> el<5:18>
n<struct_typedef> u<38> t<StringConst> p<39> l<6:1> el<6:15>
n<> u<39> t<Interface_identifier> p<43> c<38> s<42> l<6:1> el<6:15>
n<read_buf> u<40> t<StringConst> p<41> l<6:16> el<6:24>
n<> u<41> t<Interface_identifier> p<42> c<40> l<6:16> el<6:24>
n<> u<42> t<List_of_interface_identifiers> p<43> c<41> l<6:16> el<6:24>
n<> u<43> t<Interface_port_declaration> p<44> c<39> l<6:1> el<6:24>
n<> u<44> t<Port_declaration> p<45> c<43> l<6:1> el<6:24>
n<> u<45> t<Module_item> p<67> c<44> s<66> l<6:1> el<6:25>
n<read_buf> u<46> t<StringConst> p<47> l<8:8> el<8:16>
n<> u<47> t<Ps_or_hierarchical_identifier> p<55> c<46> s<54> l<8:8> el<8:16>
n<q> u<48> t<StringConst> p<54> s<53> l<8:17> el<8:18>
n<1> u<49> t<IntConst> p<50> l<8:19> el<8:20>
n<> u<50> t<Primary_literal> p<51> c<49> l<8:19> el<8:20>
n<> u<51> t<Constant_primary> p<52> c<50> l<8:19> el<8:20>
n<> u<52> t<Constant_expression> p<53> c<51> l<8:19> el<8:20>
n<> u<53> t<Constant_bit_select> p<54> c<52> l<8:18> el<8:21>
n<> u<54> t<Constant_select> p<55> c<48> l<8:16> el<8:21>
n<> u<55> t<Net_lvalue> p<60> c<47> s<59> l<8:8> el<8:21>
n<> u<56> t<Number_1Tickb1> p<57> l<8:24> el<8:28>
n<> u<57> t<Primary_literal> p<58> c<56> l<8:24> el<8:28>
n<> u<58> t<Primary> p<59> c<57> l<8:24> el<8:28>
n<> u<59> t<Expression> p<60> c<58> l<8:24> el<8:28>
n<> u<60> t<Net_assignment> p<61> c<55> l<8:8> el<8:28>
n<> u<61> t<List_of_net_assignments> p<62> c<60> l<8:8> el<8:28>
n<> u<62> t<Continuous_assign> p<63> c<61> l<8:1> el<8:29>
n<> u<63> t<Module_common_item> p<64> c<62> l<8:1> el<8:29>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<8:1> el<8:29>
n<> u<65> t<Non_port_module_item> p<66> c<64> l<8:1> el<8:29>
n<> u<66> t<Module_item> p<67> c<65> l<8:1> el<8:29>
n<> u<67> t<Module_declaration> p<68> c<7> l<1:1> el<10:10>
n<> u<68> t<Description> p<69> c<67> l<1:1> el<10:10>
n<> u<69> t<Source_text> p<70> c<68> l<1:1> el<10:10>
n<> u<70> t<Top_level_rule> c<1> l<1:1> el<12:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut2".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut2".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/HierPathSelect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/HierPathSelect/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/HierPathSelect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut2)
|vpiElaborated:1
|vpiName:work@dut2
|uhdmallModules:
\_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
  |vpiParent:
  \_design: (work@dut2)
  |vpiFullName:work@dut2
  |vpiTypedef:
  \_struct_typespec: (struct_typedef), line:3:9, endln:3:15, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
    |vpiName:struct_typedef
    |vpiInstance:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (q), line:4:15, endln:4:16, parent:struct_typedef
      |vpiParent:
      \_struct_typespec: (struct_typedef), line:3:9, endln:3:15, parent:work@dut2
      |vpiName:q
      |vpiTypespec:
      \_logic_typespec: , line:4:3, endln:4:8
        |vpiRange:
        \_range: , line:4:10, endln:4:13, parent:struct_typedef
          |vpiParent:
          \_struct_typespec: (struct_typedef), line:3:9, endln:3:15, parent:work@dut2
          |vpiLeftRange:
          \_constant: , line:4:10, endln:4:11
            |vpiParent:
            \_range: , line:4:10, endln:4:13, parent:struct_typedef
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiParent:
            \_range: , line:4:10, endln:4:13, parent:struct_typedef
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:12, endln:4:13
            |vpiParent:
            \_range: , line:4:10, endln:4:13, parent:struct_typedef
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:4:10, endln:4:13, parent:struct_typedef
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:14
  |vpiParent:
  \_design: (work@dut2)
  |vpiDefName:work@dut2
  |vpiNet:
  \_logic_net: (work@dut2.read_buf), line:6:16, endln:6:24, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
    |vpiName:read_buf
    |vpiFullName:work@dut2.read_buf
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
  |vpiParent:
  \_design: (work@dut2)
  |vpiContAssign:
  \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10, parent:work@dut2
    |vpiRhs:
    \_constant: , line:8:24, endln:8:28
      |vpiParent:
      \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiParent:
      \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (read_buf.q), line:8:8, endln:8:21
      |vpiParent:
      \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
      |vpiParent:
      \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
      |vpiParent:
      \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
      |vpiName:read_buf.q
      |vpiActual:
      \_ref_obj: (read_buf), parent:read_buf.q
        |vpiParent:
        \_hier_path: (read_buf.q), line:8:8, endln:8:21
        |vpiParent:
        \_hier_path: (read_buf.q), line:8:8, endln:8:21
        |vpiParent:
        \_hier_path: (read_buf.q), line:8:8, endln:8:21
        |vpiName:read_buf
      |vpiActual:
      \_bit_select: (work@dut2.read_buf.q.q), line:8:17, endln:8:18, parent:read_buf.q
        |vpiParent:
        \_hier_path: (read_buf.q), line:8:8, endln:8:21
        |vpiParent:
        \_hier_path: (read_buf.q), line:8:8, endln:8:21
        |vpiParent:
        \_hier_path: (read_buf.q), line:8:8, endln:8:21
        |vpiName:q
        |vpiFullName:work@dut2.read_buf.q.q
        |vpiIndex:
        \_constant: , line:8:19, endln:8:20, parent:work@dut2.read_buf.q.q
          |vpiParent:
          \_bit_select: (work@dut2.read_buf.q.q), line:8:17, endln:8:18, parent:read_buf.q
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_bit_select: (work@dut2.read_buf.q.q), line:8:17, endln:8:18, parent:read_buf.q
          |vpiConstType:9
|uhdmtopModules:
\_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10
  |vpiName:work@dut2
  |vpiTypedef:
  \_struct_typespec: (struct_typedef), line:3:9, endln:3:15, parent:work@dut2
  |vpiDefName:work@dut2
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@dut2.read_buf), line:6:16, endln:6:24, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10
    |vpiTypespec:
    \_struct_typespec: (struct_typedef), line:3:9, endln:3:15, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10
    |vpiName:read_buf
    |vpiFullName:work@dut2.read_buf
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:1:1: , endln:10:10
    |vpiRhs:
    \_constant: , line:8:24, endln:8:28
    |vpiLhs:
    \_hier_path: (read_buf.q), line:8:8, endln:8:21
      |vpiParent:
      \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
      |vpiParent:
      \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
      |vpiParent:
      \_cont_assign: , line:8:8, endln:8:28, parent:work@dut2
      |vpiName:read_buf.q
      |vpiActual:
      \_ref_obj: (read_buf), parent:read_buf.q
        |vpiParent:
        \_hier_path: (read_buf.q), line:8:8, endln:8:21
        |vpiParent:
        \_hier_path: (read_buf.q), line:8:8, endln:8:21
        |vpiParent:
        \_hier_path: (read_buf.q), line:8:8, endln:8:21
        |vpiName:read_buf
        |vpiActual:
        \_struct_net: (work@dut2.read_buf), line:6:16, endln:6:24, parent:work@dut2
      |vpiActual:
      \_bit_select: (work@dut2.read_buf.q), line:8:17, endln:8:18, parent:work@dut2.read_buf.q
        |vpiParent:
        \_ref_obj: (work@dut2.read_buf.q), parent:read_buf.q
        |vpiParent:
        \_ref_obj: (work@dut2.read_buf.q), parent:read_buf.q
        |vpiParent:
        \_ref_obj: (work@dut2.read_buf.q), parent:read_buf.q
        |vpiName:q
        |vpiFullName:work@dut2.read_buf.q
        |vpiIndex:
        \_constant: , line:8:19, endln:8:20, parent:work@dut2.read_buf.q.q
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/HierPathSelect/dut.sv | ${SURELOG_DIR}/build/regression/HierPathSelect/roundtrip/dut_000.sv | 2 | 10 | 

