{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 21:18:40 2009 " "Info: Processing started: Mon Aug 31 21:18:40 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ozy11 -c Ozy11 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ozy11 -c Ozy11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Ozy11.v(337) " "Warning (10273): Verilog HDL warning at Ozy11.v(337): extended using \"x\" or \"z\"" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 337 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Ozy11.v(338) " "Warning (10273): Verilog HDL warning at Ozy11.v(338): extended using \"x\" or \"z\"" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 338 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ozy11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Ozy11.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ozy11 " "Info: Found entity 1: Ozy11" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 121 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_enable Ozy11.v(202) " "Warning (10236): Verilog HDL Implicit Net warning at Ozy11.v(202): created implicit net for \"fifo_enable\"" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_MCLK Ozy11.v(202) " "Warning (10236): Verilog HDL Implicit Net warning at Ozy11.v(202): created implicit net for \"CLK_MCLK\"" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rx_fifo_enable Ozy11.v(202) " "Warning (10236): Verilog HDL Implicit Net warning at Ozy11.v(202): created implicit net for \"Rx_fifo_enable\"" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rx_FIFO Ozy11.v(203) " "Warning (10236): Verilog HDL Implicit Net warning at Ozy11.v(203): created implicit net for \"Rx_FIFO\"" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCLK Ozy11.v(212) " "Warning (10236): Verilog HDL Implicit Net warning at Ozy11.v(212): created implicit net for \"BCLK\"" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ozy11 " "Info: Elaborating entity \"Ozy11\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncd_write_used Ozy11.v(218) " "Warning (10036): Verilog HDL or VHDL warning at Ozy11.v(218): object \"syncd_write_used\" assigned a value but never read" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SLEN_2 Ozy11.v(238) " "Warning (10036): Verilog HDL or VHDL warning at Ozy11.v(238): object \"SLEN_2\" assigned a value but never read" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rx_register Ozy11.v(244) " "Warning (10036): Verilog HDL or VHDL warning at Ozy11.v(244): object \"Rx_register\" assigned a value but never read" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_count Ozy11.v(245) " "Warning (10036): Verilog HDL or VHDL warning at Ozy11.v(245): object \"send_count\" assigned a value but never read" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BCLK 0 Ozy11.v(212) " "Warning (10030): Net \"BCLK\" at Ozy11.v(212) has no driver or initial value, using a default initial value '0'" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 212 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DEBUG_LED0 Ozy11.v(139) " "Warning (10034): Output port \"DEBUG_LED0\" at Ozy11.v(139) has no driver" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DEBUG_LED1 Ozy11.v(140) " "Warning (10034): Output port \"DEBUG_LED1\" at Ozy11.v(140) has no driver" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DEBUG_LED2 Ozy11.v(141) " "Warning (10034): Output port \"DEBUG_LED2\" at Ozy11.v(141) has no driver" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DEBUG_LED3 Ozy11.v(142) " "Warning (10034): Output port \"DEBUG_LED3\" at Ozy11.v(142) has no driver" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Rx_fifo.v 1 1 " "Warning: Using design file Rx_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_fifo " "Info: Found entity 1: Rx_fifo" {  } { { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_fifo Rx_fifo:Rx_fifo " "Info: Elaborating entity \"Rx_fifo\" for hierarchy \"Rx_fifo:Rx_fifo\"" {  } { { "Ozy11.v" "Rx_fifo" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\"" {  } { { "Rx_fifo.v" "dcfifo_component" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\"" {  } { { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info: Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mgk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_mgk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mgk1 " "Info: Found entity 1: dcfifo_mgk1" {  } { { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mgk1 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated " "Info: Elaborating entity \"dcfifo_mgk1\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ndb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ndb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ndb " "Info: Found entity 1: a_gray2bin_ndb" {  } { { "db/a_gray2bin_ndb.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_gray2bin_ndb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ndb Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_gray2bin_ndb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ndb\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_gray2bin_ndb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_mgk1.tdf" "rdptr_g_gray2bin" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_r96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r96 " "Info: Found entity 1: a_graycounter_r96" {  } { { "db/a_graycounter_r96.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_r96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r96 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_r96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_r96\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_r96:rdptr_g1p\"" {  } { { "db/dcfifo_mgk1.tdf" "rdptr_g1p" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g2c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g2c " "Info: Found entity 1: a_graycounter_g2c" {  } { { "db/a_graycounter_g2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_g2c.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g2c Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_g2c\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\"" {  } { { "db/dcfifo_mgk1.tdf" "wrptr_g1p" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f2c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_f2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f2c " "Info: Found entity 1: a_graycounter_f2c" {  } { { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f2c Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp " "Info: Elaborating entity \"a_graycounter_f2c\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\"" {  } { { "db/dcfifo_mgk1.tdf" "wrptr_gp" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vpu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpu " "Info: Found entity 1: altsyncram_vpu" {  } { { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vpu Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram " "Info: Elaborating entity \"altsyncram_vpu\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\"" {  } { { "db/dcfifo_mgk1.tdf" "fifo_ram" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aec1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aec1 " "Info: Found entity 1: altsyncram_aec1" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aec1 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5 " "Info: Elaborating entity \"altsyncram_aec1\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\"" {  } { { "db/altsyncram_vpu.tdf" "altsyncram5" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Info: Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|dffpipe_c2e:rdaclr " "Info: Elaborating entity \"dffpipe_c2e\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_mgk1.tdf" "rdaclr" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Info: Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|dffpipe_c09:rs_brp " "Info: Elaborating entity \"dffpipe_c09\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|dffpipe_c09:rs_brp\"" {  } { { "db/dcfifo_mgk1.tdf" "rs_brp" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jv7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jv7 " "Info: Found entity 1: alt_synch_pipe_jv7" {  } { { "db/alt_synch_pipe_jv7.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_jv7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jv7 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_jv7\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\"" {  } { { "db/dcfifo_mgk1.tdf" "rs_dgwp" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Info: Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9 " "Info: Elaborating entity \"dffpipe_d09\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\"" {  } { { "db/alt_synch_pipe_jv7.tdf" "dffpipe9" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_jv7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kv7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kv7 " "Info: Found entity 1: alt_synch_pipe_kv7" {  } { { "db/alt_synch_pipe_kv7.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_kv7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kv7 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_kv7:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_kv7\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_kv7:ws_dgrp\"" {  } { { "db/dcfifo_mgk1.tdf" "ws_dgrp" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Info: Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_kv7:ws_dgrp\|dffpipe_e09:dffpipe12 " "Info: Elaborating entity \"dffpipe_e09\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_kv7:ws_dgrp\|dffpipe_e09:dffpipe12\"" {  } { { "db/alt_synch_pipe_kv7.tdf" "dffpipe12" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_kv7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_836.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_836.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_836 " "Info: Found entity 1: cmpr_836" {  } { { "db/cmpr_836.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_836 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_836\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:rdempty_eq_comp\"" {  } { { "db/dcfifo_mgk1.tdf" "rdempty_eq_comp" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Tx_fifo.v 1 1 " "Warning: Using design file Tx_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_fifo " "Info: Found entity 1: Tx_fifo" {  } { { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_fifo Tx_fifo:Tx_fifo " "Info: Elaborating entity \"Tx_fifo\" for hierarchy \"Tx_fifo:Tx_fifo\"" {  } { { "Ozy11.v" "Tx_fifo" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\"" {  } { { "Tx_fifo.v" "dcfifo_component" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\"" {  } { { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Info: Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_60n1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_60n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_60n1 " "Info: Found entity 1: dcfifo_60n1" {  } { { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_60n1 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated " "Info: Elaborating entity \"dcfifo_60n1\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_mdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_mdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_mdb " "Info: Found entity 1: a_gray2bin_mdb" {  } { { "db/a_gray2bin_mdb.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_gray2bin_mdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_mdb Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_gray2bin_mdb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_mdb\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_gray2bin_mdb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_60n1.tdf" "wrptr_g_gray2bin" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q96 " "Info: Found entity 1: a_graycounter_q96" {  } { { "db/a_graycounter_q96.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_q96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q96 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_q96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_q96\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_q96:rdptr_g1p\"" {  } { { "db/dcfifo_60n1.tdf" "rdptr_g1p" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_hgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_hgc " "Info: Found entity 1: a_graycounter_hgc" {  } { { "db/a_graycounter_hgc.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_hgc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_hgc Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_hgc\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\"" {  } { { "db/dcfifo_60n1.tdf" "wrptr_g1p" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Info: Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_ggc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_ggc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ggc\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_ggc:wrptr_gp\"" {  } { { "db/dcfifo_60n1.tdf" "wrptr_gp" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rr61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rr61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rr61 " "Info: Found entity 1: altsyncram_rr61" {  } { { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rr61 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram " "Info: Elaborating entity \"altsyncram_rr61\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\"" {  } { { "db/dcfifo_60n1.tdf" "fifo_ram" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_72f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72f1 " "Info: Found entity 1: altsyncram_72f1" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72f1 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5 " "Info: Elaborating entity \"altsyncram_72f1\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\"" {  } { { "db/altsyncram_rr61.tdf" "altsyncram5" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ahe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ahe " "Info: Found entity 1: dffpipe_ahe" {  } { { "db/dffpipe_ahe.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_ahe.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ahe Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_ahe:rdaclr " "Info: Elaborating entity \"dffpipe_ahe\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_ahe:rdaclr\"" {  } { { "db/dcfifo_60n1.tdf" "rdaclr" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tdb " "Info: Found entity 1: alt_synch_pipe_tdb" {  } { { "db/alt_synch_pipe_tdb.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_tdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tdb Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_tdb\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\"" {  } { { "db/dcfifo_60n1.tdf" "rs_dgwp" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\|dffpipe_re9:dffpipe9 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\|dffpipe_re9:dffpipe9\"" {  } { { "db/alt_synch_pipe_tdb.tdf" "dffpipe9" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_tdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9d9 " "Info: Found entity 1: dffpipe_9d9" {  } { { "db/dffpipe_9d9.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_9d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9d9 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_9d9:wraclr " "Info: Elaborating entity \"dffpipe_9d9\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_9d9:wraclr\"" {  } { { "db/dcfifo_60n1.tdf" "wraclr" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_qe9:ws_brp " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_qe9:ws_brp\"" {  } { { "db/dcfifo_60n1.tdf" "ws_brp" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Info: Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_60n1.tdf" "ws_dgrp" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Info: Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15 " "Info: Elaborating entity \"dffpipe_se9\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe15" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_736.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_736 " "Info: Found entity 1: cmpr_736" {  } { { "db/cmpr_736.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_736.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_736 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|cmpr_736:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_736\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|cmpr_736:rdempty_eq_comp\"" {  } { { "db/dcfifo_60n1.tdf" "rdempty_eq_comp" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[0\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[0\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 44 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[1\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[1\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 75 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[2\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[2\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 106 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[3\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[3\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 137 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[4\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[4\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 168 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[5\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[5\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 199 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[6\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[6\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 230 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[7\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[7\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 261 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[8\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[8\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 292 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[9\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[9\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 323 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[10\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[10\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 354 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[11\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[11\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 385 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[12\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[12\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 416 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[13\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[13\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 447 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[14\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[14\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 478 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[15\] " "Warning (14320): Synthesized away node \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[15\]\"" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 509 2 0 } } { "db/altsyncram_vpu.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } } { "db/dcfifo_mgk1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_mgk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PKEND VCC " "Warning (13410): Pin \"PKEND\" is stuck at VCC" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[0\] GND " "Warning (13410): Pin \"FIFO_ADR\[0\]\" is stuck at GND" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DEBUG_LED0 GND " "Warning (13410): Pin \"DEBUG_LED0\" is stuck at GND" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DEBUG_LED1 GND " "Warning (13410): Pin \"DEBUG_LED1\" is stuck at GND" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DEBUG_LED2 GND " "Warning (13410): Pin \"DEBUG_LED2\" is stuck at GND" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DEBUG_LED3 GND " "Warning (13410): Pin \"DEBUG_LED3\" is stuck at GND" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 79 " "Info: 79 registers lost all their fanouts during netlist optimizations. The first 79 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[0\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[0\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[1\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[1\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[2\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[2\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[3\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[3\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[4\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[4\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[5\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[5\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[6\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[6\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[7\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[7\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[8\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[8\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[9\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[9\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[10\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[10\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[11\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe17a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[11\] " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[0\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[0\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[0\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[1\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[1\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[1\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[2\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[2\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[2\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[3\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[3\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[3\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[4\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[4\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[4\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[5\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[5\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[5\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[6\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[6\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[6\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[7\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[7\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[7\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[8\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[8\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[8\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[9\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[9\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[9\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[10\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[10\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[10\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[11\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[11\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[11\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[12\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe11a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[12\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|alt_synch_pipe_jv7:rs_dgwp\|dffpipe_d09:dffpipe9\|dffe10a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[12\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|delayed_wrptr_g\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|dffpipe_c2e:rdaclr\|dffe7a\[0\] " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|dffpipe_c2e:rdaclr\|dffe7a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|parity_ff " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa0 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa1 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa2 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa3 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa4 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa5 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa6 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa7 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa8 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa9 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa10 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa11 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa12 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|parity_ff " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera1 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera1\"" {  } { { "db/a_graycounter_f2c.tdf" "countera1" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 39 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera0 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera0\"" {  } { { "db/a_graycounter_f2c.tdf" "countera0" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 34 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera3 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera3\"" {  } { { "db/a_graycounter_f2c.tdf" "countera3" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 49 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera2 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera2\"" {  } { { "db/a_graycounter_f2c.tdf" "countera2" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 44 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera5 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera5\"" {  } { { "db/a_graycounter_f2c.tdf" "countera5" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 59 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera4 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera4\"" {  } { { "db/a_graycounter_f2c.tdf" "countera4" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 54 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera7 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera7\"" {  } { { "db/a_graycounter_f2c.tdf" "countera7" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 69 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera6 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera6\"" {  } { { "db/a_graycounter_f2c.tdf" "countera6" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 64 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera10 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera10\"" {  } { { "db/a_graycounter_f2c.tdf" "countera10" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 84 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera9 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera9\"" {  } { { "db/a_graycounter_f2c.tdf" "countera9" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 79 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera12 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera12\"" {  } { { "db/a_graycounter_f2c.tdf" "countera12" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 94 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera8 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera8\"" {  } { { "db/a_graycounter_f2c.tdf" "countera8" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 74 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera11 " "Info (17048): Logic cell \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|countera11\"" {  } { { "db/a_graycounter_f2c.tdf" "countera11" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 89 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.map.smsg " "Info: Generated suppressed messages file C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a8 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a8\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a9 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a9\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a10 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a10\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a11 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a11\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a12 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a12\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a13 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a13\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a14 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a14\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a15 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a15\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a1 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a1\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a2 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a2\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a3 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a3\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a5 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a5\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a6 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a6\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a7 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a7\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLAGB " "Warning (15610): No output dependent on input pin \"FLAGB\"" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 132 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Info: Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Info: Implemented 92 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 21:18:44 2009 " "Info: Processing ended: Mon Aug 31 21:18:44 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 21:18:45 2009 " "Info: Processing started: Mon Aug 31 21:18:45 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ozy11 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"Ozy11\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a8 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a9 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a10 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a11 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a12 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a13 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a14 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a15 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a1 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a2 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a3 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a5 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a6 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a7 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a8 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a8\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a9 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a9\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a10 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a10\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a11 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a11\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a12 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a12\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a13 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a13\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a14 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a14\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a15 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a15\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a1 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a1\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a2 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a2\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a3 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a3\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a5 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a5\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a6 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a6\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a7 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a7\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 213 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[0\] " "Info: Pin FX2_FD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[0] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[1\] " "Info: Pin FX2_FD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[1] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[2\] " "Info: Pin FX2_FD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[2] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[3\] " "Info: Pin FX2_FD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[3] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[4\] " "Info: Pin FX2_FD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[4] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[5\] " "Info: Pin FX2_FD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[5] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[6\] " "Info: Pin FX2_FD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[6] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[7\] " "Info: Pin FX2_FD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[7] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[8\] " "Info: Pin FX2_FD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[8] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[9\] " "Info: Pin FX2_FD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[9] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[10\] " "Info: Pin FX2_FD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[10] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[11\] " "Info: Pin FX2_FD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[11] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[12\] " "Info: Pin FX2_FD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[12] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[13\] " "Info: Pin FX2_FD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[13] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[14\] " "Info: Pin FX2_FD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[14] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[15\] " "Info: Pin FX2_FD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[15] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAGB " "Info: Pin FLAGB not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FLAGB } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 132 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLWR " "Info: Pin SLWR not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SLWR } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 134 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLWR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLRD " "Info: Pin SLRD not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SLRD } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 135 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLOE " "Info: Pin SLOE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SLOE } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLOE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PKEND " "Info: Pin PKEND not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PKEND } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 137 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PKEND } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_ADR\[0\] " "Info: Pin FIFO_ADR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FIFO_ADR[0] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_ADR\[1\] " "Info: Pin FIFO_ADR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FIFO_ADR[1] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_LED0 " "Info: Pin DEBUG_LED0 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED0 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_LED1 " "Info: Pin DEBUG_LED1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED1 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 140 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_LED2 " "Info: Pin DEBUG_LED2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED2 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 141 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_LED3 " "Info: Pin DEBUG_LED3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED3 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 142 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_PE1 " "Info: Pin FX2_PE1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_PE1 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 146 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_PE1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDO " "Info: Pin TDO not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TDO } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TCK " "Info: Pin TCK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TCK } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 151 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TMS " "Info: Pin TMS not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TMS } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 152 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TMS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDOBACK " "Info: Pin SDOBACK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SDOBACK } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_PE0 " "Info: Pin FX2_PE0 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_PE0 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 145 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_PE0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_PE2 " "Info: Pin FX2_PE2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_PE2 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_PE2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_PE3 " "Info: Pin FX2_PE3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_PE3 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 148 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_PE3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IFCLK " "Info: Pin IFCLK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IFCLK } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAGA " "Info: Pin FLAGA not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FLAGA } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAGC " "Info: Pin FLAGC not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FLAGC } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 133 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IFCLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node IFCLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLRD~reg0 " "Info: Destination node SLRD~reg0" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IFCLK } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLRD~reg0  " "Info: Automatically promoted node SLRD~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLRD~2 " "Info: Destination node SLRD~2" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 135 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLRD " "Info: Destination node SLRD" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SLRD } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 135 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD~reg0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_ahe:rdaclr\|dffe8a\[0\]  " "Info: Automatically promoted node Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_ahe:rdaclr\|dffe8a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ahe.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_ahe.tdf" 33 8 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|dffpipe_ahe:rdaclr|dffe8a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 7 14 16 " "Info: Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 7 input, 14 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 29 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\] register SLOE~reg0 -8.673 ns " "Info: Slack time is -8.673 ns between source register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\]\" and destination register \"SLOE~reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.826 ns + Largest register register " "Info: + Largest register to register requirement is -3.826 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.545 ns   Shortest register " "Info:   Shortest clock path from clock \"IFCLK\" to destination register is 2.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IFCLK 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.000 ns) 0.992 ns IFCLK~clkctrl 2 COMB Unassigned 230 " "Info: 2: + IC(0.138 ns) + CELL(0.000 ns) = 0.992 ns; Loc. = Unassigned; Fanout = 230; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.138 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.545 ns SLOE~reg0 3 REG Unassigned 2 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.545 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IFCLK~clkctrl SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 59.72 % ) " "Info: Total cell delay = 1.520 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.28 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.545 ns   Longest register " "Info:   Longest clock path from clock \"IFCLK\" to destination register is 2.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IFCLK 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.000 ns) 0.992 ns IFCLK~clkctrl 2 COMB Unassigned 230 " "Info: 2: + IC(0.138 ns) + CELL(0.000 ns) = 0.992 ns; Loc. = Unassigned; Fanout = 230; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.138 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.545 ns SLOE~reg0 3 REG Unassigned 2 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.545 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IFCLK~clkctrl SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 59.72 % ) " "Info: Total cell delay = 1.520 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.28 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 7.107 ns   Shortest register " "Info:   Shortest clock path from clock \"IFCLK\" to source register is 7.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IFCLK 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.970 ns) 3.429 ns SLRD~reg0 2 REG Unassigned 3 " "Info: 2: + IC(1.605 ns) + CELL(0.970 ns) = 3.429 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { IFCLK SLRD~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(0.000 ns) 5.554 ns SLRD~reg0clkctrl 3 COMB Unassigned 13 " "Info: 3: + IC(2.125 ns) + CELL(0.000 ns) = 5.554 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 7.107 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\] 4 REG Unassigned 2 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 7.107 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] } "NODE_NAME" } } { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 104 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 35.04 % ) " "Info: Total cell delay = 2.490 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.617 ns ( 64.96 % ) " "Info: Total interconnect delay = 4.617 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 7.107 ns   Longest register " "Info:   Longest clock path from clock \"IFCLK\" to source register is 7.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IFCLK 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.970 ns) 3.429 ns SLRD~reg0 2 REG Unassigned 3 " "Info: 2: + IC(1.605 ns) + CELL(0.970 ns) = 3.429 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { IFCLK SLRD~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(0.000 ns) 5.554 ns SLRD~reg0clkctrl 3 COMB Unassigned 13 " "Info: 3: + IC(2.125 ns) + CELL(0.000 ns) = 5.554 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 7.107 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\] 4 REG Unassigned 2 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 7.107 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] } "NODE_NAME" } } { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 104 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 35.04 % ) " "Info: Total cell delay = 2.490 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.617 ns ( 64.96 % ) " "Info: Total interconnect delay = 4.617 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 104 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.847 ns - Longest register register " "Info: - Longest register to register delay is 4.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] } "NODE_NAME" } } { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 104 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~2 2 COMB Unassigned 1 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 1.692 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~3 3 COMB Unassigned 1 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 1.692 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.503 ns always0~0 4 COMB Unassigned 4 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 2.503 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'always0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 3.621 ns SLOE~1 5 COMB Unassigned 1 " "Info: 5: + IC(0.912 ns) + CELL(0.206 ns) = 3.621 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SLOE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { always0~0 SLOE~1 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 4.739 ns SLOE~2 6 COMB Unassigned 1 " "Info: 6: + IC(0.494 ns) + CELL(0.624 ns) = 4.739 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SLOE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { SLOE~1 SLOE~2 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.847 ns SLOE~reg0 7 REG Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.847 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SLOE~2 SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.974 ns ( 40.73 % ) " "Info: Total cell delay = 1.974 ns ( 40.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.873 ns ( 59.27 % ) " "Info: Total interconnect delay = 2.873 ns ( 59.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 always0~0 SLOE~1 SLOE~2 SLOE~reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 always0~0 SLOE~1 SLOE~2 SLOE~reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.847 ns register register " "Info: Estimated most critical path is register to register delay of 4.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\] 1 REG LAB_X8_Y9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y9; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] } "NODE_NAME" } } { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 104 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~2 2 COMB LAB_X8_Y9 1 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 1.692 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~3 3 COMB LAB_X8_Y9 1 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 1.692 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.503 ns always0~0 4 COMB LAB_X8_Y9 4 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 2.503 ns; Loc. = LAB_X8_Y9; Fanout = 4; COMB Node = 'always0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 3.621 ns SLOE~1 5 COMB LAB_X9_Y9 1 " "Info: 5: + IC(0.912 ns) + CELL(0.206 ns) = 3.621 ns; Loc. = LAB_X9_Y9; Fanout = 1; COMB Node = 'SLOE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { always0~0 SLOE~1 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 4.739 ns SLOE~2 6 COMB LAB_X10_Y9 1 " "Info: 6: + IC(0.494 ns) + CELL(0.624 ns) = 4.739 ns; Loc. = LAB_X10_Y9; Fanout = 1; COMB Node = 'SLOE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { SLOE~1 SLOE~2 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.847 ns SLOE~reg0 7 REG LAB_X10_Y9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.847 ns; Loc. = LAB_X10_Y9; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SLOE~2 SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.974 ns ( 40.73 % ) " "Info: Total cell delay = 1.974 ns ( 40.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.873 ns ( 59.27 % ) " "Info: Total interconnect delay = 2.873 ns ( 59.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 always0~0 SLOE~1 SLOE~2 SLOE~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Warning: Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[0\] 0 " "Info: Pin \"FX2_FD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[1\] 0 " "Info: Pin \"FX2_FD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[2\] 0 " "Info: Pin \"FX2_FD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[3\] 0 " "Info: Pin \"FX2_FD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[4\] 0 " "Info: Pin \"FX2_FD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[5\] 0 " "Info: Pin \"FX2_FD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[6\] 0 " "Info: Pin \"FX2_FD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[7\] 0 " "Info: Pin \"FX2_FD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[8\] 0 " "Info: Pin \"FX2_FD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[9\] 0 " "Info: Pin \"FX2_FD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[10\] 0 " "Info: Pin \"FX2_FD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[11\] 0 " "Info: Pin \"FX2_FD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[12\] 0 " "Info: Pin \"FX2_FD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[13\] 0 " "Info: Pin \"FX2_FD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[14\] 0 " "Info: Pin \"FX2_FD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[15\] 0 " "Info: Pin \"FX2_FD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLWR 0 " "Info: Pin \"SLWR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLRD 0 " "Info: Pin \"SLRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOE 0 " "Info: Pin \"SLOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PKEND 0 " "Info: Pin \"PKEND\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[0\] 0 " "Info: Pin \"FIFO_ADR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[1\] 0 " "Info: Pin \"FIFO_ADR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED0 0 " "Info: Pin \"DEBUG_LED0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED1 0 " "Info: Pin \"DEBUG_LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED2 0 " "Info: Pin \"DEBUG_LED2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED3 0 " "Info: Pin \"DEBUG_LED3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_PE1 0 " "Info: Pin \"FX2_PE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TCK 0 " "Info: Pin \"TCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TMS 0 " "Info: Pin \"TMS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Warning: Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PKEND VCC " "Info: Pin PKEND has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PKEND } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 137 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PKEND } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FIFO_ADR\[0\] GND " "Info: Pin FIFO_ADR\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FIFO_ADR[0] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DEBUG_LED0 GND " "Info: Pin DEBUG_LED0 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED0 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DEBUG_LED1 GND " "Info: Pin DEBUG_LED1 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED1 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 140 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DEBUG_LED2 GND " "Info: Pin DEBUG_LED2 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED2 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 141 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DEBUG_LED3 GND " "Info: Pin DEBUG_LED3 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED3 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 142 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "SLEN " "Info: Following pins have the same output enable: SLEN" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[1] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[3] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[5] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[7] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[9] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[11] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[13] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[15] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[0] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[2] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[4] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[6] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[8] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[10] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[12] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[14] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 21:18:48 2009 " "Info: Processing ended: Mon Aug 31 21:18:48 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 21:18:49 2009 " "Info: Processing started: Mon Aug 31 21:18:49 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 21:18:52 2009 " "Info: Processing ended: Mon Aug 31 21:18:52 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 21:18:53 2009 " "Info: Processing started: Mon Aug 31 21:18:53 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register Tx_read_clock memory Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\] 105.24 MHz 9.502 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 105.24 MHz between source register \"Tx_read_clock\" and destination memory \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\]\" (period= 9.502 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.464 ns + Longest register memory " "Info: + Longest register to memory delay is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tx_read_clock 1 REG LCFF_X13_Y9_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx_read_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.206 ns) 0.952 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|valid_rdreq 2 COMB LCCOMB_X12_Y9_N2 28 " "Info: 2: + IC(0.746 ns) + CELL(0.206 ns) = 0.952 ns; Loc. = LCCOMB_X12_Y9_N2; Fanout = 28; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { Tx_read_clock Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.750 ns) + CELL(0.762 ns) 4.464 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\] 3 MEM M4K_X27_Y10 1 " "Info: 3: + IC(2.750 ns) + CELL(0.762 ns) = 4.464 ns; Loc. = M4K_X27_Y10; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.968 ns ( 21.68 % ) " "Info: Total cell delay = 0.968 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.496 ns ( 78.32 % ) " "Info: Total interconnect delay = 3.496 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { Tx_read_clock Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { Tx_read_clock {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] {} } { 0.000ns 0.746ns 2.750ns } { 0.000ns 0.206ns 0.762ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.063 ns - Smallest " "Info: - Smallest clock skew is 0.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.895 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IFCLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 142 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.815 ns) 2.895 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\] 3 MEM M4K_X27_Y10 1 " "Info: 3: + IC(0.801 ns) + CELL(0.815 ns) = 2.895 ns; Loc. = M4K_X27_Y10; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 67.53 % ) " "Info: Total cell delay = 1.955 ns ( 67.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.940 ns ( 32.47 % ) " "Info: Total interconnect delay = 0.940 ns ( 32.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { IFCLK IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] {} } { 0.000ns 0.000ns 0.139ns 0.801ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.832 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IFCLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 142 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.832 ns Tx_read_clock 3 REG LCFF_X13_Y9_N5 3 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.77 % ) " "Info: Total cell delay = 1.806 ns ( 63.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 36.23 % ) " "Info: Total interconnect delay = 1.026 ns ( 36.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { IFCLK IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] {} } { 0.000ns 0.000ns 0.139ns 0.801ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } } { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { Tx_read_clock Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { Tx_read_clock {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] {} } { 0.000ns 0.746ns 2.750ns } { 0.000ns 0.206ns 0.762ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { IFCLK IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] {} } { 0.000ns 0.000ns 0.139ns 0.801ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SLOE~reg0 FLAGA IFCLK 6.966 ns register " "Info: tsu for register \"SLOE~reg0\" (data pin = \"FLAGA\", clock pin = \"IFCLK\") is 6.966 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.830 ns + Longest pin register " "Info: + Longest pin to register delay is 9.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns FLAGA 1 PIN PIN_35 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 1; PIN Node = 'FLAGA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGA } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.193 ns) + CELL(0.624 ns) 7.802 ns always0~0 2 COMB LCCOMB_X8_Y9_N4 4 " "Info: 2: + IC(6.193 ns) + CELL(0.624 ns) = 7.802 ns; Loc. = LCCOMB_X8_Y9_N4; Fanout = 4; COMB Node = 'always0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.817 ns" { FLAGA always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.366 ns) 8.862 ns SLOE~1 3 COMB LCCOMB_X9_Y9_N2 1 " "Info: 3: + IC(0.694 ns) + CELL(0.366 ns) = 8.862 ns; Loc. = LCCOMB_X9_Y9_N2; Fanout = 1; COMB Node = 'SLOE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { always0~0 SLOE~1 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.206 ns) 9.722 ns SLOE~2 4 COMB LCCOMB_X10_Y9_N0 1 " "Info: 4: + IC(0.654 ns) + CELL(0.206 ns) = 9.722 ns; Loc. = LCCOMB_X10_Y9_N0; Fanout = 1; COMB Node = 'SLOE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { SLOE~1 SLOE~2 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.830 ns SLOE~reg0 5 REG LCFF_X10_Y9_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.830 ns; Loc. = LCFF_X10_Y9_N1; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SLOE~2 SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.289 ns ( 23.29 % ) " "Info: Total cell delay = 2.289 ns ( 23.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.541 ns ( 76.71 % ) " "Info: Total interconnect delay = 7.541 ns ( 76.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.830 ns" { FLAGA always0~0 SLOE~1 SLOE~2 SLOE~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.830 ns" { FLAGA {} FLAGA~combout {} always0~0 {} SLOE~1 {} SLOE~2 {} SLOE~reg0 {} } { 0.000ns 0.000ns 6.193ns 0.694ns 0.654ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.824 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IFCLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 142 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 2.824 ns SLOE~reg0 3 REG LCFF_X10_Y9_N1 2 " "Info: 3: + IC(0.879 ns) + CELL(0.666 ns) = 2.824 ns; Loc. = LCFF_X10_Y9_N1; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { IFCLK~clkctrl SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.95 % ) " "Info: Total cell delay = 1.806 ns ( 63.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 36.05 % ) " "Info: Total interconnect delay = 1.018 ns ( 36.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IFCLK IFCLK~clkctrl SLOE~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLOE~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.879ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.830 ns" { FLAGA always0~0 SLOE~1 SLOE~2 SLOE~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.830 ns" { FLAGA {} FLAGA~combout {} always0~0 {} SLOE~1 {} SLOE~2 {} SLOE~reg0 {} } { 0.000ns 0.000ns 6.193ns 0.694ns 0.654ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IFCLK IFCLK~clkctrl SLOE~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLOE~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.879ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK FX2_FD\[12\] SLEN 9.970 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"FX2_FD\[12\]\" through register \"SLEN\" is 9.970 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.821 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IFCLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 142 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 2.821 ns SLEN 3 REG LCFF_X7_Y9_N23 17 " "Info: 3: + IC(0.876 ns) + CELL(0.666 ns) = 2.821 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 17; REG Node = 'SLEN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { IFCLK~clkctrl SLEN } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.02 % ) " "Info: Total cell delay = 1.806 ns ( 64.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 35.98 % ) " "Info: Total interconnect delay = 1.015 ns ( 35.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLEN {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 237 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.845 ns + Longest register pin " "Info: + Longest register to pin delay is 6.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SLEN 1 REG LCFF_X7_Y9_N23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 17; REG Node = 'SLEN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLEN } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.487 ns) + CELL(3.358 ns) 6.845 ns FX2_FD\[12\] 2 PIN PIN_89 0 " "Info: 2: + IC(3.487 ns) + CELL(3.358 ns) = 6.845 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'FX2_FD\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { SLEN FX2_FD[12] } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.358 ns ( 49.06 % ) " "Info: Total cell delay = 3.358 ns ( 49.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.487 ns ( 50.94 % ) " "Info: Total interconnect delay = 3.487 ns ( 50.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { SLEN FX2_FD[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { SLEN {} FX2_FD[12] {} } { 0.000ns 3.487ns } { 0.000ns 3.358ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLEN {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { SLEN FX2_FD[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { SLEN {} FX2_FD[12] {} } { 0.000ns 3.487ns } { 0.000ns 3.358ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "FX2_PE3 TMS 9.355 ns Longest " "Info: Longest tpd from source pin \"FX2_PE3\" to destination pin \"TMS\" is 9.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns FX2_PE3 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'FX2_PE3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_PE3 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.234 ns) + CELL(3.116 ns) 9.355 ns TMS 2 PIN PIN_6 0 " "Info: 2: + IC(5.234 ns) + CELL(3.116 ns) = 9.355 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'TMS'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.350 ns" { FX2_PE3 TMS } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.121 ns ( 44.05 % ) " "Info: Total cell delay = 4.121 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.234 ns ( 55.95 % ) " "Info: Total interconnect delay = 5.234 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { FX2_PE3 TMS } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { FX2_PE3 {} FX2_PE3~combout {} TMS {} } { 0.000ns 0.000ns 5.234ns } { 0.000ns 1.005ns 3.116ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Tx_read_clock FLAGC IFCLK -5.412 ns register " "Info: th for register \"Tx_read_clock\" (data pin = \"FLAGC\", clock pin = \"IFCLK\") is -5.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.832 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IFCLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 142 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.832 ns Tx_read_clock 3 REG LCFF_X13_Y9_N5 3 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.77 % ) " "Info: Total cell delay = 1.806 ns ( 63.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 36.23 % ) " "Info: Total interconnect delay = 1.026 ns ( 36.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.550 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns FLAGC 1 PIN PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'FLAGC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.228 ns) + CELL(0.650 ns) 7.863 ns Mux0~1 2 COMB LCCOMB_X13_Y9_N10 2 " "Info: 2: + IC(6.228 ns) + CELL(0.650 ns) = 7.863 ns; Loc. = LCCOMB_X13_Y9_N10; Fanout = 2; COMB Node = 'Mux0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { FLAGC Mux0~1 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 8.442 ns Tx_read_clock~3 3 COMB LCCOMB_X13_Y9_N4 1 " "Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 8.442 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 1; COMB Node = 'Tx_read_clock~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Mux0~1 Tx_read_clock~3 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.550 ns Tx_read_clock 4 REG LCFF_X13_Y9_N5 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.550 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Tx_read_clock~3 Tx_read_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 22.80 % ) " "Info: Total cell delay = 1.949 ns ( 22.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.601 ns ( 77.20 % ) " "Info: Total interconnect delay = 6.601 ns ( 77.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.550 ns" { FLAGC Mux0~1 Tx_read_clock~3 Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.550 ns" { FLAGC {} FLAGC~combout {} Mux0~1 {} Tx_read_clock~3 {} Tx_read_clock {} } { 0.000ns 0.000ns 6.228ns 0.373ns 0.000ns } { 0.000ns 0.985ns 0.650ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.550 ns" { FLAGC Mux0~1 Tx_read_clock~3 Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.550 ns" { FLAGC {} FLAGC~combout {} Mux0~1 {} Tx_read_clock~3 {} Tx_read_clock {} } { 0.000ns 0.000ns 6.228ns 0.373ns 0.000ns } { 0.000ns 0.985ns 0.650ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 21:18:54 2009 " "Info: Processing ended: Mon Aug 31 21:18:54 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Info: Quartus II Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
