// Seed: 1271449615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  id_5.id_6(
      1 ^ id_5, 1'b0, id_6
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1 == 1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output tri0 id_0,
    input  wire id_1,
    input  tri1 id_2,
    inout  wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
