
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34+43 (git sha1 d21c464ae, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: simple_formal.v
Parsing formal SystemVerilog input from `simple_formal.v' to AST representation.
Storing AST representation for module `$abstract\simple'.
Storing AST representation for module `$abstract\simple_formal'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\simple_formal'.
Generating RTLIL representation for module `\simple_formal'.

2.2.1. Analyzing design hierarchy..
Top module:  \simple_formal

2.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\simple'.
Generating RTLIL representation for module `\simple'.

2.2.3. Analyzing design hierarchy..
Top module:  \simple_formal
Used module:     \simple

2.2.4. Analyzing design hierarchy..
Top module:  \simple_formal
Used module:     \simple
Removing unused module `$abstract\simple_formal'.
Removing unused module `$abstract\simple'.
Removed 2 unused modules.
Module simple_formal directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\simple_formal.$proc$simple_formal.v:15$3'.

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\simple_formal.$formal$simple_formal.v:15$1_CHECK' from process `\simple_formal.$proc$simple_formal.v:15$3'.
No latch inferred for signal `\simple_formal.$formal$simple_formal.v:15$1_EN' from process `\simple_formal.$proc$simple_formal.v:15$3'.
No latch inferred for signal `\simple_formal.$formal$simple_formal.v:16$2_CHECK' from process `\simple_formal.$proc$simple_formal.v:15$3'.
No latch inferred for signal `\simple_formal.$formal$simple_formal.v:16$2_EN' from process `\simple_formal.$proc$simple_formal.v:15$3'.

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `simple_formal.$proc$simple_formal.v:15$3'.
Cleaned up 0 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple.
Optimizing module simple_formal.

2.4. Executing FUTURE pass.

2.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple.
Optimizing module simple_formal.

2.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple..
Finding unused cells or wires in module \simple_formal..
Removed 0 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

2.7. Executing CHECK pass (checking for obvious problems).
Checking module simple...
Checking module simple_formal...
Found and reported 0 problems.

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple.
Optimizing module simple_formal.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple'.
Finding identical cells in module `\simple_formal'.
Removed a total of 0 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \simple_formal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple.
  Optimizing cells in module \simple_formal.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple'.
Finding identical cells in module `\simple_formal'.
Removed a total of 0 cells.

2.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple..
Finding unused cells or wires in module \simple_formal..

2.8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple.
Optimizing module simple_formal.

2.8.8. Finished OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell simple.$add$simple.v:12$14 ($add).
Removed top 48 bits (of 64) from port B of cell simple_formal.$eq$simple_formal.v:17$10 ($eq).

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple..
Finding unused cells or wires in module \simple_formal..

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple.
Optimizing module simple_formal.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple'.
Finding identical cells in module `\simple_formal'.
Removed a total of 0 cells.

2.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple..
Finding unused cells or wires in module \simple_formal..

2.12.4. Finished fast OPT passes.

2.13. Printing statistics.

=== simple ===

   Number of wires:                  5
   Number of wire bits:            320
   Number of public wires:           3
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $add                            2
     $not                            1

=== simple_formal ===

   Number of wires:                  6
   Number of wire bits:            258
   Number of public wires:           3
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $assert                         1
     $cover                          1
     $eq                             2
     $sub                            1
     simple                          1

=== design hierarchy ===

   simple_formal                     1
     simple                          1

   Number of wires:                 11
   Number of wire bits:            578
   Number of public wires:           6
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                            2
     $assert                         1
     $cover                          1
     $eq                             2
     $not                            1
     $sub                            1

2.14. Executing CHECK pass (checking for obvious problems).
Checking module simple...
Checking module simple_formal...
Found and reported 0 problems.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \simple_formal
Used module:     \simple

3.2. Analyzing design hierarchy..
Top module:  \simple_formal
Used module:     \simple
Removed 0 unused modules.
Module simple_formal directly or indirectly contains formal properties -> setting "keep" attribute.

4. Executing jny backend.

5. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: bcc26ff157, CPU: user 0.02s system 0.00s, MEM: 11.34 MB peak
Yosys 0.34+43 (git sha1 d21c464ae, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 5x opt_expr (0 sec), 22% 2x check (0 sec), ...
