// Seed: 280815276
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input tri1 id_2
);
  assign id_4 = ~id_4;
  assign id_5 = 1;
  parameter id_6 = (1 & 1) | -1;
  module_2 modCall_1 (
      id_4,
      id_6,
      id_4
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input uwire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_4;
  assign module_0.id_4 = 0;
  assign id_3 = !1'b0;
  assign id_3 = 1 ^ id_2;
endmodule
