Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 12 21:20:53 2024
| Host         : MOHIT123 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Receiving_control_sets_placed.rpt
| Design       : Receiving
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              26 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | Data[0]_i_1_n_0      | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | Data[1]_i_1_n_0      | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | Data[2]_i_1_n_0      | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | Data[7]_i_1_n_0      | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | Data[4]_i_1_n_0      | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | Data[5]_i_1_n_0      | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | Data[3]_i_1_n_0      | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | Data[6]_i_1_n_0      | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | is_full1_out         |                  |                1 |              1 |
|  clk_IBUF_BUFG |                      |                  |                1 |              2 |
|  clk_IBUF_BUFG | reg_index[2]_i_1_n_0 | reset_IBUF       |                1 |              3 |
|  clk_IBUF_BUFG | STATE                | reset_IBUF       |                4 |             15 |
+----------------+----------------------+------------------+------------------+----------------+


