
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103325                       # Number of seconds simulated
sim_ticks                                103324733295                       # Number of ticks simulated
final_tick                               632962450605                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137737                       # Simulator instruction rate (inst/s)
host_op_rate                                   173978                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6444569                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893192                       # Number of bytes of host memory used
host_seconds                                 16032.84                       # Real time elapsed on the host
sim_insts                                  2208313328                       # Number of instructions simulated
sim_ops                                    2789357864                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1497216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1971200                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3471232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1076352                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1076352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst            9                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11697                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15400                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27119                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8409                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8409                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14490393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16105                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19077717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                33595364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11149                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16105                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27254                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10417177                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10417177                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10417177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11149                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14490393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16105                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19077717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44012540                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               247781136                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21413298                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17436814                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919906                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8844708                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8137879                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236729                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87240                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193743430                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120516244                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21413298                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10374608                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25471128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5742784                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7336646                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11854192                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1919392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230342738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.632647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.002582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204871610     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725218      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139230      0.93%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310553      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953108      0.85%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106852      0.48%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758271      0.33%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929145      0.84%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12548751      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230342738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086420                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.486382                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191415309                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9703534                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25330244                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108651                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3784996                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650443                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6538                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145447411                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51767                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3784996                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191670861                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6217636                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2347093                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25183873                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1138267                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145232364                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1555                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        420512                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       565616                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        27337                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203227659                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676857395                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676857395                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34776953                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34008                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17928                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3599570                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13980493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7850254                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       292608                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1704985                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144718347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34007                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137410947                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83440                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20220487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41342849                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1847                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230342738                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596550                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301102                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172316807     74.81%     74.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24482073     10.63%     85.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12380732      5.37%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7991246      3.47%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6569405      2.85%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2582781      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3188085      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779235      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52374      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230342738                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961816     75.30%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146477     11.47%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168941     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113924267     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015760      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13650459      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804381      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137410947                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.554566                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277234                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009295                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506525306                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164973535                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133592508                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138688181                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       150907                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1828893                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          696                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140688                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          552                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3784996                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5502255                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       280437                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144752354                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13980493                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7850254                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17927                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        216813                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12580                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          696                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066607                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2216100                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134821483                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13517768                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589464                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321539                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242159                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803771                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.544115                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133595022                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133592508                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79376074                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213661608                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.539155                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371504                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22295335                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1944158                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226557742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.393782                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176767915     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23328881     10.30%     88.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10837104      4.78%     93.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4821253      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655337      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544548      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534579      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097047      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971078      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226557742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971078                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368348362                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293308440                       # The number of ROB writes
system.switch_cpus0.timesIdled                2865642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17438398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.477811                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.477811                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.403582                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.403582                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609590515                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184082242                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138155555                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               247781136                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22643194                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18349405                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2073268                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8983396                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8527111                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2541369                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93538                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191284117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125924183                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22643194                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11068480                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27586645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6377754                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4091465                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11971632                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2072751                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227219730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.681046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.054280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199633085     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2572401      1.13%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2023966      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4744995      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1023005      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1590694      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1219260      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          767930      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13644394      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227219730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091384                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.508207                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189171738                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6266540                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27476114                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        91392                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4213942                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3897941                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44134                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154441123                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81760                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4213942                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189693668                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1589859                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3232217                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27014196                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1475844                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154296670                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        20494                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        283180                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       554414                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       182868                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    217030907                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720053914                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720053914                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176075184                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40955718                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39085                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22023                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4875580                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15010942                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7458749                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       137938                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1657538                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153180716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39070                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143791332                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       146784                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25754063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53728242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4958                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227219730                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632829                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165250732     72.73%     72.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26546382     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12873105      5.67%     90.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8614648      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7965823      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2679380      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2765355      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       391966      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       132339      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227219730                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         412981     58.85%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        144807     20.64%     79.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143937     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120762301     83.98%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2178165      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17056      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13436699      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7397111      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143791332                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.580316                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             701725                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004880                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    515650903                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178974345                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140093980                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144493057                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       359225                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3423087                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1036                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          496                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       211543                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4213942                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1026205                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98384                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153219788                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53821                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15010942                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7458749                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22014                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          496                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1124098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178834                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2302932                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141168104                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12971682                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2623228                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20367428                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20007201                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7395746                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569729                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140095070                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140093980                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82971804                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229109886                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.565394                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362149                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103150800                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126678989                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26541911                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34112                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2076416                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223005788                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568052                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372765                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169815334     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25033536     11.23%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10927560      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6207673      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4498595      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1764213      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1367251      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       984645      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2406981      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223005788                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103150800                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126678989                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18835058                       # Number of memory references committed
system.switch_cpus1.commit.loads             11587852                       # Number of loads committed
system.switch_cpus1.commit.membars              17056                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18201195                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114142465                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2578960                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2406981                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           373819707                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310655871                       # The number of ROB writes
system.switch_cpus1.timesIdled                3094140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20561406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103150800                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126678989                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103150800                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.402125                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.402125                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416298                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416298                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       635849058                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195090603                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142614041                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34112                       # number of misc regfile writes
system.l2.replacements                          27119                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1691691                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59887                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.248050                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2235.215186                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.293188                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5145.383324                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.204011                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5357.375992                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          11734.601948                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8277.926350                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.068213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000223                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.157025                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000311                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.163494                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.358112                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.252622                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        84898                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        60281                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  145179                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            49805                       # number of Writeback hits
system.l2.Writeback_hits::total                 49805                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        84898                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        60281                       # number of demand (read+write) hits
system.l2.demand_hits::total                   145179                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        84898                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        60281                       # number of overall hits
system.l2.overall_hits::total                  145179                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst            9                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11697                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15400                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27119                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11697                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15400                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27119                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11697                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15400                       # number of overall misses
system.l2.overall_misses::total                 27119                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1294186                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1929371367                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1992879                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2532511136                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4465169568                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1294186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1929371367                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1992879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2532511136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4465169568                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1294186                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1929371367                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1992879                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2532511136                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4465169568                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        75681                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              172298                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        49805                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             49805                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        75681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               172298                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        75681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              172298                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.121093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.203486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.157396                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.121093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.203486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157396                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.121093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.203486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157396                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 143798.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164945.829443                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153298.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164448.775065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164650.966776                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 143798.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164945.829443                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153298.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164448.775065                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164650.966776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 143798.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164945.829443                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153298.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164448.775065                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164650.966776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8409                       # number of writebacks
system.l2.writebacks::total                      8409                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11697                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15400                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27119                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27119                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       768763                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1248062818                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1233612                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1635231850                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2885297043                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       768763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1248062818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1233612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1635231850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2885297043                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       768763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1248062818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1233612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1635231850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2885297043                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.121093                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.203486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.157396                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.121093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.203486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157396                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.121093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.203486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157396                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85418.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106699.394546                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94893.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106183.886364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106393.932040                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 85418.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106699.394546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94893.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106183.886364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106393.932040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 85418.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106699.394546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94893.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106183.886364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106393.932040                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               545.997611                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011861832                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   546                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1853226.798535                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     8.997611                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.014419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.874996                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11854182                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11854182                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11854182                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11854182                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11854182                       # number of overall hits
system.cpu0.icache.overall_hits::total       11854182                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1558742                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1558742                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1558742                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1558742                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1558742                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1558742                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11854192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11854192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11854192                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11854192                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11854192                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11854192                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155874.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155874.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155874.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155874.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155874.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155874.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst            9                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst            9                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1368886                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1368886                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1368886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1368886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1368886                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1368886                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 152098.444444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 152098.444444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 152098.444444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 152098.444444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 152098.444444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 152098.444444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96595                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191000649                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96851                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1972.108176                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.593825                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.406175                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916382                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083618                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10415401                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10415401                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677241                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677241                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17434                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17434                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18092642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18092642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18092642                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18092642                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398893                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398893                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           71                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398964                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398964                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398964                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398964                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  35574280756                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  35574280756                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5386472                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5386472                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  35579667228                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  35579667228                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  35579667228                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  35579667228                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10814294                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10814294                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491606                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491606                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491606                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491606                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036886                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036886                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021575                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021575                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021575                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021575                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 89182.514499                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89182.514499                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75865.802817                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75865.802817                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 89180.144645                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89180.144645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 89180.144645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89180.144645                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26476                       # number of writebacks
system.cpu0.dcache.writebacks::total            26476                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302298                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302298                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302369                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302369                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96595                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96595                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96595                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96595                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7713679008                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7713679008                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7713679008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7713679008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7713679008                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7713679008                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005224                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005224                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005224                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005224                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79855.882892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79855.882892                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 79855.882892                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79855.882892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 79855.882892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79855.882892                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997094                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017141767                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071571.826884                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997094                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11971618                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11971618                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11971618                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11971618                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11971618                       # number of overall hits
system.cpu1.icache.overall_hits::total       11971618                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2423288                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2423288                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2423288                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2423288                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2423288                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2423288                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11971632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11971632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11971632                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11971632                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11971632                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11971632                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       173092                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       173092                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       173092                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       173092                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       173092                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       173092                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2101179                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2101179                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2101179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2101179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2101179                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2101179                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161629.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161629.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161629.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161629.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161629.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161629.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75681                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180795239                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 75937                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2380.858330                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.226963                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.773037                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903230                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096770                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9721507                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9721507                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7213094                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7213094                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21713                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21713                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17056                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17056                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16934601                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16934601                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16934601                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16934601                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181141                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181141                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181141                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181141                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181141                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181141                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18326386925                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18326386925                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18326386925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18326386925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18326386925                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18326386925                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9902648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9902648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7213094                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7213094                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17056                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17056                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17115742                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17115742                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17115742                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17115742                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018292                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018292                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010583                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010583                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 101171.942989                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101171.942989                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 101171.942989                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101171.942989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 101171.942989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101171.942989                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23329                       # number of writebacks
system.cpu1.dcache.writebacks::total            23329                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105460                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105460                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105460                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75681                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75681                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75681                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75681                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75681                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75681                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6640522745                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6640522745                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6640522745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6640522745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6640522745                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6640522745                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004422                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004422                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87743.591456                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87743.591456                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87743.591456                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87743.591456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87743.591456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87743.591456                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
