module mux2to1 (input [31:0] pc1, pc2, pc,
                input flush1, flush2,
                output reg [31:0] pc_out);
//assign pc_out= ((flush==1'b1) && !((pc[6:2]==5'b11011) || (pc[6:2]==5'b11001)))? pc1: pc2;
always @(pc, flush1, flush2) begin
  if (flush1) begin
   if ((pc[6:2]==5'b11011) || (pc[6:2]==5'b11001))
     pc_out= pc1+8;
   else
     pc_out=pc1;
 end
 else if (flush1 && flush2)
  pc_out= pc1;
  else
    pc_out =pc2;
end    
endmodule
              