{"MC1": "Core1",
"IntRF1": "BranTB1",
"Itlb1": "IntFERAT1",
"ICache1": "DataC1",
"ROB2": "FPInstWin1",
"BrP1": "LdStrU1",
"L2_1": "ExeU1",
"StQ1": "StrQ1",
"Dtlb1": "RnameU1",
"FlpIW2": "FPUs1",
"FL1": "InstBuff1",
"ROB1": "L1LoclPre1",
"LdQ1": "MemManU1",
"FlpIW1": "Chsr1",
"IntRF2": "FPRF1",
"InstBuf1": "FPFreeLst1",
"IntRAT1": "RAS1",
"NoC1": "Dtlb1",
"FlpRF2": "InstWin1",
"ALU1": "InstCac1",
"IntIW1": "L2LoclPre1",
"BTB1": "FreeLst1",
"InstDec1": "FPFERAT1",
"IntRAT2": "CplxALUs1",
"FPU1": "InstFU1",
"CplALU1": "BranPre1",
"FL2": "ResBrdBus1",
"IntIW2": "IntALUs1",
"FlpRAT1": "InstDcdr1",
"FlpRF1": "GlobPre1",
"ALU2": "IntRF1",
"DCache1": "Itlb1",
"CplALU2": "InstSched1",
"FPU2": "RegFls1"}
