<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='ternary_adder.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: ternary_adder
    <br/>
    Created: Apr  3, 2013
    <br/>
    Updated: Jan 14, 2015
    <br/>
    SVN Updated: Apr  5, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: Others
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This IP core provides resource efficient ternary adders, i.e., adders with three inputs performing s = x + y + z, for the Altera and Xilinx platforms.
     <br/>
     Resource efficient means that they need exactly the same resources on modern FPGAs as two-input adders, but are slightly slower.
     <br/>
     A complete description can be found in the ternary adder documentation:
     
      http://opencores.org/usercontent,doc,1365162582
     
     <br/>
     Note that the used method for the Xilinx ternary is patented (US patent no 7,274,211). Hence, only private, research or non-commercial use is allowed with this implementation!
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
