{
  "processor": "K1810VM86",
  "manufacturer": "Angstrem/Kvazar (Soviet Union)",
  "year": 1986,
  "schema_version": "1.0",
  "source": "Soviet IC catalog; Intel iAPX 86/88 User's Manual cross-reference",
  "base_architecture": "i8086",
  "base_timing_reference": "../../intel/i8086/timing/i8086_timing.json",
  "timing_notes": "Soviet clone of Intel 8086. Cycle-identical to original 8086. 16-bit data bus. Used in Soviet IBM PC-compatible systems (EC-1841, Iskra-1030).",
  "instruction_count": 203,
  "instructions": [
    {"mnemonic": "MOV", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register to register"},
    {"mnemonic": "MOV", "operands": "reg, mem", "bytes": 2, "cycles": 12, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Memory to register; 8 + EA"},
    {"mnemonic": "MOV", "operands": "mem, reg", "bytes": 2, "cycles": 13, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Register to memory; 9 + EA"},
    {"mnemonic": "MOV", "operands": "reg, imm", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Immediate to register"},
    {"mnemonic": "MOV", "operands": "mem, imm", "bytes": 3, "cycles": 14, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Immediate to memory; 10 + EA"},
    {"mnemonic": "MOV", "operands": "AL/AX, mem (direct)", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Memory to accumulator"},
    {"mnemonic": "MOV", "operands": "mem (direct), AL/AX", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Accumulator to memory"},
    {"mnemonic": "PUSH", "operands": "reg", "bytes": 1, "cycles": 11, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register"},
    {"mnemonic": "POP", "operands": "reg", "bytes": 1, "cycles": 8, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop register"},
    {"mnemonic": "PUSH", "operands": "seg", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push segment register"},
    {"mnemonic": "POP", "operands": "seg", "bytes": 1, "cycles": 8, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop segment register"},
    {"mnemonic": "XCHG", "operands": "reg, reg", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange registers"},
    {"mnemonic": "XCHG", "operands": "reg, mem", "bytes": 2, "cycles": 21, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Exchange reg with memory; 17 + EA"},
    {"mnemonic": "LEA", "operands": "reg, mem", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load effective address; 2 + EA"},
    {"mnemonic": "ADD", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Add register to register"},
    {"mnemonic": "ADD", "operands": "reg, mem", "bytes": 2, "cycles": 13, "category": "alu", "addressing_mode": "memory", "flags_affected": "ODITSZAPC", "notes": "Add memory to register; 9 + EA"},
    {"mnemonic": "ADD", "operands": "reg, imm", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "ODITSZAPC", "notes": "Add immediate to register"},
    {"mnemonic": "ADC", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Add with carry"},
    {"mnemonic": "SUB", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Subtract"},
    {"mnemonic": "SUB", "operands": "reg, mem", "bytes": 2, "cycles": 13, "category": "alu", "addressing_mode": "memory", "flags_affected": "ODITSZAPC", "notes": "9 + EA"},
    {"mnemonic": "SUB", "operands": "reg, imm", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "ODITSZAPC", "notes": ""},
    {"mnemonic": "SBB", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Subtract with borrow"},
    {"mnemonic": "CMP", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Compare"},
    {"mnemonic": "CMP", "operands": "reg, mem", "bytes": 2, "cycles": 13, "category": "alu", "addressing_mode": "memory", "flags_affected": "ODITSZAPC", "notes": "9 + EA"},
    {"mnemonic": "CMP", "operands": "reg, imm", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "ODITSZAPC", "notes": ""},
    {"mnemonic": "AND", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Logical AND"},
    {"mnemonic": "OR", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Logical OR"},
    {"mnemonic": "XOR", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Logical XOR"},
    {"mnemonic": "NOT", "operands": "reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise NOT"},
    {"mnemonic": "NEG", "operands": "reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Negate (two's complement)"},
    {"mnemonic": "INC", "operands": "reg16", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAP", "notes": "Increment 16-bit register"},
    {"mnemonic": "DEC", "operands": "reg16", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAP", "notes": "Decrement 16-bit register"},
    {"mnemonic": "MUL", "operands": "reg8", "bytes": 2, "cycles": 77, "category": "multiply", "addressing_mode": "register", "flags_affected": "OC", "notes": "Unsigned multiply 8-bit; 70-77 cycles"},
    {"mnemonic": "MUL", "operands": "reg16", "bytes": 2, "cycles": 133, "category": "multiply", "addressing_mode": "register", "flags_affected": "OC", "notes": "Unsigned multiply 16-bit; 118-133 cycles"},
    {"mnemonic": "IMUL", "operands": "reg8", "bytes": 2, "cycles": 98, "category": "multiply", "addressing_mode": "register", "flags_affected": "OC", "notes": "Signed multiply 8-bit; 80-98 cycles"},
    {"mnemonic": "DIV", "operands": "reg8", "bytes": 2, "cycles": 90, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide 8-bit; 80-90 cycles"},
    {"mnemonic": "DIV", "operands": "reg16", "bytes": 2, "cycles": 162, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide 16-bit; 144-162 cycles"},
    {"mnemonic": "IDIV", "operands": "reg8", "bytes": 2, "cycles": 112, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide 8-bit; 101-112 cycles"},
    {"mnemonic": "SHL", "operands": "reg, 1", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Shift left by 1"},
    {"mnemonic": "SHL", "operands": "reg, CL", "bytes": 2, "cycles": 12, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Shift left by CL; 8 + 4*count"},
    {"mnemonic": "SHR", "operands": "reg, 1", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Shift right by 1"},
    {"mnemonic": "JMP", "operands": "near", "bytes": 3, "cycles": 15, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump near"},
    {"mnemonic": "JMP", "operands": "short", "bytes": 2, "cycles": 15, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump short"},
    {"mnemonic": "Jcc", "operands": "short", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional jump; 16 taken, 4 not taken"},
    {"mnemonic": "CALL", "operands": "near", "bytes": 3, "cycles": 19, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call near"},
    {"mnemonic": "RET", "operands": "", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return near"},
    {"mnemonic": "LOOP", "operands": "short", "bytes": 2, "cycles": 17, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Loop; 17 taken, 5 not taken"},
    {"mnemonic": "INT", "operands": "imm8", "bytes": 2, "cycles": 51, "category": "control", "addressing_mode": "immediate", "flags_affected": "TF IF", "notes": "Software interrupt"},
    {"mnemonic": "IRET", "operands": "", "bytes": 1, "cycles": 24, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Interrupt return"},
    {"mnemonic": "MOVSB", "operands": "", "bytes": 1, "cycles": 18, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Move string byte"},
    {"mnemonic": "MOVSW", "operands": "", "bytes": 1, "cycles": 18, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Move string word"},
    {"mnemonic": "CMPSB", "operands": "", "bytes": 1, "cycles": 22, "category": "string", "addressing_mode": "implied", "flags_affected": "ODITSZAPC", "notes": "Compare string byte"},
    {"mnemonic": "STOSB", "operands": "", "bytes": 1, "cycles": 11, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Store string byte"},
    {"mnemonic": "LODSB", "operands": "", "bytes": 1, "cycles": 12, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Load string byte"},
    {"mnemonic": "IN", "operands": "AL, imm8", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Input byte from port"},
    {"mnemonic": "OUT", "operands": "imm8, AL", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Output byte to port"},
    {"mnemonic": "NOP", "operands": "", "bytes": 1, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation (XCHG AX,AX)"},
    {"mnemonic": "CLC", "operands": "", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Clear carry"},
    {"mnemonic": "STC", "operands": "", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Set carry"},
    {"mnemonic": "CLI", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "I", "notes": "Clear interrupt"},
    {"mnemonic": "STI", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "I", "notes": "Set interrupt"},
    {"mnemonic": "CLD", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "D", "notes": "Clear direction"},
    {"mnemonic": "STD", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "D", "notes": "Set direction"},
    {"mnemonic": "HLT", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt"}
  ]
}
