FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Nuvoton NPCM7xx Clock Generator binding
/* bench 8883.4.0 affbe52ad00f */
/* bench 8883.4.1 d22e64f3a1fe */
/* bench 8883.4.2 9a83fc432395 */
 * Copyright (C) 2018 Nuvoton Technologies tali.perry@nuvoton.com
 *
 */

#ifndef __DT_BINDINGS_CLOCK_NPCM7XX_H
#define __DT_BINDINGS_CLOCK_NPCM7XX_H


#define NPCM7XX_CLK_CPU 0
#define NPCM7XX_CLK_GFX_PIXEL 1
#define NPCM7XX_CLK_MC 2
#define NPCM7XX_CLK_ADC 3
/* bench 9904.8.0 f87bc6edc373 */
/* bench 9904.8.1 5c3316ac7e45 */
/* bench 9904.8.2 f842fa8909b9 */
/* bench 9904.8.3 5d7ab3f47f7c */
/* bench 9904.8.4 184300c837b1 */
/* bench 9904.8.5 43a85c73ae2a */
/* bench 9904.8.6 0f75bdf7fa4f */
/* bench 16055.3.0 14f37efe5f31 */
/* bench 16055.3.1 06a758a77377 */
/* bench 16055.3.2 a53cd1282f8a */
/* bench 16055.3.3 08e1a1b93b1b */
/* bench 16055.3.4 a5ac1ba74851 */
/* bench 16055.3.5 04790292b118 */
/* bench 16055.3.6 d7400bf4c26c */
/* bench 16055.3.7 521d38d3c48c */
/* bench 16055.3.8 3f4b86ad6737 */
/* bench 16055.3.9 2d56b8ec81a3 */
/* bench 9904.8.9 289337af43a4 */
/* bench 9904.8.10 7a100a2104f2 */
/* bench 9904.8.11 f568d834cb9f */
#define NPCM7XX_CLK_AHB 4
#define NPCM7XX_CLK_TIMER 5
/* bench 2170.3.0 b43fe2d7bc15 */
/* bench 2170.3.1 000ab8349090 */
/* bench 9776.5.0 f4c37470db6c */
/* bench 9776.5.1 ed4e493b6620 */
/* bench 9776.5.2 4b7ec1a258a8 */
/* bench 9776.5.3 d40da7d21b05 */
/* bench 9776.5.4 f8f50d1e7e0d */
/* bench 9776.5.5 4fa65785349f */
/* bench 9776.5.6 be30e0b766d7 */
/* bench 9776.5.7 4d612d569c34 */
/* bench 9776.5.8 6f2316703d7a */
/* bench 9776.5.9 98faadc4e6d8 */
/* bench 9776.5.10 e354d5e0b05e */
#define NPCM7XX_CLK_UART 6
#define NPCM7XX_CLK_MMC  7
/* bench 24985.5.0 62d70579bf4b */
/* bench 24985.5.1 5f539cc66b8f */
/* bench 24985.5.2 9abc583bb019 */
/* bench 24985.5.3 a6878a870f87 */
/* bench 24985.5.4 5bf2e37673eb */
/* bench 24985.5.5 f571bdf7b5db */
/* bench 24985.5.6 dbf3429f571f */
/* bench 24985.5.7 545bdda23b59 */
/* bench 24985.5.8 2047db9e1cca */
#define NPCM7XX_CLK_SPI3 8
#define NPCM7XX_CLK_PCI  9
#define NPCM7XX_CLK_AXI 10
#define NPCM7XX_CLK_APB4 11
#define NPCM7XX_CLK_APB3 12
#define NPCM7XX_CLK_APB2 13
#define NPCM7XX_CLK_APB1 14
#define NPCM7XX_CLK_APB5 15
#define NPCM7XX_CLK_CLKOUT 16
#define NPCM7XX_CLK_GFX  17
/* bench 15574.2.0 9705feaa646f */
/* bench 15574.2.1 49dbcc23283e */
/* bench 15574.2.2 0f10a0678b7d */
/* bench 15574.2.3 228f29eb6662 */
/* bench 15574.2.4 548e67de5f55 */
/* bench 15574.2.5 39376db85d16 */
#define NPCM7XX_CLK_SDHC 20
#define NPCM7XX_CLK_SPI0 21
#define NPCM7XX_CLK_SPIX 22

#define NPCM7XX_CLK_REFCLK 23
#define NPCM7XX_CLK_SYSBYPCK 24
#define NPCM7XX_CLK_MCBYPCK 25

#define NPCM7XX_NUM_CLOCKS	 (NPCM7XX_CLK_MCBYPCK+1)

#endif
