
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1008.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/genesys2_test/G2_vga/G2_vga.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [F:/vitis2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [F:/vitis2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6157] synthesizing module 'vga_ctrl' [E:/genesys2_test/G2_vga/G2_vga.srcs/sources_1/new/vga_ctrl.v:23]
	Parameter H_DATA_STA bound to: 296 - type: integer 
	Parameter H_DATA_STO bound to: 1320 - type: integer 
	Parameter V_DATA_STA bound to: 25 - type: integer 
	Parameter V_DATA_STO bound to: 625 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/genesys2_test/G2_vga/G2_vga.runs/synth_1/.Xil/Vivado-29676-DESKTOP-3PN6QK7/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [E:/genesys2_test/G2_vga/G2_vga.runs/synth_1/.Xil/Vivado-29676-DESKTOP-3PN6QK7/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_ctrl' (3#1) [E:/genesys2_test/G2_vga/G2_vga.srcs/sources_1/new/vga_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_gen' [E:/genesys2_test/G2_vga/G2_vga.srcs/sources_1/new/data_gen.v:23]
	Parameter BLACK bound to: 15'b000000000000000 
	Parameter RED bound to: 15'b111100000000000 
	Parameter GREEN bound to: 15'b000001100100000 
	Parameter BLUE bound to: 15'b111011111111111 
	Parameter YELLOW bound to: 15'b111111111100000 
	Parameter SKY_BLUE bound to: 15'b000011001111101 
	Parameter PURPLE bound to: 15'b001001110011011 
	Parameter GRAY bound to: 15'b000010000010000 
	Parameter WHITE bound to: 15'b111111111111111 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/genesys2_test/G2_vga/G2_vga.runs/synth_1/.Xil/Vivado-29676-DESKTOP-3PN6QK7/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (4#1) [E:/genesys2_test/G2_vga/G2_vga.runs/synth_1/.Xil/Vivado-29676-DESKTOP-3PN6QK7/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_0' [E:/genesys2_test/G2_vga/G2_vga.srcs/sources_1/new/data_gen.v:99]
INFO: [Synth 8-6155] done synthesizing module 'data_gen' (5#1) [E:/genesys2_test/G2_vga/G2_vga.srcs/sources_1/new/data_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [E:/genesys2_test/G2_vga/G2_vga.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.371 ; gain = 10.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.371 ; gain = 10.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.371 ; gain = 10.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1019.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/genesys2_test/G2_vga/G2_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_vga/PLL'
Finished Parsing XDC File [e:/genesys2_test/G2_vga/G2_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_vga/PLL'
Parsing XDC File [e:/genesys2_test/G2_vga/G2_vga.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_data/u_mem'
Finished Parsing XDC File [e:/genesys2_test/G2_vga/G2_vga.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_data/u_mem'
Parsing XDC File [E:/genesys2_test/G2_vga/G2_vga.srcs/constrs_1/new/G2.xdc]
Finished Parsing XDC File [E:/genesys2_test/G2_vga/G2_vga.srcs/constrs_1/new/G2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/genesys2_test/G2_vga/G2_vga.srcs/constrs_1/new/G2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1135.852 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_data/u_mem' at clock pin 'clka' is different from the actual clock period '19.841', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_vga/PLL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_data/u_mem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_data/u_mem  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |CARRY4      |    10|
|4     |LUT1        |     3|
|5     |LUT2        |    44|
|6     |LUT3        |    19|
|7     |LUT4        |    11|
|8     |LUT5        |    11|
|9     |LUT6        |    42|
|10    |FDCE        |    71|
|11    |FDPE        |    16|
|12    |IBUF        |     1|
|13    |IBUFGDS     |     1|
|14    |OBUF        |    18|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.828 ; gain = 131.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1139.828 ; gain = 10.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.828 ; gain = 131.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1139.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1155.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1155.559 ; gain = 147.062
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/genesys2_test/G2_vga/G2_vga.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 19:30:26 2022...
