#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 13 16:50:48 2021
# Process ID: 13200
# Current directory: D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6984 D:\Projects\fast_inverse_square_root_K_B\fast_invrse_square_root_kb\fast_inverse_square_root\fast_inverse_square_root.xpr
# Log file: D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/vivado.log
# Journal file: D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root'
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 677.945 ; gain = 119.098
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 705.605 ; gain = 12.582
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-311] analyzing module float_2_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 732.719 ; gain = 0.398
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
ERROR: [VRFC 10-1412] syntax error near endmodule [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:214]
ERROR: [VRFC 10-2790] SystemVerilog keyword endmodule used in incorrect context [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:214]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 736.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 736.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 736.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 745.887 ; gain = 0.000
save_wave_config {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
set_property xsim.view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 762.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 762.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 762.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 762.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 762.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 762.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 771.734 ; gain = 3.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 772.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 773.117 ; gain = 1.023
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 783.773 ; gain = 3.000
set_property top float_to_fixed_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
WARNING: Simulation object /fisr_rtl_tb/clock was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/reset was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/start was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/float_in was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/float was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/fixed_out was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/valid_out was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/state was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/conv_start was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/conv_ready was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/count was not found in the design.
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 794.203 ; gain = 5.008
set_property top float_to_fixed [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
WARNING: Simulation object /fisr_rtl_tb/clock was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/reset was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/start was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/float_in was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/float was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/fixed_out was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/valid_out was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/state was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/conv_start was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/conv_ready was not found in the design.
WARNING: Simulation object /fisr_rtl_tb/count was not found in the design.
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 815.480 ; gain = 0.000
save_wave_config {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:106]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 826.586 ; gain = 0.000
set_property top fisr_rtl [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/float2fixed_tb_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 827.086 ; gain = 0.000
set_property top fisr_rtl_tb [get_filesets sim_1]
current_sim simulation_16
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -view {D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 73.102
current_sim simulation_21
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fisr_rtl_tb_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
set_property top float_to_fixed_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top float_to_fixed [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:106]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
set_property top fisr_rtl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_24
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
ERROR: [VRFC 10-1412] syntax error near if [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:110]
ERROR: [VRFC 10-2790] SystemVerilog keyword if used in incorrect context [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:110]
ERROR: [VRFC 10-2865] module 'fisr_rtl' ignored due to previous errors [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
set_property top float_to_fixed_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top fisr_rtl [current_fileset]
update_compile_order -fileset sources_1
set_property top float_to_fixed [current_fileset]
update_compile_order -fileset sources_1
current_sim simulation_27
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:105]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:109]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:112]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:112]
ERROR: [VRFC 10-2989] 'clk' is not declared [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:55]
ERROR: [VRFC 10-2989] 'done' is not declared [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:56]
ERROR: [VRFC 10-2865] module 'float_to_fixed_TB' ignored due to previous errors [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:112]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2939] 'slogic' is an unknown type [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:111]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:111]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:111]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:111]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:111]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:111]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.988 ; gain = 0.000
set_property top fisr_rtl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top fisr_rtl [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_sim simulation_36
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1148.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1148.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1148.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1148.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1148.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.203 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Jun 13 21:51:12 2021] Launched synth_1...
Run output will be captured here: D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1154.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1167.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'state_out' might have multiple concurrent drivers [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1180.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1180.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1180.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1180.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1180.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.555 ; gain = 1.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1186.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1190.996 ; gain = 4.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
ERROR: [VRFC 10-2989] 'magic_number' is not declared [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:90]
ERROR: [VRFC 10-2865] module 'fisr_rtl' ignored due to previous errors [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.555 ; gain = 19.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1213.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1227.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1227.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1230.992 ; gain = 0.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1235.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1239.465 ; gain = 0.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1242.715 ; gain = 0.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1250.367 ; gain = 3.559
set_property top float_to_fixed_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_64
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:111]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1266.301 ; gain = 0.000
set_property top fisr_rtl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1266.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1266.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1268.410 ; gain = 2.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1277.074 ; gain = 8.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1296.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.270 ; gain = 0.000
set_property top float_to_fixed_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_103
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float_to_fixed_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float_to_fixed_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv:111]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_fixed_TB_behav xil_defaultlib.float_to_fixed_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.float_to_fixed_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_fixed_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_to_fixed_TB_behav -key {Behavioral:sim_1:Functional:float_to_fixed_TB} -tclbatch {float_to_fixed_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float_to_fixed_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_to_fixed_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1296.270 ; gain = 0.000
set_property top fisr_rtl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_110
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1318.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1318.176 ; gain = 0.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1320.930 ; gain = 1.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1325.535 ; gain = 4.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.906 ; gain = 0.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.371 ; gain = 0.383
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.488 ; gain = 0.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1340.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1340.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1343.859 ; gain = 0.184
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1353.172 ; gain = 1.152
close [ open D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv w ]
add_files D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr_rtl_tb_behav xil_defaultlib.fisr_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl
Compiling module xil_defaultlib.fisr_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr_rtl_tb} -tclbatch {fisr_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1389.031 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv w ]
add_files -fileset sim_1 D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv
update_compile_order -fileset sim_1
set_property top fisr2_rtl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_behav xil_defaultlib.fisr2_rtl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xsim.dir/fisr2_rtl_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 82.855 ; gain = 1.035
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 13 23:21:39 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_behav -key {Behavioral:sim_1:Functional:fisr2_rtl} -tclbatch {fisr2_rtl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1389.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_behav xil_defaultlib.fisr2_rtl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_behav -key {Behavioral:sim_1:Functional:fisr2_rtl} -tclbatch {fisr2_rtl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.812 ; gain = 0.000
set_property top fisr2_rtl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xsim.dir/fisr2_rtl_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 13 23:23:33 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1413.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1424.289 ; gain = 10.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.289 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.871 ; gain = 4.582
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1433.086 ; gain = 4.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1438.051 ; gain = 4.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1439.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.395 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1443.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1453.613 ; gain = 5.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1453.723 ; gain = 0.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1467.020 ; gain = 10.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1481.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1481.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1481.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1481.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1490.141 ; gain = 5.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1497.039 ; gain = 6.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1498.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.898 ; gain = 2.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1500.926 ; gain = 0.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1504.301 ; gain = 0.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1507.430 ; gain = 0.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1511.785 ; gain = 0.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.914 ; gain = 2.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.973 ; gain = 0.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1522.008 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1522.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1522.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1523.340 ; gain = 0.184
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1525.680 ; gain = 0.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.742 ; gain = 0.066
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1538.660 ; gain = 2.730
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1558.184 ; gain = 19.523
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
ERROR: [VRFC 10-2989] 'FLOAT_TO_FIXED' is not declared [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv:121]
ERROR: [VRFC 10-2865] module 'fisr2_rtl' ignored due to previous errors [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_125
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1559.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1559.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1561.406 ; gain = 1.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:99]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.410 ; gain = 0.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.504 ; gain = 0.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1576.809 ; gain = 12.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1587.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1608.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1608.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1608.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1608.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1608.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:102]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1613.703 ; gain = 5.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:104]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1617.824 ; gain = 4.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:104]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1650.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:104]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:104]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1650.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.055 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:104]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1650.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1650.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.055 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:104]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1650.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.055 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:104]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1650.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1651.957 ; gain = 1.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1651.965 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:104]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1656.043 ; gain = 4.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1656.043 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:104]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1656.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1659.398 ; gain = 3.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.398 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol shift_count_out, assumed default net type wire [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:104]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1659.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1659.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.750 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
ERROR: [VRFC 10-2989] 'int_representation' is not declared [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv:147]
ERROR: [VRFC 10-2865] module 'fisr2_rtl' ignored due to previous errors [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_125
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1672.750 ; gain = 0.000
current_sim simulation_123
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1893.852 ; gain = 221.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1893.852 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 14 03:56:03 2021...
