[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/Escape/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/Escape/top.v".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/Escape/top1.v".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/Escape/top.v".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/Escape/top1.v".

[WRN:PA0205] ${SURELOG_DIR}/tests/Escape/top.v:27:1: No timescale set for "bottom2".

[WRN:PA0205] ${SURELOG_DIR}/tests/Escape/top1.v:2:1: No timescale set for "my_interface".

[WRN:PA0206] ${SURELOG_DIR}/tests/Escape/top.v:27:1: Missing timeunit/timeprecision for "bottom2".

[WRN:PA0206] ${SURELOG_DIR}/tests/Escape/top.v:60:1: Missing timeunit/timeprecision for "bottom3".

[WRN:PA0206] ${SURELOG_DIR}/tests/Escape/top1.v:2:1: Missing timeunit/timeprecision for "my_interface".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/Escape/top.v:17:1: Compile module "work@bottom1".

[INF:CP0303] ${SURELOG_DIR}/tests/Escape/top.v:27:1: Compile module "work@bottom2".

[INF:CP0303] ${SURELOG_DIR}/tests/Escape/top.v:60:1: Compile module "work@bottom3".

[INF:CP0303] ${SURELOG_DIR}/tests/Escape/top1.v:32:1: Compile module "work@middle".

[INF:CP0303] ${SURELOG_DIR}/tests/Escape/top1.v:36:3: Compile module "work@middle::nested".

[INF:CP0304] ${SURELOG_DIR}/tests/Escape/top1.v:2:1: Compile interface "work@my_interface".

[INF:CP0303] ${SURELOG_DIR}/tests/Escape/top.v:2:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:CP0302] ${SURELOG_DIR}/tests/Escape/top.v:8:1: Compile class "work@env".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/Escape/top.v:2:1: Top level module "work@top".

[NTE:EL0503] ${SURELOG_DIR}/tests/Escape/top.v:17:1: Top level module "work@bottom1".

[NTE:EL0503] ${SURELOG_DIR}/tests/Escape/top1.v:32:1: Top level module "work@middle".

[WRN:EL0505] ${SURELOG_DIR}/tests/Escape/top1.v:21:1: Multiply defined module "work@bottom1",
             ${SURELOG_DIR}/tests/Escape/top.v:17:1: previous definition.

[WRN:EL0505] ${SURELOG_DIR}/tests/Escape/top1.v:26:1: Multiply defined module "work@bottom2",
             ${SURELOG_DIR}/tests/Escape/top.v:27:1: previous definition.

[WRN:EL0505] ${SURELOG_DIR}/tests/Escape/top1.v:46:1: Multiply defined module "work@bottom3",
             ${SURELOG_DIR}/tests/Escape/top.v:60:1: previous definition.

[WRN:EL0505] ${SURELOG_DIR}/tests/Escape/top1.v:15:1: Multiply defined module "work@top",
             ${SURELOG_DIR}/tests/Escape/top.v:2:1: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] ${SURELOG_DIR}/tests/Escape/top.v:62:2: Cannot find a module definition for "work@bottom3::ddr".

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 7.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[ERR:CP0328] ${SURELOG_DIR}/tests/Escape/top.v:8:19: Undefined base class "uvm_env" extended by "work@env".

[ERR:CP0317] ${SURELOG_DIR}/tests/Escape/top.v:11:31: Undefined type "uvm_phase".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_select                                             1
class_defn                                            10
class_typespec                                         4
class_var                                              3
clocking_block                                         2
clocking_io_decl                                       4
constant                                              13
cont_assign                                            1
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                          2
function                                              10
gate                                                   2
immediate_assert                                       1
int_typespec                                           9
int_var                                                4
interface_inst                                         3
io_decl                                               12
logic_net                                             27
logic_typespec                                        22
logic_var                                              1
module_inst                                           15
operation                                              3
package                                                2
port                                                  21
prim_term                                              3
range                                                  3
ref_module                                             2
ref_obj                                               71
task                                                   9
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Escape/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 12
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/tests/Escape/builtin.sv | ${SURELOG_DIR}/build/regression/Escape/roundtrip/builtin_000.sv | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/tests/Escape/top.v      | ${SURELOG_DIR}/build/regression/Escape/roundtrip/top_000.v      | 42 | 70 |
[roundtrip]: ${SURELOG_DIR}/tests/Escape/top1.v     | ${SURELOG_DIR}/build/regression/Escape/roundtrip/top1_000.v     | 22 | 39 |