<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>phiOffSet</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>phiOffSet</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>4.11</TargetClockPeriod>
<ClockUncertainty>0.51</ClockUncertainty>
<TargetInitiationInterval>1</TargetInitiationInterval>
<EstimatedClockPeriod>3.59</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>42</Best-caseLatency>
<Average-caseLatency>42</Average-caseLatency>
<Worst-caseLatency>42</Worst-caseLatency>
<PipelineInitiationInterval>15</PipelineInitiationInterval>
<PipelineDepth>43</PipelineDepth>
<PipelineType>function</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<DSP48E>14</DSP48E>
<FF>4073</FF>
<LUT>9276</LUT>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>phiOffSet&lt;ap_int_base&lt;33, true, true&gt;, ap_fixed&lt;19, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>phiOffSet&lt;ap_int_base&lt;33, true, true&gt;, ap_fixed&lt;19, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>phiOffSet&lt;ap_int_base&lt;33, true, true&gt;, ap_fixed&lt;19, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>phiOffSet&lt;ap_int_base&lt;33, true, true&gt;, ap_fixed&lt;19, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>phiOffSet&lt;ap_int_base&lt;33, true, true&gt;, ap_fixed&lt;19, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>phiOffSet&lt;ap_int_base&lt;33, true, true&gt;, ap_fixed&lt;19, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>sector_V</name>
<Object>sector_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>33</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_V</name>
<Object>result_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>19</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_V_ap_vld</name>
<Object>result_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
