#ifndef PANEL_NT37705_H
#define PANEL_NT37705_H
#ifdef CONFIG_MTK_ROUND_CORNER_SUPPORT
#include "../mediatek/mediatek_v2/mtk_corner_pattern/mtk_data_hw_roundedpattern_2k.h"
#endif
#define REGFLAG_CMD				0xFFFA
#define REGFLAG_DELAY			0xFFFC
#define REGFLAG_UDELAY			0xFFFB
#define REGFLAG_END_OF_TABLE	0xFFFD

#define MODE_NUM	4

//#ifdef OPLUS_FEATURE_DISPLAY_ADFR
enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
	FHD_OPLUS120 = 3,
};
//#endif

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

/* ------------------------- timming parameters ------------------------- */
/* --------------- timing@fhd_sdc_60 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc60[] = {
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
						0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Switch to 60Hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 3, {0x44,0x08,0xDF}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60_id02[] = {
	/* INI CODE */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	/* reload control */
	{REGFLAG_CMD, 2, {0xB5,0x05}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 3, {0xB5,0x80,0xE6}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xFB,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x34}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x5F,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x17,0x10}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* TE ON */
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0xDF}},
	/* {REGFLAG_CMD, 3, {0x44,0x00,0x00}}, */
	/* Dimming Setting */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x03,0xFF}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* DSC SETTING 10Bit */
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x0C,0xD2,0x00,0x02,0x51,0x01,0x26,0x00,0x08,0x09,0x75,0x07,0x5F,0x10,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x10}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF5,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xFC,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x09}},
	{REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF6,0x60}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x50}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0xF8,0x00,0xFC}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0x1F,0x06}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xF2,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x5A,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Edge Optimization Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 14, {0xB4,0xC0,0x80,0x80,0x80,0x80,0x50,0x80,0x80,0x80,0x80,0x80,0x50,0x80}},
	/* SPR Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 7, {0xB1,0x08,0x18,0x00,0x18,0x08,0x00}},
	/* R Corner Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0xC0,0x87}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD1,0x21,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x19,0x8D,0x4F}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD1,0x0A,0x22,0x47,0x6B,0x00,0x25,0x49,0x55,0xF0,0xDD,0xDD,0x04,0xC9,0xF0,0xFF,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD2,0x27,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x01,0x53,0xBF}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD2,0x0A,0x22,0x6C,0x90,0x00,0x25,0x49,0x55,0x30,0x23,0xDD,0x00,0x00,0xC0,0x00,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD3,0x2D,0x00,0x04,0xC9,0x05,0x10,0x00,0x00,0x3F,0xFE,0xA7,0x78,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x5D,0x51}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD3,0x18,0x22,0x47,0x6C,0x00,0x4A,0x6E,0x55,0xC0,0xDD,0x24,0x00,0x00,0x30,0xFF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x18,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD4,0x2B,0x00,0x04,0xC9,0x04,0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xEA,0x64,0x5C}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD4,0x19,0x22,0x6D,0x90,0x00,0x4A,0x6E,0x55,0x0F,0x23,0x22,0xFB,0x5A,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x19,0x40,0x40,0x40,0x40,0x40,0x40}},
	/* corsstalk improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
	{REGFLAG_CMD, 2, {0xBF,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xBF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xBF,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 10, {0xBF,0x00,0x20,0x3F,0x59,0x73,0xA0,0xC0,0xE0,0xF0}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4A}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x52}},
	{REGFLAG_CMD, 5, {0xBF,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x56}},
	{REGFLAG_CMD, 4, {0xBF,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 3, {0xBF,0x00,0x10}},
	{REGFLAG_CMD, 2, {0x6F,0x5B}},
	{REGFLAG_CMD, 2, {0xBF,0x28}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 10, {0xBF,0xC0,0x20,0x40,0x60,0x80,0xA0,0xC0,0xC0,0xFF}},
	/* Vref Diming On*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 5, {0xE9,0x58,0x08,0x08,0x28}},

	/* AOD remove black frame */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 6, {0xD2,0x00,0x00,0x00,0x00,0x15}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x88}},
	{REGFLAG_CMD, 11, {0xE4,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x33}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 7, {0xE4,0x80,0x00,0x00,0x10,0x00,0x53}},
	/* AOD improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 8, {0xEC,0x55,0x01,0xAA,0xAA,0xAA,0xAA,0xAA}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x2B}},
	{REGFLAG_CMD, 2, {0xB9,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 11, {0xB9,0x32,0x32,0x32,0x32,0x32,0x23,0x23,0x23,0x23,0x23}},
	{REGFLAG_CMD, 2, {0xE7,0xB2}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xE7,0x26}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 21, {0xE7,0x08,0x08,0x08,0x08,0x08,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x2A}},
	{REGFLAG_CMD, 21, {0xE7,0x0C,0x0C,0x0C,0x0C,0x0C,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* AOD off splash */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x82}},
	/* AOD gamma */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x02}},
	{REGFLAG_CMD, 2, {0xCC,0x30}},
	{REGFLAG_CMD, 2, {0xBF,0x80}},
	{REGFLAG_CMD, 19, {0xB0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB1,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB4,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB6,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB7,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xCC,0x00}},
	/* AOD SEQ Setting */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x10}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 3, {0xBB,0x11,0x11}},

	/* Skip Frame Mode Setting */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1B}},
	{REGFLAG_CMD, 2, {0xBA,0x18}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x3C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 5, {0xBA,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x6C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x7C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x8C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x11,0x11,0x11,0x11,0x11,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0xA4}},
	{REGFLAG_CMD, 2, {0xBA,0xE4}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	/* 360hz multi te */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xB0,0x27}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0xC3,0x22}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x20,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x0B}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x20}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xC4,0x80}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 2, {0xBE,0x04}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},

	/* RA improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x32}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x36}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xB2,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x55}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5D}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x65}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x46}},
	{REGFLAG_CMD, 3, {0xB2,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4D}},
	{REGFLAG_CMD, 3, {0xB2,0x01,0x01}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x07}},
	{REGFLAG_CMD, 2, {0xBB,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60_id03[] = {
	/* INI CODE */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 3, {0xB5,0x80,0xE6}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xFB,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x34}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x5F,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x17,0x10}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* TE ON */
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0xDF}},
	/* {REGFLAG_CMD, 3, {0x44,0x00,0x00}}, */
	/* Dimming Setting */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x03,0xFF}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* DSC SETTING 10Bit */
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x0C,0xD2,0x00,0x02,0x51,0x01,0x26,0x00,0x08,0x09,0x75,0x07,0x5F,0x10,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x10}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF5,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xFC,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x09}},
	{REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF6,0x60}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x50}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0xF8,0x00,0xFC}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0x1F,0x06}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xF2,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x5A,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Switch to 60Hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	/* Edge Optimization Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 14, {0xB4,0xC0,0x80,0x80,0x80,0x80,0x50,0x80,0x80,0x80,0x80,0x80,0x50,0x80}},
	/* SPR Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 7, {0xB1,0x08,0x18,0x00,0x18,0x08,0x00}},
	/* R Corner Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0xC0,0x87}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD1,0x21,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x19,0x8D,0x4F}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD1,0x0A,0x22,0x47,0x6B,0x00,0x25,0x49,0x55,0xF0,0xDD,0xDD,0x04,0xC9,0xF0,0xFF,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD2,0x27,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x01,0x53,0xBF}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD2,0x0A,0x22,0x6C,0x90,0x00,0x25,0x49,0x55,0x30,0x23,0xDD,0x00,0x00,0xC0,0x00,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD3,0x2D,0x00,0x04,0xC9,0x05,0x10,0x00,0x00,0x3F,0xFE,0xA7,0x78,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x5D,0x51}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD3,0x18,0x22,0x47,0x6C,0x00,0x4A,0x6E,0x55,0xC0,0xDD,0x24,0x00,0x00,0x30,0xFF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x18,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD4,0x2B,0x00,0x04,0xC9,0x04,0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xEA,0x64,0x5C}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD4,0x19,0x22,0x6D,0x90,0x00,0x4A,0x6E,0x55,0x0F,0x23,0x22,0xFB,0x5A,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x19,0x40,0x40,0x40,0x40,0x40,0x40}},
	/* corsstalk improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
	{REGFLAG_CMD, 2, {0xBF,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xBF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xBF,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 10, {0xBF,0x00,0x20,0x3F,0x59,0x73,0xA0,0xC0,0xE0,0xF0}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4A}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x52}},
	{REGFLAG_CMD, 5, {0xBF,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x56}},
	{REGFLAG_CMD, 4, {0xBF,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 3, {0xBF,0x00,0x10}},
	{REGFLAG_CMD, 2, {0x6F,0x5B}},
	{REGFLAG_CMD, 2, {0xBF,0x28}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 10, {0xBF,0xC0,0x20,0x40,0x60,0x80,0xA0,0xC0,0xC0,0xFF}},
	/* Vref Diming On*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 5, {0xE9,0x58,0x08,0x08,0x28}},

	/* AOD remove black frame */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 6, {0xD2,0x00,0x00,0x00,0x00,0x15}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x88}},
	{REGFLAG_CMD, 11, {0xE4,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x33}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 7, {0xE4,0x80,0x00,0x00,0x10,0x00,0x53}},
	/* AOD improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 8, {0xEC,0x55,0x01,0xAA,0xAA,0xAA,0xAA,0xAA}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x2B}},
	{REGFLAG_CMD, 2, {0xB9,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 11, {0xB9,0x32,0x32,0x32,0x32,0x32,0x23,0x23,0x23,0x23,0x23}},
	{REGFLAG_CMD, 2, {0xE7,0xB2}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xE7,0x26}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 21, {0xE7,0x08,0x08,0x08,0x08,0x08,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x2A}},
	{REGFLAG_CMD, 21, {0xE7,0x0C,0x0C,0x0C,0x0C,0x0C,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* AOD off splash */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x82}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* --------------- timing@fhd_sdc_90 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc90[] = {
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Switch to 90Hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x11,0x11,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90_id02[] = {
	/* INI CODE */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	/* reload control */
	{REGFLAG_CMD, 2, {0xB5,0x05}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 3, {0xB5,0x80,0xE6}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xFB,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x34}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x5F,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x17,0x10}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	/* TE ON */
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* Dimming Setting */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x03,0xFF}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* DSC SETTING 10Bit */
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x0C,0xD2,0x00,0x02,0x51,0x01,0x26,0x00,0x08,0x09,0x75,0x07,0x5F,0x10,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x10}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF5,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xFC,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x09}},
	{REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF6,0x60}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x50}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0xF8,0x00,0xFC}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0x1F,0x06}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xF2,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x5A,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Edge Optimization Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 14, {0xB4,0xC0,0x80,0x80,0x80,0x80,0x50,0x80,0x80,0x80,0x80,0x80,0x50,0x80}},
	/* SPR Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 7, {0xB1,0x08,0x18,0x00,0x18,0x08,0x00}},
	/* R Corner Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0xC0,0x87}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD1,0x21,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x19,0x8D,0x4F}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD1,0x0A,0x22,0x47,0x6B,0x00,0x25,0x49,0x55,0xF0,0xDD,0xDD,0x04,0xC9,0xF0,0xFF,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD2,0x27,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x01,0x53,0xBF}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD2,0x0A,0x22,0x6C,0x90,0x00,0x25,0x49,0x55,0x30,0x23,0xDD,0x00,0x00,0xC0,0x00,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD3,0x2D,0x00,0x04,0xC9,0x05,0x10,0x00,0x00,0x3F,0xFE,0xA7,0x78,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x5D,0x51}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD3,0x18,0x22,0x47,0x6C,0x00,0x4A,0x6E,0x55,0xC0,0xDD,0x24,0x00,0x00,0x30,0xFF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x18,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD4,0x2B,0x00,0x04,0xC9,0x04,0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xEA,0x64,0x5C}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD4,0x19,0x22,0x6D,0x90,0x00,0x4A,0x6E,0x55,0x0F,0x23,0x22,0xFB,0x5A,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x19,0x40,0x40,0x40,0x40,0x40,0x40}},
	/* corsstalk improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
	{REGFLAG_CMD, 2, {0xBF,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xBF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xBF,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 10, {0xBF,0x00,0x20,0x3F,0x59,0x73,0xA0,0xC0,0xE0,0xF0}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4A}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x52}},
	{REGFLAG_CMD, 5, {0xBF,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x56}},
	{REGFLAG_CMD, 4, {0xBF,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 3, {0xBF,0x00,0x10}},
	{REGFLAG_CMD, 2, {0x6F,0x5B}},
	{REGFLAG_CMD, 2, {0xBF,0x28}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 10, {0xBF,0xC0,0x20,0x40,0x60,0x80,0xA0,0xC0,0xC0,0xFF}},
	/* Vref Diming On*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 5, {0xE9,0x58,0x08,0x08,0x28}},

	/* AOD remove black frame */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 6, {0xD2,0x00,0x00,0x00,0x00,0x15}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x88}},
	{REGFLAG_CMD, 11, {0xE4,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x33}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 7, {0xE4,0x80,0x00,0x00,0x10,0x00,0x53}},
	/* AOD improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 8, {0xEC,0x55,0x01,0xAA,0xAA,0xAA,0xAA,0xAA}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x2B}},
	{REGFLAG_CMD, 2, {0xB9,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 11, {0xB9,0x32,0x32,0x32,0x32,0x32,0x23,0x23,0x23,0x23,0x23}},
	{REGFLAG_CMD, 2, {0xE7,0xB2}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xE7,0x26}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 21, {0xE7,0x08,0x08,0x08,0x08,0x08,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x2A}},
	{REGFLAG_CMD, 21, {0xE7,0x0C,0x0C,0x0C,0x0C,0x0C,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* AOD off splash */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x82}},
	/* AOD gamma */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x02}},
	{REGFLAG_CMD, 2, {0xCC,0x30}},
	{REGFLAG_CMD, 2, {0xBF,0x80}},
	{REGFLAG_CMD, 19, {0xB0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB1,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB4,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB6,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB7,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xCC,0x00}},
	/* AOD SEQ Setting */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x10}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 3, {0xBB,0x11,0x11}},

	/* Skip Frame Mode Setting */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1B}},
	{REGFLAG_CMD, 2, {0xBA,0x18}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x3C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 5, {0xBA,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x6C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x7C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x8C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x11,0x11,0x11,0x11,0x11,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0xA4}},
	{REGFLAG_CMD, 2, {0xBA,0xE4}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x11,0x11,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	/* 360hz multi te */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xB0,0x27}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0xC3,0x22}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x20,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x0B}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x20}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xC4,0x80}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 2, {0xBE,0x04}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},

	/* RA improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x32}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x36}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xB2,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x55}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5D}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x65}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x46}},
	{REGFLAG_CMD, 3, {0xB2,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4D}},
	{REGFLAG_CMD, 3, {0xB2,0x01,0x01}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x07}},
	{REGFLAG_CMD, 2, {0xBB,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90_id03[] = {
	/* INI CODE */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 3, {0xB5,0x80,0xE6}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xFB,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x34}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x5F,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x17,0x10}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	/* TE ON */
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* Dimming Setting */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x03,0xFF}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* DSC SETTING 10Bit */
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x0C,0xD2,0x00,0x02,0x51,0x01,0x26,0x00,0x08,0x09,0x75,0x07,0x5F,0x10,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x10}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF5,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xFC,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x09}},
	{REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF6,0x60}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x50}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0xF8,0x00,0xFC}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0x1F,0x06}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xF2,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x5A,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Switch to 90Hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x11,0x11,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	/* Edge Optimization Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 14, {0xB4,0xC0,0x80,0x80,0x80,0x80,0x50,0x80,0x80,0x80,0x80,0x80,0x50,0x80}},
	/* SPR Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 7, {0xB1,0x08,0x18,0x00,0x18,0x08,0x00}},
	/* R Corner Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0xC0,0x87}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD1,0x21,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x19,0x8D,0x4F}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD1,0x0A,0x22,0x47,0x6B,0x00,0x25,0x49,0x55,0xF0,0xDD,0xDD,0x04,0xC9,0xF0,0xFF,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD2,0x27,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x01,0x53,0xBF}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD2,0x0A,0x22,0x6C,0x90,0x00,0x25,0x49,0x55,0x30,0x23,0xDD,0x00,0x00,0xC0,0x00,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD3,0x2D,0x00,0x04,0xC9,0x05,0x10,0x00,0x00,0x3F,0xFE,0xA7,0x78,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x5D,0x51}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD3,0x18,0x22,0x47,0x6C,0x00,0x4A,0x6E,0x55,0xC0,0xDD,0x24,0x00,0x00,0x30,0xFF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x18,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD4,0x2B,0x00,0x04,0xC9,0x04,0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xEA,0x64,0x5C}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD4,0x19,0x22,0x6D,0x90,0x00,0x4A,0x6E,0x55,0x0F,0x23,0x22,0xFB,0x5A,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x19,0x40,0x40,0x40,0x40,0x40,0x40}},
	/* corsstalk improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
	{REGFLAG_CMD, 2, {0xBF,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xBF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xBF,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 10, {0xBF,0x00,0x20,0x3F,0x59,0x73,0xA0,0xC0,0xE0,0xF0}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4A}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x52}},
	{REGFLAG_CMD, 5, {0xBF,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x56}},
	{REGFLAG_CMD, 4, {0xBF,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 3, {0xBF,0x00,0x10}},
	{REGFLAG_CMD, 2, {0x6F,0x5B}},
	{REGFLAG_CMD, 2, {0xBF,0x28}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 10, {0xBF,0xC0,0x20,0x40,0x60,0x80,0xA0,0xC0,0xC0,0xFF}},
	/* Vref Diming On*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 5, {0xE9,0x58,0x08,0x08,0x28}},

	/* AOD remove black frame */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 6, {0xD2,0x00,0x00,0x00,0x00,0x15}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x88}},
	{REGFLAG_CMD, 11, {0xE4,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x33}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 7, {0xE4,0x80,0x00,0x00,0x10,0x00,0x53}},
	/* AOD improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 8, {0xEC,0x55,0x01,0xAA,0xAA,0xAA,0xAA,0xAA}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x2B}},
	{REGFLAG_CMD, 2, {0xB9,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 11, {0xB9,0x32,0x32,0x32,0x32,0x32,0x23,0x23,0x23,0x23,0x23}},
	{REGFLAG_CMD, 2, {0xE7,0xB2}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xE7,0x26}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 21, {0xE7,0x08,0x08,0x08,0x08,0x08,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x2A}},
	{REGFLAG_CMD, 21, {0xE7,0x0C,0x0C,0x0C,0x0C,0x0C,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* AOD off splash */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x82}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* --------------- timing@fhd_sdc_120 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc120[] = {
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Switch to 120Hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120_id02[] = {
	/* INI CODE */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	/* reload control */
	{REGFLAG_CMD, 2, {0xB5,0x05}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 3, {0xB5,0x80,0xE6}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xFB,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x34}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x5F,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x17,0x10}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* TE ON */
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* Dimming Setting */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x03,0xFF}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* DSC SETTING 10Bit */
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x0C,0xD2,0x00,0x02,0x51,0x01,0x26,0x00,0x08,0x09,0x75,0x07,0x5F,0x10,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x10}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF5,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xFC,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x09}},
	{REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF6,0x60}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x50}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0xF8,0x00,0xFC}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0x1F,0x06}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xF2,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x5A,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Edge Optimization Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 14, {0xB4,0xC0,0x80,0x80,0x80,0x80,0x50,0x80,0x80,0x80,0x80,0x80,0x50,0x80}},
	/* SPR Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 7, {0xB1,0x08,0x18,0x00,0x18,0x08,0x00}},
	/* R Corner Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0xC0,0x87}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD1,0x21,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x19,0x8D,0x4F}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD1,0x0A,0x22,0x47,0x6B,0x00,0x25,0x49,0x55,0xF0,0xDD,0xDD,0x04,0xC9,0xF0,0xFF,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD2,0x27,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x01,0x53,0xBF}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD2,0x0A,0x22,0x6C,0x90,0x00,0x25,0x49,0x55,0x30,0x23,0xDD,0x00,0x00,0xC0,0x00,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD3,0x2D,0x00,0x04,0xC9,0x05,0x10,0x00,0x00,0x3F,0xFE,0xA7,0x78,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x5D,0x51}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD3,0x18,0x22,0x47,0x6C,0x00,0x4A,0x6E,0x55,0xC0,0xDD,0x24,0x00,0x00,0x30,0xFF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x18,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD4,0x2B,0x00,0x04,0xC9,0x04,0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xEA,0x64,0x5C}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD4,0x19,0x22,0x6D,0x90,0x00,0x4A,0x6E,0x55,0x0F,0x23,0x22,0xFB,0x5A,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x19,0x40,0x40,0x40,0x40,0x40,0x40}},
	/* corsstalk improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
	{REGFLAG_CMD, 2, {0xBF,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xBF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xBF,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 10, {0xBF,0x00,0x20,0x3F,0x59,0x73,0xA0,0xC0,0xE0,0xF0}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4A}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x52}},
	{REGFLAG_CMD, 5, {0xBF,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x56}},
	{REGFLAG_CMD, 4, {0xBF,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 3, {0xBF,0x00,0x10}},
	{REGFLAG_CMD, 2, {0x6F,0x5B}},
	{REGFLAG_CMD, 2, {0xBF,0x28}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 10, {0xBF,0xC0,0x20,0x40,0x60,0x80,0xA0,0xC0,0xC0,0xFF}},
	/* Vref Diming On*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 5, {0xE9,0x58,0x08,0x08,0x28}},

	/* AOD remove black frame */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 6, {0xD2,0x00,0x00,0x00,0x00,0x15}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x88}},
	{REGFLAG_CMD, 11, {0xE4,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x33}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 7, {0xE4,0x80,0x00,0x00,0x10,0x00,0x53}},
	/* AOD improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 8, {0xEC,0x55,0x01,0xAA,0xAA,0xAA,0xAA,0xAA}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x2B}},
	{REGFLAG_CMD, 2, {0xB9,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 11, {0xB9,0x32,0x32,0x32,0x32,0x32,0x23,0x23,0x23,0x23,0x23}},
	{REGFLAG_CMD, 2, {0xE7,0xB2}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xE7,0x26}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 21, {0xE7,0x08,0x08,0x08,0x08,0x08,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x2A}},
	{REGFLAG_CMD, 21, {0xE7,0x0C,0x0C,0x0C,0x0C,0x0C,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* AOD off splash */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x82}},
	/* AOD gamma */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x02}},
	{REGFLAG_CMD, 2, {0xCC,0x30}},
	{REGFLAG_CMD, 2, {0xBF,0x80}},
	{REGFLAG_CMD, 19, {0xB0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB1,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB4,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB6,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB7,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xCC,0x00}},
	/* AOD SEQ Setting */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x10}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 3, {0xBB,0x11,0x11}},

	/* Skip Frame Mode Setting */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1B}},
	{REGFLAG_CMD, 2, {0xBA,0x18}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x3C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 5, {0xBA,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x6C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x7C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x8C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x11,0x11,0x11,0x11,0x11,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0xA4}},
	{REGFLAG_CMD, 2, {0xBA,0xE4}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	/* 360hz multi te */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xB0,0x27}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0xC3,0x22}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x20,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x0B}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x20}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xC4,0x80}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 2, {0xBE,0x04}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},

	/* RA improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x32}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x36}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xB2,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x55}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5D}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x65}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x46}},
	{REGFLAG_CMD, 3, {0xB2,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4D}},
	{REGFLAG_CMD, 3, {0xB2,0x01,0x01}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x07}},
	{REGFLAG_CMD, 2, {0xBB,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120_id03[] = {
	/* INI CODE */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 3, {0xB5,0x80,0xE6}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xFB,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x34}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x5F,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x17,0x10}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* TE ON */
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* Dimming Setting */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x03,0xFF}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* DSC SETTING 10Bit */
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x0C,0xD2,0x00,0x02,0x51,0x01,0x26,0x00,0x08,0x09,0x75,0x07,0x5F,0x10,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x10}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF5,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xFC,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x09}},
	{REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF6,0x60}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x50}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0xF8,0x00,0xFC}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0x1F,0x06}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xF2,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x5A,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Switch to 120Hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	/* Edge Optimization Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 14, {0xB4,0xC0,0x80,0x80,0x80,0x80,0x50,0x80,0x80,0x80,0x80,0x80,0x50,0x80}},
	/* SPR Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 7, {0xB1,0x08,0x18,0x00,0x18,0x08,0x00}},
	/* R Corner Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0xC0,0x87}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD1,0x21,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x19,0x8D,0x4F}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD1,0x0A,0x22,0x47,0x6B,0x00,0x25,0x49,0x55,0xF0,0xDD,0xDD,0x04,0xC9,0xF0,0xFF,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD2,0x27,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x01,0x53,0xBF}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD2,0x0A,0x22,0x6C,0x90,0x00,0x25,0x49,0x55,0x30,0x23,0xDD,0x00,0x00,0xC0,0x00,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD3,0x2D,0x00,0x04,0xC9,0x05,0x10,0x00,0x00,0x3F,0xFE,0xA7,0x78,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x5D,0x51}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD3,0x18,0x22,0x47,0x6C,0x00,0x4A,0x6E,0x55,0xC0,0xDD,0x24,0x00,0x00,0x30,0xFF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x18,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD4,0x2B,0x00,0x04,0xC9,0x04,0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xEA,0x64,0x5C}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD4,0x19,0x22,0x6D,0x90,0x00,0x4A,0x6E,0x55,0x0F,0x23,0x22,0xFB,0x5A,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x19,0x40,0x40,0x40,0x40,0x40,0x40}},
	/* corsstalk improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
	{REGFLAG_CMD, 2, {0xBF,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xBF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xBF,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 10, {0xBF,0x00,0x20,0x3F,0x59,0x73,0xA0,0xC0,0xE0,0xF0}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4A}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x52}},
	{REGFLAG_CMD, 5, {0xBF,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x56}},
	{REGFLAG_CMD, 4, {0xBF,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 3, {0xBF,0x00,0x10}},
	{REGFLAG_CMD, 2, {0x6F,0x5B}},
	{REGFLAG_CMD, 2, {0xBF,0x28}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 10, {0xBF,0xC0,0x20,0x40,0x60,0x80,0xA0,0xC0,0xC0,0xFF}},
	/* Vref Diming On*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 5, {0xE9,0x58,0x08,0x08,0x28}},

	/* AOD remove black frame */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 6, {0xD2,0x00,0x00,0x00,0x00,0x15}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x88}},
	{REGFLAG_CMD, 11, {0xE4,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x33}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 7, {0xE4,0x80,0x00,0x00,0x10,0x00,0x53}},
	/* AOD improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 8, {0xEC,0x55,0x01,0xAA,0xAA,0xAA,0xAA,0xAA}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x2B}},
	{REGFLAG_CMD, 2, {0xB9,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 11, {0xB9,0x32,0x32,0x32,0x32,0x32,0x23,0x23,0x23,0x23,0x23}},
	{REGFLAG_CMD, 2, {0xE7,0xB2}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xE7,0x26}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 21, {0xE7,0x08,0x08,0x08,0x08,0x08,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x2A}},
	{REGFLAG_CMD, 21, {0xE7,0x0C,0x0C,0x0C,0x0C,0x0C,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* AOD off splash */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x82}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* --------------- timing@fhd_oplus_120 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_oa120[] = {
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Switch to 120Hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_oa120_id02[] = {
	/* INI CODE */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	/* reload control */
	{REGFLAG_CMD, 2, {0xB5,0x05}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 3, {0xB5,0x80,0xE6}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xFB,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x34}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x5F,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x17,0x10}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* TE ON */
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* Dimming Setting */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x03,0xFF}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* DSC SETTING 10Bit */
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x0C,0xD2,0x00,0x02,0x51,0x01,0x26,0x00,0x08,0x09,0x75,0x07,0x5F,0x10,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x10}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF5,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xFC,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x09}},
	{REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF6,0x60}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x50}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0xF8,0x00,0xFC}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0x1F,0x06}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xF2,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x5A,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Edge Optimization Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 14, {0xB4,0xC0,0x80,0x80,0x80,0x80,0x50,0x80,0x80,0x80,0x80,0x80,0x50,0x80}},
	/* SPR Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 7, {0xB1,0x08,0x18,0x00,0x18,0x08,0x00}},
	/* R Corner Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0xC0,0x87}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD1,0x21,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x19,0x8D,0x4F}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD1,0x0A,0x22,0x47,0x6B,0x00,0x25,0x49,0x55,0xF0,0xDD,0xDD,0x04,0xC9,0xF0,0xFF,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD2,0x27,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x01,0x53,0xBF}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD2,0x0A,0x22,0x6C,0x90,0x00,0x25,0x49,0x55,0x30,0x23,0xDD,0x00,0x00,0xC0,0x00,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD3,0x2D,0x00,0x04,0xC9,0x05,0x10,0x00,0x00,0x3F,0xFE,0xA7,0x78,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x5D,0x51}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD3,0x18,0x22,0x47,0x6C,0x00,0x4A,0x6E,0x55,0xC0,0xDD,0x24,0x00,0x00,0x30,0xFF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x18,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD4,0x2B,0x00,0x04,0xC9,0x04,0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xEA,0x64,0x5C}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD4,0x19,0x22,0x6D,0x90,0x00,0x4A,0x6E,0x55,0x0F,0x23,0x22,0xFB,0x5A,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x19,0x40,0x40,0x40,0x40,0x40,0x40}},
	/* corsstalk improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
	{REGFLAG_CMD, 2, {0xBF,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xBF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xBF,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 10, {0xBF,0x00,0x20,0x3F,0x59,0x73,0xA0,0xC0,0xE0,0xF0}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4A}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x52}},
	{REGFLAG_CMD, 5, {0xBF,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x56}},
	{REGFLAG_CMD, 4, {0xBF,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 3, {0xBF,0x00,0x10}},
	{REGFLAG_CMD, 2, {0x6F,0x5B}},
	{REGFLAG_CMD, 2, {0xBF,0x28}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 10, {0xBF,0xC0,0x20,0x40,0x60,0x80,0xA0,0xC0,0xC0,0xFF}},
	/* Vref Diming On*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 5, {0xE9,0x58,0x08,0x08,0x28}},

	/* AOD remove black frame */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 6, {0xD2,0x00,0x00,0x00,0x00,0x15}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x88}},
	{REGFLAG_CMD, 11, {0xE4,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x33}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 7, {0xE4,0x80,0x00,0x00,0x10,0x00,0x53}},
	/* AOD improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 8, {0xEC,0x55,0x01,0xAA,0xAA,0xAA,0xAA,0xAA}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x2B}},
	{REGFLAG_CMD, 2, {0xB9,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 11, {0xB9,0x32,0x32,0x32,0x32,0x32,0x23,0x23,0x23,0x23,0x23}},
	{REGFLAG_CMD, 2, {0xE7,0xB2}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xE7,0x26}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 21, {0xE7,0x08,0x08,0x08,0x08,0x08,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x2A}},
	{REGFLAG_CMD, 21, {0xE7,0x0C,0x0C,0x0C,0x0C,0x0C,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* AOD off splash */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x82}},
	/* AOD gamma */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x02}},
	{REGFLAG_CMD, 2, {0xCC,0x30}},
	{REGFLAG_CMD, 2, {0xBF,0x80}},
	{REGFLAG_CMD, 19, {0xB0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB1,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB4,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB6,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 5, {0xB7,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xCC,0x00}},
	/* AOD SEQ Setting */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x10}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 5, {0xBB,0x01,0x02,0x02,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 3, {0xBB,0x11,0x11}},

	/* Skip Frame Mode Setting */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1B}},
	{REGFLAG_CMD, 2, {0xBA,0x18}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x3C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x02,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 5, {0xBA,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x6C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x7C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x8C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x11,0x11,0x11,0x11,0x11,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0xA4}},
	{REGFLAG_CMD, 2, {0xBA,0xE4}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	/* 360hz multi te */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xB0,0x27}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0xC3,0x22}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x20,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x0B}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x20}},
	{REGFLAG_CMD, 5, {0xC4,0x13,0x9C,0x13,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 4, {0xC4,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xC4,0x80}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x08}},
	{REGFLAG_CMD, 2, {0xBE,0x04}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},

	/* RA improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x32}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x36}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 5, {0xB2,0x10,0x01,0x10,0x02}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xB2,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x55}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5D}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x65}},
	{REGFLAG_CMD, 5, {0xB2,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x46}},
	{REGFLAG_CMD, 3, {0xB2,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4D}},
	{REGFLAG_CMD, 3, {0xB2,0x01,0x01}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x07}},
	{REGFLAG_CMD, 2, {0xBB,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_oa120_id03[] = {
	/* INI CODE */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 3, {0xB5,0x80,0xE6}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xFB,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x34}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x5F,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 2, {0x17,0x10}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* TE ON */
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* Dimming Setting */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x03,0xFF}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* DSC SETTING 10Bit */
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x0C,0xD2,0x00,0x02,0x51,0x01,0x26,0x00,0x08,0x09,0x75,0x07,0x5F,0x10,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x10}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF5,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xFC,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x09}},
	{REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xF6,0x60}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x50}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0xF8,0x00,0xFC}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0x1F,0x06}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x19}},
	{REGFLAG_CMD, 2, {0xF2,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x5A,0x00}},
	/* OSC Tracking */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xD4,0x0D,0x05,
                        0x4D,0x12,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18,0x03,0xF2,0x12,0x05,0x43,0x18}},
	/* Switch to 120Hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	/* Edge Optimization Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 14, {0xB4,0xC0,0x80,0x80,0x80,0x80,0x50,0x80,0x80,0x80,0x80,0x80,0x50,0x80}},
	/* SPR Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 7, {0xB1,0x08,0x18,0x00,0x18,0x08,0x00}},
	/* R Corner Control */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0xC0,0x87}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD1,0x21,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x19,0x8D,0x4F}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD1,0x0A,0x22,0x47,0x6B,0x00,0x25,0x49,0x55,0xF0,0xDD,0xDD,0x04,0xC9,0xF0,0xFF,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD2,0x27,0x00,0x04,0xC9,0x04,0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0xB1,0x0A,0x00,0x00,0x01,0x53,0xBF}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD2,0x0A,0x22,0x6C,0x90,0x00,0x25,0x49,0x55,0x30,0x23,0xDD,0x00,0x00,0xC0,0x00,0xFF}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD3,0x2D,0x00,0x04,0xC9,0x05,0x10,0x00,0x00,0x3F,0xFE,0xA7,0x78,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x5D,0x51}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD3,0x18,0x22,0x47,0x6C,0x00,0x4A,0x6E,0x55,0xC0,0xDD,0x24,0x00,0x00,0x30,0xFF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x18,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x00}},
	{REGFLAG_CMD, 22, {0xD4,0x2B,0x00,0x04,0xC9,0x04,0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xEA,0x64,0x5C}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 17, {0xD4,0x19,0x22,0x6D,0x90,0x00,0x4A,0x6E,0x55,0x0F,0x23,0x22,0xFB,0x5A,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x25}},
	{REGFLAG_CMD, 17, {0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x19,0x40,0x40,0x40,0x40,0x40,0x40}},
	/* corsstalk improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
	{REGFLAG_CMD, 2, {0xBF,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xBF,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xBF,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 10, {0xBF,0x00,0x20,0x3F,0x59,0x73,0xA0,0xC0,0xE0,0xF0}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x14}},
	{REGFLAG_CMD, 9, {0xBF,0x08,0x08,0x10,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x24}},
	{REGFLAG_CMD, 9, {0xBF,0x20,0x28,0x20,0x10,0x08,0x04,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 12, {0xBF,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x42}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4A}},
	{REGFLAG_CMD, 9, {0xBF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x52}},
	{REGFLAG_CMD, 5, {0xBF,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x56}},
	{REGFLAG_CMD, 4, {0xBF,0x40,0x40,0x40}},
	{REGFLAG_CMD, 2, {0x6F,0x59}},
	{REGFLAG_CMD, 3, {0xBF,0x00,0x10}},
	{REGFLAG_CMD, 2, {0x6F,0x5B}},
	{REGFLAG_CMD, 2, {0xBF,0x28}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 10, {0xBF,0xC0,0x20,0x40,0x60,0x80,0xA0,0xC0,0xC0,0xFF}},
	/* Vref Diming On*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 5, {0xE9,0x58,0x08,0x08,0x28}},

	/* AOD remove black frame */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 6, {0xD2,0x00,0x00,0x00,0x00,0x15}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x88}},
	{REGFLAG_CMD, 11, {0xE4,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x33}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 7, {0xE4,0x80,0x00,0x00,0x10,0x00,0x53}},
	/* AOD improvements */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 8, {0xEC,0x55,0x01,0xAA,0xAA,0xAA,0xAA,0xAA}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x2B}},
	{REGFLAG_CMD, 2, {0xB9,0xA0}},
	{REGFLAG_CMD, 2, {0x6F,0x37}},
	{REGFLAG_CMD, 11, {0xB9,0x32,0x32,0x32,0x32,0x32,0x23,0x23,0x23,0x23,0x23}},
	{REGFLAG_CMD, 2, {0xE7,0xB2}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 2, {0xE7,0x26}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x16}},
	{REGFLAG_CMD, 21, {0xE7,0x08,0x08,0x08,0x08,0x08,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x2A}},
	{REGFLAG_CMD, 21, {0xE7,0x0C,0x0C,0x0C,0x0C,0x0C,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08}},
	{REGFLAG_CMD, 2, {0x6F,0x3E}},
	{REGFLAG_CMD, 21, {0xE7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* AOD off splash */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 6, {0xD2,0x02,0x00,0x10,0x05,0x82}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* ------------------------- common parameters ------------------------- */

/* --------------- panel common --------------- */
#if 1
/* aod/fod command */
struct LCM_setting_table aod_on_cmd[] = {
	{REGFLAG_CMD, 1, {0x28}},
	{REGFLAG_DELAY, 9, {}},
	/* AOD FD Discharge */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 3, {0xB5,0x50,0x4B}},
	/* AOD Mode ON */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 1, {0x39}},
	{REGFLAG_DELAY, 30, {}},
	{REGFLAG_CMD, 2, {0x65,0x01}},
	/* AOD LV Switch */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x02,0xFF}},
	{REGFLAG_CMD, 1, {0x29}},
};

struct LCM_setting_table aod_off_cmd[] = {
	{REGFLAG_CMD, 1, {0x28}},
	{REGFLAG_DELAY, 9, {}},
	/* AOD FD Discharge */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 3, {0xB5,0x4F,0x4B}},
	/* AOD Mode OFF */
	{REGFLAG_CMD, 2, {0x65,0x00}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 1, {0x29}},
};

struct LCM_setting_table aod_high_mode[] = {
	/* AOD High Mode, 50nit */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x02,0xFF}},
};

struct LCM_setting_table aod_low_mode[] = {
	/* AOD Low Mode 10nit */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x01,0xFF}},
};

struct LCM_setting_table hbm_on_cmd[] = {
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51,0x0F,0x00}},
};

struct LCM_setting_table hbm_off_cmd[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};
#endif /* OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT */

/* --------------- adfr common --------------- */
/* SDC Auto Off Min Fps */
struct LCM_setting_table auto_off_minfps_cmd[] = {
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
};

struct LCM_setting_table multi_te_enable[] = {
	/* Multi TE On */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x4F}},
};

struct LCM_setting_table multi_te_disable[] = {
	/* Multi TE Off */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},
};


struct LCM_setting_table bl_level[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x06}},
	{REGFLAG_CMD, 5, {0xE5,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0A}},
	{REGFLAG_CMD, 5, {0xE5,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 5, {0xE5,0x2C,0x2C,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x28}},
	{REGFLAG_CMD, 5, {0xE5,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 5, {0xE5,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 4, {0xC6,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0C}},
	{REGFLAG_CMD, 4, {0xC6,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 5, {0xEC,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x03,0xFF}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 5, {0xEC,0x00,0x00,0x00,0x00}},
};

struct LCM_setting_table bl_level_high_1603[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 4, {0xB2,0x02,0x03,0x42}},
};

struct LCM_setting_table bl_level_low_1603[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 4, {0xB2,0x0F,0x17,0x4E}},
};


struct LCM_setting_table osc_mode1_cmd[] = {
	/* OSC 120MHz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF1,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xE3,0x12,0x05,
						0x2E,0x18,0x03,0xC5,0x0D,0x05,0x38,0x12,0x03,0xE3,0x12,0x05,0x2E,0x18,0x03,0xE3,0x12,
							0x05,0x2E,0x18,0x03,0xE3,0x12,0x05,0x2E,0x18}},
};

struct LCM_setting_table osc_mode2_cmd[] = {
	/* OSC 121.9MHz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x09,0xF8,0x00,0x06,0x20,0x09,0xFF,0x00,0x03,0xE1,0x09,0x05,
						0x2C,0x0C,0x04,0x0E,0x07,0x05,0x36,0x09,0x03,0xE1,0x09,0x05,0x2C,0x0C,0x03,0xE1,0x09,
							0x05,0x2C,0x0C,0x03,0xE1,0x09,0x05,0x2C,0x0C}},
};

#endif
