#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Feb  8 12:45:40 2018
# Process ID: 7528
# Current directory: C:/SharedProjects/Sadias_Directory/BERT/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9104 C:\SharedProjects\Sadias_Directory\BERT\project_3\project_3.xpr
# Log file: C:/SharedProjects/Sadias_Directory/BERT/project_3/vivado.log
# Journal file: C:/SharedProjects/Sadias_Directory/BERT/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/SharedProjects/bert_092917_original/bert_092917.srcs/sim_1/new/tb_Err.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_err [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_0_0/design_1_address_counter_0_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_0_0/synth/design_1_address_counter_0_0.vhd}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl}
update_compile_order -fileset sim_1
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
source tb_err.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_0/synth/design_1_serial_pipeline_delay_0_0.vhd C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0_sim_netlist.vhdl}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_count_ones_8_0_0/design_1_count_ones_8_0_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dr_make8_1_0/design_1_dr_make8_1_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_count_ones_8_0_0/synth/design_1_count_ones_8_0_0.vhd C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_accum_0_0/synth/design_1_c_accum_0_0.vhd C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dr_make8_1_0/synth/design_1_dr_make8_1_0.vhd C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_accum_0_0/design_1_c_accum_0_0_sim_netlist.vhdl}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.v C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.vhdl}
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/design_1_xlconstant_2_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/synth/design_1_util_vector_logic_1_0.v C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v}
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb_err.tcl
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
open_run impl_1
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
run all
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk -hwspec C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk/design_1_wrapper.hdf
close_sim
