// Seed: 623433777
module module_0;
  parameter id_1 = 1;
  assign id_2 = id_2;
  genvar id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  final begin : LABEL_0
    id_1 <= id_2;
  end
  wire id_6, id_7, id_8;
endmodule
program module_2 (
    input wire id_0,
    input wire id_1,
    id_4,
    input wire id_2
);
  id_5(
      .id_0(-1), .id_1(id_2), .id_2(id_1), .id_3(id_0)
  );
  module_0 modCall_1 ();
  assign id_4 = 1;
endmodule
