
TuThuoc_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e70  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000374  08005f7c  08005f7c  00015f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062f0  080062f0  000200fc  2**0
                  CONTENTS
  4 .ARM          00000000  080062f0  080062f0  000200fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080062f0  080062f0  000200fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062f0  080062f0  000162f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062f4  080062f4  000162f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  080062f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  200000fc  080063f4  000200fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  080063f4  0002030c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e7fa  00000000  00000000  00020125  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002632  00000000  00000000  0002e91f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb0  00000000  00000000  00030f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ac0  00000000  00000000  00031b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e30  00000000  00000000  000325c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010918  00000000  00000000  0004b3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000872d9  00000000  00000000  0005bd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2fe9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000388c  00000000  00000000  000e303c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000fc 	.word	0x200000fc
 8000128:	00000000 	.word	0x00000000
 800012c:	08005f64 	.word	0x08005f64

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000100 	.word	0x20000100
 8000148:	08005f64 	.word	0x08005f64

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <at24_I2C_Init>:

static uint8_t at24_lock = 0;
static I2C_HandleTypeDef hi2c_lib;

void at24_I2C_Init(I2C_HandleTypeDef i2c)
{
 800015c:	b084      	sub	sp, #16
 800015e:	b580      	push	{r7, lr}
 8000160:	af00      	add	r7, sp, #0
 8000162:	f107 0c08 	add.w	ip, r7, #8
 8000166:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c_lib = i2c;
 800016a:	4b07      	ldr	r3, [pc, #28]	; (8000188 <at24_I2C_Init+0x2c>)
 800016c:	4618      	mov	r0, r3
 800016e:	f107 0308 	add.w	r3, r7, #8
 8000172:	2254      	movs	r2, #84	; 0x54
 8000174:	4619      	mov	r1, r3
 8000176:	f004 fe6d 	bl	8004e54 <memcpy>
}
 800017a:	bf00      	nop
 800017c:	46bd      	mov	sp, r7
 800017e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000182:	b004      	add	sp, #16
 8000184:	4770      	bx	lr
 8000186:	bf00      	nop
 8000188:	2000011c 	.word	0x2000011c

0800018c <at24_isConnected>:
  * @brief  Checks if memory device is ready for communication.
  * @param  none
  * @retval bool status
  */
bool at24_isConnected(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	af00      	add	r7, sp, #0
  #if (_EEPROM_USE_WP_PIN==1)
	HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
  #endif
  if (HAL_I2C_IsDeviceReady(&hi2c_lib, _EEPROM_ADDRESS, 2, 100) == HAL_OK)
 8000190:	2364      	movs	r3, #100	; 0x64
 8000192:	2202      	movs	r2, #2
 8000194:	21a0      	movs	r1, #160	; 0xa0
 8000196:	4805      	ldr	r0, [pc, #20]	; (80001ac <at24_isConnected+0x20>)
 8000198:	f002 ffcc 	bl	8003134 <HAL_I2C_IsDeviceReady>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d101      	bne.n	80001a6 <at24_isConnected+0x1a>
    return true;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e000      	b.n	80001a8 <at24_isConnected+0x1c>
  else
    return false;
 80001a6:	2300      	movs	r3, #0
}
 80001a8:	4618      	mov	r0, r3
 80001aa:	bd80      	pop	{r7, pc}
 80001ac:	2000011c 	.word	0x2000011c

080001b0 <at24_read>:
  * @param  len Amount of data to be sent
  * @param  timeout Timeout duration
  * @retval bool status
  */
bool at24_read(uint16_t address, uint8_t *data, size_t len, uint32_t timeout)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b088      	sub	sp, #32
 80001b4:	af04      	add	r7, sp, #16
 80001b6:	60b9      	str	r1, [r7, #8]
 80001b8:	607a      	str	r2, [r7, #4]
 80001ba:	603b      	str	r3, [r7, #0]
 80001bc:	4603      	mov	r3, r0
 80001be:	81fb      	strh	r3, [r7, #14]
//	HAL_IWDG_Refresh(&hi2c_lib);
  if (at24_lock == 1)
 80001c0:	4b13      	ldr	r3, [pc, #76]	; (8000210 <at24_read+0x60>)
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	2b01      	cmp	r3, #1
 80001c6:	d101      	bne.n	80001cc <at24_read+0x1c>
    return false;
 80001c8:	2300      	movs	r3, #0
 80001ca:	e01c      	b.n	8000206 <at24_read+0x56>
  at24_lock = 1;
 80001cc:	4b10      	ldr	r3, [pc, #64]	; (8000210 <at24_read+0x60>)
 80001ce:	2201      	movs	r2, #1
 80001d0:	701a      	strb	r2, [r3, #0]
  #elif (_EEPROM_SIZE_KBIT == 8)
  if (HAL_I2C_Mem_Read(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0300) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
  #elif (_EEPROM_SIZE_KBIT==16)
  if (HAL_I2C_Mem_Read(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0700) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
  #else
  if (HAL_I2C_Mem_Read(&hi2c_lib, _EEPROM_ADDRESS, address, I2C_MEMADD_SIZE_16BIT, data, len, timeout) == HAL_OK)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	b29b      	uxth	r3, r3
 80001d6:	89f9      	ldrh	r1, [r7, #14]
 80001d8:	683a      	ldr	r2, [r7, #0]
 80001da:	9202      	str	r2, [sp, #8]
 80001dc:	9301      	str	r3, [sp, #4]
 80001de:	68bb      	ldr	r3, [r7, #8]
 80001e0:	9300      	str	r3, [sp, #0]
 80001e2:	2310      	movs	r3, #16
 80001e4:	460a      	mov	r2, r1
 80001e6:	21a0      	movs	r1, #160	; 0xa0
 80001e8:	480a      	ldr	r0, [pc, #40]	; (8000214 <at24_read+0x64>)
 80001ea:	f002 fd3b 	bl	8002c64 <HAL_I2C_Mem_Read>
 80001ee:	4603      	mov	r3, r0
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d104      	bne.n	80001fe <at24_read+0x4e>
  #endif
  {
    at24_lock = 0;
 80001f4:	4b06      	ldr	r3, [pc, #24]	; (8000210 <at24_read+0x60>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	701a      	strb	r2, [r3, #0]
    return true;
 80001fa:	2301      	movs	r3, #1
 80001fc:	e003      	b.n	8000206 <at24_read+0x56>
  }
  else
  {
    at24_lock = 0;
 80001fe:	4b04      	ldr	r3, [pc, #16]	; (8000210 <at24_read+0x60>)
 8000200:	2200      	movs	r2, #0
 8000202:	701a      	strb	r2, [r3, #0]
    return false;
 8000204:	2300      	movs	r3, #0
  }
}
 8000206:	4618      	mov	r0, r3
 8000208:	3710      	adds	r7, #16
 800020a:	46bd      	mov	sp, r7
 800020c:	bd80      	pop	{r7, pc}
 800020e:	bf00      	nop
 8000210:	20000118 	.word	0x20000118
 8000214:	2000011c 	.word	0x2000011c

08000218 <CLCD_Delay>:
//************************** Low Level Function ****************************************************************//
uint8_t currentline;
uint8_t Xcursor,Ycursor,countWriteChar,CurrentWriteChar;
CLCD_I2C_Name LCD1;
static void CLCD_Delay(uint16_t Time)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8000222:	88fb      	ldrh	r3, [r7, #6]
 8000224:	4618      	mov	r0, r3
 8000226:	f001 ff13 	bl	8002050 <HAL_Delay>
}
 800022a:	bf00      	nop
 800022c:	3708      	adds	r7, #8
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}

08000232 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8000232:	b580      	push	{r7, lr}
 8000234:	b086      	sub	sp, #24
 8000236:	af02      	add	r7, sp, #8
 8000238:	6078      	str	r0, [r7, #4]
 800023a:	460b      	mov	r3, r1
 800023c:	70fb      	strb	r3, [r7, #3]
 800023e:	4613      	mov	r3, r2
 8000240:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8000242:	78fb      	ldrb	r3, [r7, #3]
 8000244:	f023 030f 	bic.w	r3, r3, #15
 8000248:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 800024a:	78fb      	ldrb	r3, [r7, #3]
 800024c:	011b      	lsls	r3, r3, #4
 800024e:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	7adb      	ldrb	r3, [r3, #11]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d007      	beq.n	8000268 <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT;
 8000258:	7bfb      	ldrb	r3, [r7, #15]
 800025a:	f043 0308 	orr.w	r3, r3, #8
 800025e:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT;
 8000260:	7bbb      	ldrb	r3, [r7, #14]
 8000262:	f043 0308 	orr.w	r3, r3, #8
 8000266:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 8000268:	78bb      	ldrb	r3, [r7, #2]
 800026a:	2b01      	cmp	r3, #1
 800026c:	d108      	bne.n	8000280 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 800026e:	7bfb      	ldrb	r3, [r7, #15]
 8000270:	f043 0301 	orr.w	r3, r3, #1
 8000274:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 8000276:	7bbb      	ldrb	r3, [r7, #14]
 8000278:	f043 0301 	orr.w	r3, r3, #1
 800027c:	73bb      	strb	r3, [r7, #14]
 800027e:	e00a      	b.n	8000296 <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 8000280:	78bb      	ldrb	r3, [r7, #2]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d107      	bne.n	8000296 <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 8000286:	7bfb      	ldrb	r3, [r7, #15]
 8000288:	f023 0301 	bic.w	r3, r3, #1
 800028c:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 800028e:	7bbb      	ldrb	r3, [r7, #14]
 8000290:	f023 0301 	bic.w	r3, r3, #1
 8000294:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 8000296:	7bfb      	ldrb	r3, [r7, #15]
 8000298:	f043 0304 	orr.w	r3, r3, #4
 800029c:	b2db      	uxtb	r3, r3
 800029e:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 80002a0:	2001      	movs	r0, #1
 80002a2:	f7ff ffb9 	bl	8000218 <CLCD_Delay>
	Data_I2C[1] = Data_H;
 80002a6:	7bfb      	ldrb	r3, [r7, #15]
 80002a8:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 80002aa:	7bbb      	ldrb	r3, [r7, #14]
 80002ac:	f043 0304 	orr.w	r3, r3, #4
 80002b0:	b2db      	uxtb	r3, r3
 80002b2:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 80002b4:	2001      	movs	r0, #1
 80002b6:	f7ff ffaf 	bl	8000218 <CLCD_Delay>
	Data_I2C[3] = Data_L;
 80002ba:	7bbb      	ldrb	r3, [r7, #14]
 80002bc:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	6818      	ldr	r0, [r3, #0]
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	791b      	ldrb	r3, [r3, #4]
 80002c6:	b299      	uxth	r1, r3
 80002c8:	f107 0208 	add.w	r2, r7, #8
 80002cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	2304      	movs	r3, #4
 80002d4:	f002 fbc8 	bl	8002a68 <HAL_I2C_Master_Transmit>

}
 80002d8:	bf00      	nop
 80002da:	3710      	adds	r7, #16
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}

080002e0 <CLCD_I2C_Init>:
//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b084      	sub	sp, #16
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	60f8      	str	r0, [r7, #12]
 80002e8:	60b9      	str	r1, [r7, #8]
 80002ea:	4611      	mov	r1, r2
 80002ec:	461a      	mov	r2, r3
 80002ee:	460b      	mov	r3, r1
 80002f0:	71fb      	strb	r3, [r7, #7]
 80002f2:	4613      	mov	r3, r2
 80002f4:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	68ba      	ldr	r2, [r7, #8]
 80002fa:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	79fa      	ldrb	r2, [r7, #7]
 8000300:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	79ba      	ldrb	r2, [r7, #6]
 8000306:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	7e3a      	ldrb	r2, [r7, #24]
 800030c:	719a      	strb	r2, [r3, #6]

	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	2228      	movs	r2, #40	; 0x28
 8000312:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	2206      	movs	r2, #6
 8000318:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	220c      	movs	r2, #12
 800031e:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	2214      	movs	r2, #20
 8000324:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	2208      	movs	r2, #8
 800032a:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 800032c:	2032      	movs	r0, #50	; 0x32
 800032e:	f7ff ff73 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8000332:	2200      	movs	r2, #0
 8000334:	2133      	movs	r1, #51	; 0x33
 8000336:	68f8      	ldr	r0, [r7, #12]
 8000338:	f7ff ff7b 	bl	8000232 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 800033c:	2200      	movs	r2, #0
 800033e:	2133      	movs	r1, #51	; 0x33
 8000340:	68f8      	ldr	r0, [r7, #12]
 8000342:	f7ff ff76 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000346:	2005      	movs	r0, #5
 8000348:	f7ff ff66 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 800034c:	2200      	movs	r2, #0
 800034e:	2132      	movs	r1, #50	; 0x32
 8000350:	68f8      	ldr	r0, [r7, #12]
 8000352:	f7ff ff6e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000356:	2005      	movs	r0, #5
 8000358:	f7ff ff5e 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 800035c:	2200      	movs	r2, #0
 800035e:	2120      	movs	r1, #32
 8000360:	68f8      	ldr	r0, [r7, #12]
 8000362:	f7ff ff66 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000366:	2005      	movs	r0, #5
 8000368:	f7ff ff56 	bl	8000218 <CLCD_Delay>

	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	79db      	ldrb	r3, [r3, #7]
 8000370:	2200      	movs	r2, #0
 8000372:	4619      	mov	r1, r3
 8000374:	68f8      	ldr	r0, [r7, #12]
 8000376:	f7ff ff5c 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	7a1b      	ldrb	r3, [r3, #8]
 800037e:	2200      	movs	r2, #0
 8000380:	4619      	mov	r1, r3
 8000382:	68f8      	ldr	r0, [r7, #12]
 8000384:	f7ff ff55 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	7a5b      	ldrb	r3, [r3, #9]
 800038c:	2200      	movs	r2, #0
 800038e:	4619      	mov	r1, r3
 8000390:	68f8      	ldr	r0, [r7, #12]
 8000392:	f7ff ff4e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	7a9b      	ldrb	r3, [r3, #10]
 800039a:	2200      	movs	r2, #0
 800039c:	4619      	mov	r1, r3
 800039e:	68f8      	ldr	r0, [r7, #12]
 80003a0:	f7ff ff47 	bl	8000232 <CLCD_WriteI2C>

	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 80003a4:	2200      	movs	r2, #0
 80003a6:	2101      	movs	r1, #1
 80003a8:	68f8      	ldr	r0, [r7, #12]
 80003aa:	f7ff ff42 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 80003ae:	2200      	movs	r2, #0
 80003b0:	2102      	movs	r1, #2
 80003b2:	68f8      	ldr	r0, [r7, #12]
 80003b4:	f7ff ff3d 	bl	8000232 <CLCD_WriteI2C>
}
 80003b8:	bf00      	nop
 80003ba:	3710      	adds	r7, #16
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}

080003c0 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b084      	sub	sp, #16
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	460b      	mov	r3, r1
 80003ca:	70fb      	strb	r3, [r7, #3]
 80003cc:	4613      	mov	r3, r2
 80003ce:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 80003d0:	2300      	movs	r3, #0
 80003d2:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	795b      	ldrb	r3, [r3, #5]
 80003d8:	78fa      	ldrb	r2, [r7, #3]
 80003da:	429a      	cmp	r2, r3
 80003dc:	d303      	bcc.n	80003e6 <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	795b      	ldrb	r3, [r3, #5]
 80003e2:	3b01      	subs	r3, #1
 80003e4:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	799b      	ldrb	r3, [r3, #6]
 80003ea:	78ba      	ldrb	r2, [r7, #2]
 80003ec:	429a      	cmp	r2, r3
 80003ee:	d303      	bcc.n	80003f8 <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	799b      	ldrb	r3, [r3, #6]
 80003f4:	3b01      	subs	r3, #1
 80003f6:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 80003f8:	78bb      	ldrb	r3, [r7, #2]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d102      	bne.n	8000404 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 80003fe:	78fb      	ldrb	r3, [r7, #3]
 8000400:	73fb      	strb	r3, [r7, #15]
 8000402:	e013      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8000404:	78bb      	ldrb	r3, [r7, #2]
 8000406:	2b01      	cmp	r3, #1
 8000408:	d103      	bne.n	8000412 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 800040a:	78fb      	ldrb	r3, [r7, #3]
 800040c:	3340      	adds	r3, #64	; 0x40
 800040e:	73fb      	strb	r3, [r7, #15]
 8000410:	e00c      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8000412:	78bb      	ldrb	r3, [r7, #2]
 8000414:	2b02      	cmp	r3, #2
 8000416:	d103      	bne.n	8000420 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x10 + Xpos;
 8000418:	78fb      	ldrb	r3, [r7, #3]
 800041a:	3310      	adds	r3, #16
 800041c:	73fb      	strb	r3, [r7, #15]
 800041e:	e005      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8000420:	78bb      	ldrb	r3, [r7, #2]
 8000422:	2b03      	cmp	r3, #3
 8000424:	d102      	bne.n	800042c <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x50 + Xpos;
 8000426:	78fb      	ldrb	r3, [r7, #3]
 8000428:	3350      	adds	r3, #80	; 0x50
 800042a:	73fb      	strb	r3, [r7, #15]
	}
	Xcursor = Xpos;
 800042c:	4a0d      	ldr	r2, [pc, #52]	; (8000464 <CLCD_I2C_SetCursor+0xa4>)
 800042e:	78fb      	ldrb	r3, [r7, #3]
 8000430:	7013      	strb	r3, [r2, #0]

	Ycursor = Ypos;
 8000432:	4a0d      	ldr	r2, [pc, #52]	; (8000468 <CLCD_I2C_SetCursor+0xa8>)
 8000434:	78bb      	ldrb	r3, [r7, #2]
 8000436:	7013      	strb	r3, [r2, #0]
	currentline = Ycursor;
 8000438:	4b0b      	ldr	r3, [pc, #44]	; (8000468 <CLCD_I2C_SetCursor+0xa8>)
 800043a:	781a      	ldrb	r2, [r3, #0]
 800043c:	4b0b      	ldr	r3, [pc, #44]	; (800046c <CLCD_I2C_SetCursor+0xac>)
 800043e:	701a      	strb	r2, [r3, #0]
	countWriteChar = Xcursor;
 8000440:	4b08      	ldr	r3, [pc, #32]	; (8000464 <CLCD_I2C_SetCursor+0xa4>)
 8000442:	781a      	ldrb	r2, [r3, #0]
 8000444:	4b0a      	ldr	r3, [pc, #40]	; (8000470 <CLCD_I2C_SetCursor+0xb0>)
 8000446:	701a      	strb	r2, [r3, #0]
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8000448:	7bfb      	ldrb	r3, [r7, #15]
 800044a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800044e:	b2db      	uxtb	r3, r3
 8000450:	2200      	movs	r2, #0
 8000452:	4619      	mov	r1, r3
 8000454:	6878      	ldr	r0, [r7, #4]
 8000456:	f7ff feec 	bl	8000232 <CLCD_WriteI2C>
}
 800045a:	bf00      	nop
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	20000171 	.word	0x20000171
 8000468:	20000172 	.word	0x20000172
 800046c:	20000170 	.word	0x20000170
 8000470:	20000173 	.word	0x20000173

08000474 <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	460b      	mov	r3, r1
 800047e:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 8000480:	78fb      	ldrb	r3, [r7, #3]
 8000482:	2201      	movs	r2, #1
 8000484:	4619      	mov	r1, r3
 8000486:	6878      	ldr	r0, [r7, #4]
 8000488:	f7ff fed3 	bl	8000232 <CLCD_WriteI2C>
	countWriteChar++;
 800048c:	4b1e      	ldr	r3, [pc, #120]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	3301      	adds	r3, #1
 8000492:	b2da      	uxtb	r2, r3
 8000494:	4b1c      	ldr	r3, [pc, #112]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 8000496:	701a      	strb	r2, [r3, #0]
	if (CurrentWriteChar)
 8000498:	4b1c      	ldr	r3, [pc, #112]	; (800050c <CLCD_I2C_WriteChar+0x98>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d02b      	beq.n	80004f8 <CLCD_I2C_WriteChar+0x84>
	{
	if (countWriteChar ==20)
 80004a0:	4b19      	ldr	r3, [pc, #100]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b14      	cmp	r3, #20
 80004a6:	d127      	bne.n	80004f8 <CLCD_I2C_WriteChar+0x84>
	{
	switch(currentline)
 80004a8:	4b19      	ldr	r3, [pc, #100]	; (8000510 <CLCD_I2C_WriteChar+0x9c>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	2b03      	cmp	r3, #3
 80004ae:	d825      	bhi.n	80004fc <CLCD_I2C_WriteChar+0x88>
 80004b0:	a201      	add	r2, pc, #4	; (adr r2, 80004b8 <CLCD_I2C_WriteChar+0x44>)
 80004b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b6:	bf00      	nop
 80004b8:	080004c9 	.word	0x080004c9
 80004bc:	080004d5 	.word	0x080004d5
 80004c0:	080004e1 	.word	0x080004e1
 80004c4:	080004ed 	.word	0x080004ed
			{
				case 0:	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 80004c8:	2201      	movs	r2, #1
 80004ca:	2100      	movs	r1, #0
 80004cc:	4811      	ldr	r0, [pc, #68]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004ce:	f7ff ff77 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004d2:	e014      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 1:	CLCD_I2C_SetCursor(&LCD1, 0, 2);
 80004d4:	2202      	movs	r2, #2
 80004d6:	2100      	movs	r1, #0
 80004d8:	480e      	ldr	r0, [pc, #56]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004da:	f7ff ff71 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004de:	e00e      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 2:	CLCD_I2C_SetCursor(&LCD1, 0, 3);
 80004e0:	2203      	movs	r2, #3
 80004e2:	2100      	movs	r1, #0
 80004e4:	480b      	ldr	r0, [pc, #44]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004e6:	f7ff ff6b 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004ea:	e008      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 3:	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80004ec:	2200      	movs	r2, #0
 80004ee:	2100      	movs	r1, #0
 80004f0:	4808      	ldr	r0, [pc, #32]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004f2:	f7ff ff65 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004f6:	e002      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				default:
								break;
			}
		}
 80004f8:	bf00      	nop
 80004fa:	e000      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
								break;
 80004fc:	bf00      	nop
	}
}
 80004fe:	bf00      	nop
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	20000173 	.word	0x20000173
 800050c:	20000174 	.word	0x20000174
 8000510:	20000170 	.word	0x20000170
 8000514:	20000178 	.word	0x20000178

08000518 <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	6039      	str	r1, [r7, #0]
	while (*String)
 8000522:	e04a      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
	{
	CurrentWriteChar=0;
 8000524:	4b2b      	ldr	r3, [pc, #172]	; (80005d4 <CLCD_I2C_WriteString+0xbc>)
 8000526:	2200      	movs	r2, #0
 8000528:	701a      	strb	r2, [r3, #0]
	for (uint8_t i=0;i<19-Xcursor+1;i++)
 800052a:	2300      	movs	r3, #0
 800052c:	73fb      	strb	r3, [r7, #15]
 800052e:	e00e      	b.n	800054e <CLCD_I2C_WriteString+0x36>
		{
			if (*String)
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d012      	beq.n	800055e <CLCD_I2C_WriteString+0x46>
			{
				CLCD_I2C_WriteChar(LCD, *String++);
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	1c5a      	adds	r2, r3, #1
 800053c:	603a      	str	r2, [r7, #0]
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	4619      	mov	r1, r3
 8000542:	6878      	ldr	r0, [r7, #4]
 8000544:	f7ff ff96 	bl	8000474 <CLCD_I2C_WriteChar>
	for (uint8_t i=0;i<19-Xcursor+1;i++)
 8000548:	7bfb      	ldrb	r3, [r7, #15]
 800054a:	3301      	adds	r3, #1
 800054c:	73fb      	strb	r3, [r7, #15]
 800054e:	7bfa      	ldrb	r2, [r7, #15]
 8000550:	4b21      	ldr	r3, [pc, #132]	; (80005d8 <CLCD_I2C_WriteString+0xc0>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	f1c3 0314 	rsb	r3, r3, #20
 8000558:	429a      	cmp	r2, r3
 800055a:	dbe9      	blt.n	8000530 <CLCD_I2C_WriteString+0x18>
 800055c:	e000      	b.n	8000560 <CLCD_I2C_WriteString+0x48>
			}
			else break;
 800055e:	bf00      	nop
		}
		if (*String)
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d02d      	beq.n	80005c4 <CLCD_I2C_WriteString+0xac>
		{
			switch(currentline)
 8000568:	4b1c      	ldr	r3, [pc, #112]	; (80005dc <CLCD_I2C_WriteString+0xc4>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b03      	cmp	r3, #3
 800056e:	d823      	bhi.n	80005b8 <CLCD_I2C_WriteString+0xa0>
 8000570:	a201      	add	r2, pc, #4	; (adr r2, 8000578 <CLCD_I2C_WriteString+0x60>)
 8000572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000576:	bf00      	nop
 8000578:	08000589 	.word	0x08000589
 800057c:	08000595 	.word	0x08000595
 8000580:	080005a1 	.word	0x080005a1
 8000584:	080005ad 	.word	0x080005ad
			{
				case 0:	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8000588:	2201      	movs	r2, #1
 800058a:	2100      	movs	r1, #0
 800058c:	4814      	ldr	r0, [pc, #80]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 800058e:	f7ff ff17 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 8000592:	e012      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 1:	CLCD_I2C_SetCursor(&LCD1, 0, 2);
 8000594:	2202      	movs	r2, #2
 8000596:	2100      	movs	r1, #0
 8000598:	4811      	ldr	r0, [pc, #68]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 800059a:	f7ff ff11 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 800059e:	e00c      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 2:	CLCD_I2C_SetCursor(&LCD1, 0, 3);
 80005a0:	2203      	movs	r2, #3
 80005a2:	2100      	movs	r1, #0
 80005a4:	480e      	ldr	r0, [pc, #56]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 80005a6:	f7ff ff0b 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80005aa:	e006      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 3:	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2100      	movs	r1, #0
 80005b0:	480b      	ldr	r0, [pc, #44]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 80005b2:	f7ff ff05 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80005b6:	e000      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				default:
								break;
 80005b8:	bf00      	nop
	while (*String)
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d1b0      	bne.n	8000524 <CLCD_I2C_WriteString+0xc>
 80005c2:	e000      	b.n	80005c6 <CLCD_I2C_WriteString+0xae>
			}
		}
		else break;
 80005c4:	bf00      	nop

		}
	CurrentWriteChar=1;
 80005c6:	4b03      	ldr	r3, [pc, #12]	; (80005d4 <CLCD_I2C_WriteString+0xbc>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	701a      	strb	r2, [r3, #0]
}
 80005cc:	bf00      	nop
 80005ce:	3710      	adds	r7, #16
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	20000174 	.word	0x20000174
 80005d8:	20000171 	.word	0x20000171
 80005dc:	20000170 	.word	0x20000170
 80005e0:	20000178 	.word	0x20000178

080005e4 <CLCD_I2C_Clear>:
void CLCD_I2C_Clear(CLCD_I2C_Name* LCD)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY, CLCD_COMMAND);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2101      	movs	r1, #1
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f7ff fe1e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80005f6:	2005      	movs	r0, #5
 80005f8:	f7ff fe0e 	bl	8000218 <CLCD_Delay>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <Check_Keypad_Column>:
  +) RETURN:
    -Keypad_Button_Values[Row-x][x+1]   : Keypad_Button_Values
    -KEYPAD_NOT_PRESSED                 : "\0" (Không ấn nút)
*/
static char Check_Keypad_Column(GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main, uint8_t Row)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	460b      	mov	r3, r1
 800060e:	70fb      	strb	r3, [r7, #3]
	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO0, ROW_KEY_PAD_main->PIN.GPIO_PIN_A)) //If ROW_1 is LOW
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	8a1b      	ldrh	r3, [r3, #16]
 8000618:	4619      	mov	r1, r3
 800061a:	4610      	mov	r0, r2
 800061c:	f002 f880 	bl	8002720 <HAL_GPIO_ReadPin>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d105      	bne.n	8000632 <Check_Keypad_Column+0x2e>
	{
		return Keypad_Button_Values[Row-1][0];
 8000626:	78fb      	ldrb	r3, [r7, #3]
 8000628:	3b01      	subs	r3, #1
 800062a:	4a1f      	ldr	r2, [pc, #124]	; (80006a8 <Check_Keypad_Column+0xa4>)
 800062c:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8000630:	e036      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO1, ROW_KEY_PAD_main->PIN.GPIO_PIN_B)) //If ROW_2 is LOW
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	685a      	ldr	r2, [r3, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	8a5b      	ldrh	r3, [r3, #18]
 800063a:	4619      	mov	r1, r3
 800063c:	4610      	mov	r0, r2
 800063e:	f002 f86f 	bl	8002720 <HAL_GPIO_ReadPin>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d106      	bne.n	8000656 <Check_Keypad_Column+0x52>
	{
		return Keypad_Button_Values[Row-1][1];
 8000648:	78fb      	ldrb	r3, [r7, #3]
 800064a:	3b01      	subs	r3, #1
 800064c:	4a16      	ldr	r2, [pc, #88]	; (80006a8 <Check_Keypad_Column+0xa4>)
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	4413      	add	r3, r2
 8000652:	785b      	ldrb	r3, [r3, #1]
 8000654:	e024      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

    if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO2, ROW_KEY_PAD_main->PIN.GPIO_PIN_C)) //If ROW_3 is LOW
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	689a      	ldr	r2, [r3, #8]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	8a9b      	ldrh	r3, [r3, #20]
 800065e:	4619      	mov	r1, r3
 8000660:	4610      	mov	r0, r2
 8000662:	f002 f85d 	bl	8002720 <HAL_GPIO_ReadPin>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d106      	bne.n	800067a <Check_Keypad_Column+0x76>
	{
		return Keypad_Button_Values[Row-1][2];
 800066c:	78fb      	ldrb	r3, [r7, #3]
 800066e:	3b01      	subs	r3, #1
 8000670:	4a0d      	ldr	r2, [pc, #52]	; (80006a8 <Check_Keypad_Column+0xa4>)
 8000672:	009b      	lsls	r3, r3, #2
 8000674:	4413      	add	r3, r2
 8000676:	789b      	ldrb	r3, [r3, #2]
 8000678:	e012      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO3, ROW_KEY_PAD_main->PIN.GPIO_PIN_D)) //If ROW_4 is LOW
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	68da      	ldr	r2, [r3, #12]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	8adb      	ldrh	r3, [r3, #22]
 8000682:	4619      	mov	r1, r3
 8000684:	4610      	mov	r0, r2
 8000686:	f002 f84b 	bl	8002720 <HAL_GPIO_ReadPin>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d106      	bne.n	800069e <Check_Keypad_Column+0x9a>
	{
		return Keypad_Button_Values[Row-1][3];
 8000690:	78fb      	ldrb	r3, [r7, #3]
 8000692:	3b01      	subs	r3, #1
 8000694:	4a04      	ldr	r2, [pc, #16]	; (80006a8 <Check_Keypad_Column+0xa4>)
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	4413      	add	r3, r2
 800069a:	78db      	ldrb	r3, [r3, #3]
 800069c:	e000      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}
	return KEYPAD_NOT_PRESSED;                   //If NO Key is pressed
 800069e:	2300      	movs	r3, #0
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	0800616c 	.word	0x0800616c

080006ac <KEYPAD_Read>:
  +) RETURN:
    -char check                                  	: const char Keypad_Button_Values[x][y]
    -KEYPAD_NOT_PRESSED                     		: '\0' {reason of failed)
*/
static char KEYPAD_Read(GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
    char check = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	73fb      	strb	r3, [r7, #15]
    /*Set COL_1 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_RESET);
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6818      	ldr	r0, [r3, #0]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	8a1b      	ldrh	r3, [r3, #16]
 80006c2:	2200      	movs	r2, #0
 80006c4:	4619      	mov	r1, r3
 80006c6:	f002 f842 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6858      	ldr	r0, [r3, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	8a5b      	ldrh	r3, [r3, #18]
 80006d2:	2201      	movs	r2, #1
 80006d4:	4619      	mov	r1, r3
 80006d6:	f002 f83a 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6898      	ldr	r0, [r3, #8]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	8a9b      	ldrh	r3, [r3, #20]
 80006e2:	2201      	movs	r2, #1
 80006e4:	4619      	mov	r1, r3
 80006e6:	f002 f832 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	68d8      	ldr	r0, [r3, #12]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	8adb      	ldrh	r3, [r3, #22]
 80006f2:	2201      	movs	r2, #1
 80006f4:	4619      	mov	r1, r3
 80006f6:	f002 f82a 	bl	800274e <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 1);
 80006fa:	2101      	movs	r1, #1
 80006fc:	6838      	ldr	r0, [r7, #0]
 80006fe:	f7ff ff81 	bl	8000604 <Check_Keypad_Column>
 8000702:	4603      	mov	r3, r0
 8000704:	73fb      	strb	r3, [r7, #15]
    if(check)
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <KEYPAD_Read+0x64>
    {
    	return check;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	e081      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_2 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	6818      	ldr	r0, [r3, #0]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	8a1b      	ldrh	r3, [r3, #16]
 8000718:	2201      	movs	r2, #1
 800071a:	4619      	mov	r1, r3
 800071c:	f002 f817 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_RESET);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	6858      	ldr	r0, [r3, #4]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	8a5b      	ldrh	r3, [r3, #18]
 8000728:	2200      	movs	r2, #0
 800072a:	4619      	mov	r1, r3
 800072c:	f002 f80f 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	6898      	ldr	r0, [r3, #8]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	8a9b      	ldrh	r3, [r3, #20]
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	f002 f807 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	68d8      	ldr	r0, [r3, #12]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	8adb      	ldrh	r3, [r3, #22]
 8000748:	2201      	movs	r2, #1
 800074a:	4619      	mov	r1, r3
 800074c:	f001 ffff 	bl	800274e <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 2);
 8000750:	2102      	movs	r1, #2
 8000752:	6838      	ldr	r0, [r7, #0]
 8000754:	f7ff ff56 	bl	8000604 <Check_Keypad_Column>
 8000758:	4603      	mov	r3, r0
 800075a:	73fb      	strb	r3, [r7, #15]
    if(check)
 800075c:	7bfb      	ldrb	r3, [r7, #15]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <KEYPAD_Read+0xba>
    {
    	return check;
 8000762:	7bfb      	ldrb	r3, [r7, #15]
 8000764:	e056      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_3 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	6818      	ldr	r0, [r3, #0]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	8a1b      	ldrh	r3, [r3, #16]
 800076e:	2201      	movs	r2, #1
 8000770:	4619      	mov	r1, r3
 8000772:	f001 ffec 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	6858      	ldr	r0, [r3, #4]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	8a5b      	ldrh	r3, [r3, #18]
 800077e:	2201      	movs	r2, #1
 8000780:	4619      	mov	r1, r3
 8000782:	f001 ffe4 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_RESET);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6898      	ldr	r0, [r3, #8]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	8a9b      	ldrh	r3, [r3, #20]
 800078e:	2200      	movs	r2, #0
 8000790:	4619      	mov	r1, r3
 8000792:	f001 ffdc 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	68d8      	ldr	r0, [r3, #12]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	8adb      	ldrh	r3, [r3, #22]
 800079e:	2201      	movs	r2, #1
 80007a0:	4619      	mov	r1, r3
 80007a2:	f001 ffd4 	bl	800274e <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 3);
 80007a6:	2103      	movs	r1, #3
 80007a8:	6838      	ldr	r0, [r7, #0]
 80007aa:	f7ff ff2b 	bl	8000604 <Check_Keypad_Column>
 80007ae:	4603      	mov	r3, r0
 80007b0:	73fb      	strb	r3, [r7, #15]
    if(check)
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <KEYPAD_Read+0x110>
    {
    	return check;
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
 80007ba:	e02b      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_4 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	6818      	ldr	r0, [r3, #0]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	8a1b      	ldrh	r3, [r3, #16]
 80007c4:	2201      	movs	r2, #1
 80007c6:	4619      	mov	r1, r3
 80007c8:	f001 ffc1 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	6858      	ldr	r0, [r3, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	8a5b      	ldrh	r3, [r3, #18]
 80007d4:	2201      	movs	r2, #1
 80007d6:	4619      	mov	r1, r3
 80007d8:	f001 ffb9 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	6898      	ldr	r0, [r3, #8]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	8a9b      	ldrh	r3, [r3, #20]
 80007e4:	2201      	movs	r2, #1
 80007e6:	4619      	mov	r1, r3
 80007e8:	f001 ffb1 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_RESET);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	68d8      	ldr	r0, [r3, #12]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	8adb      	ldrh	r3, [r3, #22]
 80007f4:	2200      	movs	r2, #0
 80007f6:	4619      	mov	r1, r3
 80007f8:	f001 ffa9 	bl	800274e <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 4);
 80007fc:	2104      	movs	r1, #4
 80007fe:	6838      	ldr	r0, [r7, #0]
 8000800:	f7ff ff00 	bl	8000604 <Check_Keypad_Column>
 8000804:	4603      	mov	r3, r0
 8000806:	73fb      	strb	r3, [r7, #15]
    if(check)
 8000808:	7bfb      	ldrb	r3, [r7, #15]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <KEYPAD_Read+0x166>
    {
    	return check;
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	e000      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Key not pressed */
    return KEYPAD_NOT_PRESSED;
 8000812:	2300      	movs	r3, #0
}
 8000814:	4618      	mov	r0, r3
 8000816:	3710      	adds	r7, #16
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}

0800081c <KeyPad_Init>:
void KeyPad_Init(	GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD,
					GPIO_TypeDef* C_port0, GPIO_TypeDef* C_port1, GPIO_TypeDef* C_port2, GPIO_TypeDef* C_port3,\
					uint16_t C_pin0, uint16_t C_pin1, uint16_t C_pin2, uint16_t C_pin3,\
					GPIO_TypeDef* R_port0, GPIO_TypeDef* R_port1, GPIO_TypeDef* R_port2, GPIO_TypeDef* R_port3,\
					uint16_t R_pin0, uint16_t R_pin1, uint16_t R_pin2, uint16_t R_pin3)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	603b      	str	r3, [r7, #0]
	//OUTPUT
  COL_KEY_PAD->PORT.GPIO0 = C_port0;
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	687a      	ldr	r2, [r7, #4]
 800082e:	601a      	str	r2, [r3, #0]
  COL_KEY_PAD->PORT.GPIO1 = C_port1;
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	683a      	ldr	r2, [r7, #0]
 8000834:	605a      	str	r2, [r3, #4]
  COL_KEY_PAD->PORT.GPIO2 = C_port2;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	69ba      	ldr	r2, [r7, #24]
 800083a:	609a      	str	r2, [r3, #8]
  COL_KEY_PAD->PORT.GPIO3 = C_port3;
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	69fa      	ldr	r2, [r7, #28]
 8000840:	60da      	str	r2, [r3, #12]

  COL_KEY_PAD->PIN.GPIO_PIN_A = C_pin0;
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	8c3a      	ldrh	r2, [r7, #32]
 8000846:	821a      	strh	r2, [r3, #16]
  COL_KEY_PAD->PIN.GPIO_PIN_B = C_pin1;
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800084c:	825a      	strh	r2, [r3, #18]
  COL_KEY_PAD->PIN.GPIO_PIN_C = C_pin2;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000852:	829a      	strh	r2, [r3, #20]
  COL_KEY_PAD->PIN.GPIO_PIN_D = C_pin3;
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000858:	82da      	strh	r2, [r3, #22]
  //INPUT
  ROW_KEY_PAD->PORT.GPIO0 = R_port0;
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800085e:	601a      	str	r2, [r3, #0]
  ROW_KEY_PAD->PORT.GPIO1 = R_port1;
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000864:	605a      	str	r2, [r3, #4]
  ROW_KEY_PAD->PORT.GPIO2 = R_port2;
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800086a:	609a      	str	r2, [r3, #8]
  ROW_KEY_PAD->PORT.GPIO3 = R_port3;
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000870:	60da      	str	r2, [r3, #12]

  ROW_KEY_PAD->PIN.GPIO_PIN_A = R_pin0;
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8000878:	821a      	strh	r2, [r3, #16]
  ROW_KEY_PAD->PIN.GPIO_PIN_B = R_pin1;
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8000880:	825a      	strh	r2, [r3, #18]
  ROW_KEY_PAD->PIN.GPIO_PIN_C = R_pin2;
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8000888:	829a      	strh	r2, [r3, #20]
  ROW_KEY_PAD->PIN.GPIO_PIN_D = R_pin3;
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8000890:	82da      	strh	r2, [r3, #22]
}
 8000892:	bf00      	nop
 8000894:	3714      	adds	r7, #20
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr

0800089c <KEYPAD_Handler>:



char KEYPAD_Handler(GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
	char key = KEYPAD_Read(COL_KEY_PAD, ROW_KEY_PAD_main);;
 80008a6:	6839      	ldr	r1, [r7, #0]
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff feff 	bl	80006ac <KEYPAD_Read>
 80008ae:	4603      	mov	r3, r0
 80008b0:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_RESET);
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	6818      	ldr	r0, [r3, #0]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	8a1b      	ldrh	r3, [r3, #16]
 80008ba:	2200      	movs	r2, #0
 80008bc:	4619      	mov	r1, r3
 80008be:	f001 ff46 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_RESET);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	6858      	ldr	r0, [r3, #4]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	8a5b      	ldrh	r3, [r3, #18]
 80008ca:	2200      	movs	r2, #0
 80008cc:	4619      	mov	r1, r3
 80008ce:	f001 ff3e 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_RESET);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6898      	ldr	r0, [r3, #8]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	8a9b      	ldrh	r3, [r3, #20]
 80008da:	2200      	movs	r2, #0
 80008dc:	4619      	mov	r1, r3
 80008de:	f001 ff36 	bl	800274e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_RESET);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	68d8      	ldr	r0, [r3, #12]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	8adb      	ldrh	r3, [r3, #22]
 80008ea:	2200      	movs	r2, #0
 80008ec:	4619      	mov	r1, r3
 80008ee:	f001 ff2e 	bl	800274e <HAL_GPIO_WritePin>
    return key;
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3710      	adds	r7, #16
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <handler_keyIN_enterKey_DisplayLCD>:




STATE_KEY handler_keyIN_enterKey_DisplayLCD(CLCD_I2C_Name* LCD_user, STATE_SELECT_BUTTON_HANDLER_TYPEDEF state_button, char* key, char* password)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	607a      	str	r2, [r7, #4]
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	460b      	mov	r3, r1
 800090a:	72fb      	strb	r3, [r7, #11]
	  if(*key != KEYPAD_NOT_PRESSED)	//when state_button = KEYPAD
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d06b      	beq.n	80009ec <handler_keyIN_enterKey_DisplayLCD+0xf0>
	  {
		  if(enter_num_pass.signal_enter_pass == PROCESSING)	// Được thay đổi trong lcd_user.c
 8000914:	4b38      	ldr	r3, [pc, #224]	; (80009f8 <handler_keyIN_enterKey_DisplayLCD+0xfc>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d130      	bne.n	800097e <handler_keyIN_enterKey_DisplayLCD+0x82>
		  {
			  CLCD_I2C_SetCursor(LCD_user, row_key_password, 2);
 800091c:	4b37      	ldr	r3, [pc, #220]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2202      	movs	r2, #2
 8000922:	4619      	mov	r1, r3
 8000924:	68f8      	ldr	r0, [r7, #12]
 8000926:	f7ff fd4b 	bl	80003c0 <CLCD_I2C_SetCursor>
			  CLCD_I2C_WriteChar(LCD_user, *key);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	4619      	mov	r1, r3
 8000930:	68f8      	ldr	r0, [r7, #12]
 8000932:	f7ff fd9f 	bl	8000474 <CLCD_I2C_WriteChar>

			  password[row_key_password - ROW_BEGIN_KEPAD_PASS] = *key;
 8000936:	4b31      	ldr	r3, [pc, #196]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	3b09      	subs	r3, #9
 800093c:	683a      	ldr	r2, [r7, #0]
 800093e:	4413      	add	r3, r2
 8000940:	687a      	ldr	r2, [r7, #4]
 8000942:	7812      	ldrb	r2, [r2, #0]
 8000944:	701a      	strb	r2, [r3, #0]
			  row_key_password++;
 8000946:	4b2d      	ldr	r3, [pc, #180]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	3301      	adds	r3, #1
 800094c:	b2da      	uxtb	r2, r3
 800094e:	4b2b      	ldr	r3, [pc, #172]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000950:	701a      	strb	r2, [r3, #0]
			  *key = KEYPAD_NOT_PRESSED;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2200      	movs	r2, #0
 8000956:	701a      	strb	r2, [r3, #0]

			  if(row_key_password > SIZE_ROW_PASS)
 8000958:	4b28      	ldr	r3, [pc, #160]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	2b0d      	cmp	r3, #13
 800095e:	d90c      	bls.n	800097a <handler_keyIN_enterKey_DisplayLCD+0x7e>
			  {
				  state_button = BUTTON;
 8000960:	2301      	movs	r3, #1
 8000962:	72fb      	strb	r3, [r7, #11]
				  /*Neu Mang hinh nhap du 5 so*/
				  /*reset mang hinh*/
				  CLCD_I2C_Clear(LCD_user);
 8000964:	68f8      	ldr	r0, [r7, #12]
 8000966:	f7ff fe3d 	bl	80005e4 <CLCD_I2C_Clear>

				  state_star_pass = STAR;
 800096a:	4b25      	ldr	r3, [pc, #148]	; (8000a00 <handler_keyIN_enterKey_DisplayLCD+0x104>)
 800096c:	2200      	movs	r2, #0
 800096e:	701a      	strb	r2, [r3, #0]
				  row_key_password = ROW_BEGIN_KEPAD_PASS;
 8000970:	4b22      	ldr	r3, [pc, #136]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000972:	2209      	movs	r2, #9
 8000974:	701a      	strb	r2, [r3, #0]
				  return KEY_OK;
 8000976:	2301      	movs	r3, #1
 8000978:	e039      	b.n	80009ee <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
			  else
			  {
				  return KEY_NOT;
 800097a:	2300      	movs	r3, #0
 800097c:	e037      	b.n	80009ee <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
		  }/*END if(enter_num_pass.signal_enter_pass == PROCESSING)*/
		  else if(enter_num_pass.signal_enter_num == PROCESSING)
 800097e:	4b1e      	ldr	r3, [pc, #120]	; (80009f8 <handler_keyIN_enterKey_DisplayLCD+0xfc>)
 8000980:	785b      	ldrb	r3, [r3, #1]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d130      	bne.n	80009e8 <handler_keyIN_enterKey_DisplayLCD+0xec>
		  {
			  CLCD_I2C_SetCursor(LCD_user, row_key_num, 1);
 8000986:	4b1f      	ldr	r3, [pc, #124]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2201      	movs	r2, #1
 800098c:	4619      	mov	r1, r3
 800098e:	68f8      	ldr	r0, [r7, #12]
 8000990:	f7ff fd16 	bl	80003c0 <CLCD_I2C_SetCursor>
			  CLCD_I2C_WriteChar(LCD_user, *key);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	4619      	mov	r1, r3
 800099a:	68f8      	ldr	r0, [r7, #12]
 800099c:	f7ff fd6a 	bl	8000474 <CLCD_I2C_WriteChar>

			  password[row_key_num - ROW_BEGIN_KEPAD_NUM] = *key;
 80009a0:	4b18      	ldr	r3, [pc, #96]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	3b09      	subs	r3, #9
 80009a6:	683a      	ldr	r2, [r7, #0]
 80009a8:	4413      	add	r3, r2
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	7812      	ldrb	r2, [r2, #0]
 80009ae:	701a      	strb	r2, [r3, #0]
			  row_key_num++;
 80009b0:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	3301      	adds	r3, #1
 80009b6:	b2da      	uxtb	r2, r3
 80009b8:	4b12      	ldr	r3, [pc, #72]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 80009ba:	701a      	strb	r2, [r3, #0]
			  *key = KEYPAD_NOT_PRESSED;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]

			  if(row_key_num > SIZE_ROW_NUM)
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2b09      	cmp	r3, #9
 80009c8:	d90c      	bls.n	80009e4 <handler_keyIN_enterKey_DisplayLCD+0xe8>
			  {
				  state_button = BUTTON;
 80009ca:	2301      	movs	r3, #1
 80009cc:	72fb      	strb	r3, [r7, #11]
				  /*Neu Mang hinh nhap du 5 so*/
				  /*reset mang hinh*/
				  CLCD_I2C_Clear(LCD_user);
 80009ce:	68f8      	ldr	r0, [r7, #12]
 80009d0:	f7ff fe08 	bl	80005e4 <CLCD_I2C_Clear>

				  state_star_pass = STAR;
 80009d4:	4b0a      	ldr	r3, [pc, #40]	; (8000a00 <handler_keyIN_enterKey_DisplayLCD+0x104>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	701a      	strb	r2, [r3, #0]
				  row_key_num = ROW_BEGIN_KEPAD_NUM;
 80009da:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 80009dc:	2209      	movs	r2, #9
 80009de:	701a      	strb	r2, [r3, #0]
				  return KEY_OK;
 80009e0:	2301      	movs	r3, #1
 80009e2:	e004      	b.n	80009ee <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
			  else
			  {
				  return KEY_NOT;
 80009e4:	2300      	movs	r3, #0
 80009e6:	e002      	b.n	80009ee <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
		  }/*END if(enter_num_pass.signal_enter_num == PROCESSING)*/
		  else
		  {
			  return KEY_NOT;
 80009e8:	2300      	movs	r3, #0
 80009ea:	e000      	b.n	80009ee <handler_keyIN_enterKey_DisplayLCD+0xf2>
		  }
	  }/*END if(*key != KEYPAD_NOT_PRESSED)*/
	  else
	  {
		  return KEY_NOT;
 80009ec:	2300      	movs	r3, #0
	  }
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3710      	adds	r7, #16
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000080 	.word	0x20000080
 80009fc:	20000001 	.word	0x20000001
 8000a00:	20000189 	.word	0x20000189
 8000a04:	20000000 	.word	0x20000000

08000a08 <handler_keyIN_CheckPIN_NUM>:



void handler_keyIN_CheckPIN_NUM(char * num_pin_buffer)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	static uint8_t counter = 0;
	if(enter_num_pass.signal_enter_num == PROCESSING)
 8000a10:	4b36      	ldr	r3, [pc, #216]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000a12:	785b      	ldrb	r3, [r3, #1]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d12d      	bne.n	8000a74 <handler_keyIN_CheckPIN_NUM+0x6c>
	{
		counter = 0;
 8000a18:	4b35      	ldr	r3, [pc, #212]	; (8000af0 <handler_keyIN_CheckPIN_NUM+0xe8>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
		num_ok = 0;
 8000a1e:	4b35      	ldr	r3, [pc, #212]	; (8000af4 <handler_keyIN_CheckPIN_NUM+0xec>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	701a      	strb	r2, [r3, #0]
		enter_num_pass.signal_enter_num = NOT_DONE;
 8000a24:	4b31      	ldr	r3, [pc, #196]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	705a      	strb	r2, [r3, #1]
		for(uint8_t j = 0; j < 7; j++)
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	73fb      	strb	r3, [r7, #15]
 8000a2e:	e016      	b.n	8000a5e <handler_keyIN_CheckPIN_NUM+0x56>
		{
			if(strstr(num_pin_buffer, jagged_num[j]) != NULL)
 8000a30:	7bfb      	ldrb	r3, [r7, #15]
 8000a32:	4a31      	ldr	r2, [pc, #196]	; (8000af8 <handler_keyIN_CheckPIN_NUM+0xf0>)
 8000a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a38:	4619      	mov	r1, r3
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f004 fa20 	bl	8004e80 <strstr>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d008      	beq.n	8000a58 <handler_keyIN_CheckPIN_NUM+0x50>
			{
				num_ok = j;
 8000a46:	4a2b      	ldr	r2, [pc, #172]	; (8000af4 <handler_keyIN_CheckPIN_NUM+0xec>)
 8000a48:	7bfb      	ldrb	r3, [r7, #15]
 8000a4a:	7013      	strb	r3, [r2, #0]
				counter++;
 8000a4c:	4b28      	ldr	r3, [pc, #160]	; (8000af0 <handler_keyIN_CheckPIN_NUM+0xe8>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	3301      	adds	r3, #1
 8000a52:	b2da      	uxtb	r2, r3
 8000a54:	4b26      	ldr	r3, [pc, #152]	; (8000af0 <handler_keyIN_CheckPIN_NUM+0xe8>)
 8000a56:	701a      	strb	r2, [r3, #0]
		for(uint8_t j = 0; j < 7; j++)
 8000a58:	7bfb      	ldrb	r3, [r7, #15]
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	73fb      	strb	r3, [r7, #15]
 8000a5e:	7bfb      	ldrb	r3, [r7, #15]
 8000a60:	2b06      	cmp	r3, #6
 8000a62:	d9e5      	bls.n	8000a30 <handler_keyIN_CheckPIN_NUM+0x28>
			}
		}
		if(counter == 0)
 8000a64:	4b22      	ldr	r3, [pc, #136]	; (8000af0 <handler_keyIN_CheckPIN_NUM+0xe8>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d12c      	bne.n	8000ac6 <handler_keyIN_CheckPIN_NUM+0xbe>
		{
			num_ok = 0;
 8000a6c:	4b21      	ldr	r3, [pc, #132]	; (8000af4 <handler_keyIN_CheckPIN_NUM+0xec>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	701a      	strb	r2, [r3, #0]
 8000a72:	e028      	b.n	8000ac6 <handler_keyIN_CheckPIN_NUM+0xbe>
		}
	}
	else if(enter_num_pass.signal_enter_pass == PROCESSING && counter != 0)
 8000a74:	4b1d      	ldr	r3, [pc, #116]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d11b      	bne.n	8000ab4 <handler_keyIN_CheckPIN_NUM+0xac>
 8000a7c:	4b1c      	ldr	r3, [pc, #112]	; (8000af0 <handler_keyIN_CheckPIN_NUM+0xe8>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d017      	beq.n	8000ab4 <handler_keyIN_CheckPIN_NUM+0xac>
	{
		enter_num_pass.signal_enter_pass = NOT_DONE;
 8000a84:	4b19      	ldr	r3, [pc, #100]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	701a      	strb	r2, [r3, #0]
		if(strstr(num_pin_buffer, jagged_pass[num_ok]) != NULL)
 8000a8a:	4b1a      	ldr	r3, [pc, #104]	; (8000af4 <handler_keyIN_CheckPIN_NUM+0xec>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	461a      	mov	r2, r3
 8000a90:	4b1a      	ldr	r3, [pc, #104]	; (8000afc <handler_keyIN_CheckPIN_NUM+0xf4>)
 8000a92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a96:	4619      	mov	r1, r3
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f004 f9f1 	bl	8004e80 <strstr>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d003      	beq.n	8000aac <handler_keyIN_CheckPIN_NUM+0xa4>
		{
			Index_mode = INDEX_MODE_OKE_PASS;
 8000aa4:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <handler_keyIN_CheckPIN_NUM+0xf8>)
 8000aa6:	2203      	movs	r2, #3
 8000aa8:	701a      	strb	r2, [r3, #0]
		if(strstr(num_pin_buffer, jagged_pass[num_ok]) != NULL)
 8000aaa:	e00c      	b.n	8000ac6 <handler_keyIN_CheckPIN_NUM+0xbe>
		}
		else
		{
			Index_mode = INDEX_MODE_NO_OKE_PASS;
 8000aac:	4b14      	ldr	r3, [pc, #80]	; (8000b00 <handler_keyIN_CheckPIN_NUM+0xf8>)
 8000aae:	2204      	movs	r2, #4
 8000ab0:	701a      	strb	r2, [r3, #0]
		if(strstr(num_pin_buffer, jagged_pass[num_ok]) != NULL)
 8000ab2:	e008      	b.n	8000ac6 <handler_keyIN_CheckPIN_NUM+0xbe>
		}
	}
	else
	{
		enter_num_pass.signal_enter_num = NOT_DONE;
 8000ab4:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	705a      	strb	r2, [r3, #1]
		enter_num_pass.signal_enter_pass = NOT_DONE;
 8000aba:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	701a      	strb	r2, [r3, #0]
		Index_mode = INDEX_MODE_NO_OKE_PASS;
 8000ac0:	4b0f      	ldr	r3, [pc, #60]	; (8000b00 <handler_keyIN_CheckPIN_NUM+0xf8>)
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	701a      	strb	r2, [r3, #0]
	}
	/*Reset*/
	for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	73bb      	strb	r3, [r7, #14]
 8000aca:	e007      	b.n	8000adc <handler_keyIN_CheckPIN_NUM+0xd4>
	{
		num_pin_buffer[i] = 0;
 8000acc:	7bbb      	ldrb	r3, [r7, #14]
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000ad6:	7bbb      	ldrb	r3, [r7, #14]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	73bb      	strb	r3, [r7, #14]
 8000adc:	7bbb      	ldrb	r3, [r7, #14]
 8000ade:	2b03      	cmp	r3, #3
 8000ae0:	d9f4      	bls.n	8000acc <handler_keyIN_CheckPIN_NUM+0xc4>
	}
}
 8000ae2:	bf00      	nop
 8000ae4:	bf00      	nop
 8000ae6:	3710      	adds	r7, #16
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	20000080 	.word	0x20000080
 8000af0:	20000185 	.word	0x20000185
 8000af4:	20000184 	.word	0x20000184
 8000af8:	2000000c 	.word	0x2000000c
 8000afc:	20000060 	.word	0x20000060
 8000b00:	2000018a 	.word	0x2000018a

08000b04 <lcd_user_display>:
    -STATUS_DISPLAY_TYPEDEF status_display         : STATUS_1 -> STATUS_7
  +) RETURN:
    -void
*/
static void lcd_user_display(CLCD_I2C_Name* LCD_user, STATUS_DISPLAY_TYPEDEF status_display)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	70fb      	strb	r3, [r7, #3]
	if(language == ENGLISH)
 8000b10:	4bb3      	ldr	r3, [pc, #716]	; (8000de0 <lcd_user_display+0x2dc>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	f040 810d 	bne.w	8000d34 <lcd_user_display+0x230>
	{
		if(status_display == STATUS_BEGIN)
 8000b1a:	78fb      	ldrb	r3, [r7, #3]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d124      	bne.n	8000b6a <lcd_user_display+0x66>
		{
			// dislay hello ! Status_Display=0
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000b20:	2200      	movs	r2, #0
 8000b22:	2100      	movs	r1, #0
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f7ff fc4b 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TRUONG DHBK-DHDN");
 8000b2a:	49ae      	ldr	r1, [pc, #696]	; (8000de4 <lcd_user_display+0x2e0>)
 8000b2c:	6878      	ldr	r0, [r7, #4]
 8000b2e:	f7ff fcf3 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 4, 1);
 8000b32:	2201      	movs	r2, #1
 8000b34:	2104      	movs	r1, #4
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f7ff fc42 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SV-NV-KH");
 8000b3c:	49aa      	ldr	r1, [pc, #680]	; (8000de8 <lcd_user_display+0x2e4>)
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f7ff fcea 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000b44:	2202      	movs	r2, #2
 8000b46:	2104      	movs	r1, #4
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f7ff fc39 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TU THUOC");
 8000b4e:	49a7      	ldr	r1, [pc, #668]	; (8000dec <lcd_user_display+0x2e8>)
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f7ff fce1 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 2, 3);
 8000b56:	2203      	movs	r2, #3
 8000b58:	2102      	movs	r1, #2
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f7ff fc30 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Press \"Enter\"!");
 8000b60:	49a3      	ldr	r1, [pc, #652]	; (8000df0 <lcd_user_display+0x2ec>)
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff fcd8 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 0, 3);
			CLCD_I2C_WriteString(LCD_user,"-EXIT");
		}
	}/*END if(language == ENGLISH)*/
}
 8000b68:	e233      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_MENU)
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d124      	bne.n	8000bba <lcd_user_display+0xb6>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2103      	movs	r1, #3
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f7ff fc23 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SELECT MODE");
 8000b7a:	499e      	ldr	r1, [pc, #632]	; (8000df4 <lcd_user_display+0x2f0>)
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f7ff fccb 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000b82:	2201      	movs	r2, #1
 8000b84:	2100      	movs	r1, #0
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f7ff fc1a 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Language");
 8000b8c:	499a      	ldr	r1, [pc, #616]	; (8000df8 <lcd_user_display+0x2f4>)
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f7ff fcc2 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000b94:	2202      	movs	r2, #2
 8000b96:	2100      	movs	r1, #0
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f7ff fc11 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Enter password");
 8000b9e:	4997      	ldr	r1, [pc, #604]	; (8000dfc <lcd_user_display+0x2f8>)
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f7ff fcb9 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000ba6:	2203      	movs	r2, #3
 8000ba8:	2100      	movs	r1, #0
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f7ff fc08 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Exit");
 8000bb0:	4993      	ldr	r1, [pc, #588]	; (8000e00 <lcd_user_display+0x2fc>)
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f7ff fcb0 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000bb8:	e20b      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN)							// PASSWORD
 8000bba:	78fb      	ldrb	r3, [r7, #3]
 8000bbc:	2b03      	cmp	r3, #3
 8000bbe:	d152      	bne.n	8000c66 <lcd_user_display+0x162>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	6878      	ldr	r0, [r7, #4]
 8000bc6:	f7ff fbfb 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Information:");
 8000bca:	498e      	ldr	r1, [pc, #568]	; (8000e04 <lcd_user_display+0x300>)
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff fca3 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f7ff fbf2 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-NUM:");
 8000bdc:	498a      	ldr	r1, [pc, #552]	; (8000e08 <lcd_user_display+0x304>)
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f7ff fc9a 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000be4:	4b89      	ldr	r3, [pc, #548]	; (8000e0c <lcd_user_display+0x308>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d109      	bne.n	8000c00 <lcd_user_display+0xfc>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000bec:	2201      	movs	r2, #1
 8000bee:	2108      	movs	r1, #8
 8000bf0:	6878      	ldr	r0, [r7, #4]
 8000bf2:	f7ff fbe5 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*");
 8000bf6:	4986      	ldr	r1, [pc, #536]	; (8000e10 <lcd_user_display+0x30c>)
 8000bf8:	6878      	ldr	r0, [r7, #4]
 8000bfa:	f7ff fc8d 	bl	8000518 <CLCD_I2C_WriteString>
 8000bfe:	e008      	b.n	8000c12 <lcd_user_display+0x10e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000c00:	2201      	movs	r2, #1
 8000c02:	2108      	movs	r1, #8
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	f7ff fbdb 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000c0a:	4982      	ldr	r1, [pc, #520]	; (8000e14 <lcd_user_display+0x310>)
 8000c0c:	6878      	ldr	r0, [r7, #4]
 8000c0e:	f7ff fc83 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000c12:	2202      	movs	r2, #2
 8000c14:	2100      	movs	r1, #0
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff fbd2 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-PIN: ");
 8000c1c:	497e      	ldr	r1, [pc, #504]	; (8000e18 <lcd_user_display+0x314>)
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	f7ff fc7a 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000c24:	4b79      	ldr	r3, [pc, #484]	; (8000e0c <lcd_user_display+0x308>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d109      	bne.n	8000c40 <lcd_user_display+0x13c>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000c2c:	2202      	movs	r2, #2
 8000c2e:	2108      	movs	r1, #8
 8000c30:	6878      	ldr	r0, [r7, #4]
 8000c32:	f7ff fbc5 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*****");
 8000c36:	4979      	ldr	r1, [pc, #484]	; (8000e1c <lcd_user_display+0x318>)
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f7ff fc6d 	bl	8000518 <CLCD_I2C_WriteString>
 8000c3e:	e008      	b.n	8000c52 <lcd_user_display+0x14e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000c40:	2202      	movs	r2, #2
 8000c42:	2108      	movs	r1, #8
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f7ff fbbb 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000c4a:	4972      	ldr	r1, [pc, #456]	; (8000e14 <lcd_user_display+0x310>)
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff fc63 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000c52:	2203      	movs	r2, #3
 8000c54:	2100      	movs	r1, #0
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f7ff fbb2 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Exit");
 8000c5c:	4968      	ldr	r1, [pc, #416]	; (8000e00 <lcd_user_display+0x2fc>)
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f7ff fc5a 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000c64:	e1b5      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_OK)
 8000c66:	78fb      	ldrb	r3, [r7, #3]
 8000c68:	2b04      	cmp	r3, #4
 8000c6a:	d11b      	bne.n	8000ca4 <lcd_user_display+0x1a0>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2100      	movs	r1, #0
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f7ff fba5 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Password OKE!");
 8000c76:	496a      	ldr	r1, [pc, #424]	; (8000e20 <lcd_user_display+0x31c>)
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f7ff fc4d 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000c7e:	2201      	movs	r2, #1
 8000c80:	2100      	movs	r1, #0
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	f7ff fb9c 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Wait few ");
 8000c88:	4966      	ldr	r1, [pc, #408]	; (8000e24 <lcd_user_display+0x320>)
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	f7ff fc44 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 3, 2);
 8000c90:	2202      	movs	r2, #2
 8000c92:	2103      	movs	r1, #3
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f7ff fb93 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"minutes...");
 8000c9a:	4963      	ldr	r1, [pc, #396]	; (8000e28 <lcd_user_display+0x324>)
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff fc3b 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000ca2:	e196      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_FAIL)
 8000ca4:	78fb      	ldrb	r3, [r7, #3]
 8000ca6:	2b05      	cmp	r3, #5
 8000ca8:	d11b      	bne.n	8000ce2 <lcd_user_display+0x1de>
		  CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000caa:	2200      	movs	r2, #0
 8000cac:	2100      	movs	r1, #0
 8000cae:	6878      	ldr	r0, [r7, #4]
 8000cb0:	f7ff fb86 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"Password FAIL!");
 8000cb4:	495d      	ldr	r1, [pc, #372]	; (8000e2c <lcd_user_display+0x328>)
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff fc2e 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff fb7d 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"\"Enter\" to enter");
 8000cc6:	495a      	ldr	r1, [pc, #360]	; (8000e30 <lcd_user_display+0x32c>)
 8000cc8:	6878      	ldr	r0, [r7, #4]
 8000cca:	f7ff fc25 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000cce:	2202      	movs	r2, #2
 8000cd0:	2104      	movs	r1, #4
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f7ff fb74 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"new password :<");
 8000cd8:	4956      	ldr	r1, [pc, #344]	; (8000e34 <lcd_user_display+0x330>)
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f7ff fc1c 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000ce0:	e177      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_LANGUAGE)
 8000ce2:	78fb      	ldrb	r3, [r7, #3]
 8000ce4:	2b06      	cmp	r3, #6
 8000ce6:	f040 8174 	bne.w	8000fd2 <lcd_user_display+0x4ce>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2103      	movs	r1, #3
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff fb66 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Language");
 8000cf4:	4950      	ldr	r1, [pc, #320]	; (8000e38 <lcd_user_display+0x334>)
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	f7ff fc0e 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	2100      	movs	r1, #0
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff fb5d 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-VietNamese");
 8000d06:	494d      	ldr	r1, [pc, #308]	; (8000e3c <lcd_user_display+0x338>)
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f7ff fc05 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000d0e:	2202      	movs	r2, #2
 8000d10:	2100      	movs	r1, #0
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff fb54 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-English");
 8000d18:	4949      	ldr	r1, [pc, #292]	; (8000e40 <lcd_user_display+0x33c>)
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f7ff fbfc 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000d20:	2203      	movs	r2, #3
 8000d22:	2100      	movs	r1, #0
 8000d24:	6878      	ldr	r0, [r7, #4]
 8000d26:	f7ff fb4b 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-EXIT");
 8000d2a:	4946      	ldr	r1, [pc, #280]	; (8000e44 <lcd_user_display+0x340>)
 8000d2c:	6878      	ldr	r0, [r7, #4]
 8000d2e:	f7ff fbf3 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000d32:	e14e      	b.n	8000fd2 <lcd_user_display+0x4ce>
	else if(language == VIETNAMESE)
 8000d34:	4b2a      	ldr	r3, [pc, #168]	; (8000de0 <lcd_user_display+0x2dc>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	f040 814a 	bne.w	8000fd2 <lcd_user_display+0x4ce>
		if(status_display == STATUS_BEGIN)
 8000d3e:	78fb      	ldrb	r3, [r7, #3]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d124      	bne.n	8000d8e <lcd_user_display+0x28a>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000d44:	2200      	movs	r2, #0
 8000d46:	2100      	movs	r1, #0
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f7ff fb39 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TRUONG DHBK-DHDN");
 8000d4e:	4925      	ldr	r1, [pc, #148]	; (8000de4 <lcd_user_display+0x2e0>)
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff fbe1 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 4, 1);
 8000d56:	2201      	movs	r2, #1
 8000d58:	2104      	movs	r1, #4
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff fb30 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SV-NV-KH");
 8000d60:	4921      	ldr	r1, [pc, #132]	; (8000de8 <lcd_user_display+0x2e4>)
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	f7ff fbd8 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000d68:	2202      	movs	r2, #2
 8000d6a:	2104      	movs	r1, #4
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff fb27 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TU THUOC");
 8000d72:	491e      	ldr	r1, [pc, #120]	; (8000dec <lcd_user_display+0x2e8>)
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff fbcf 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 2, 3);
 8000d7a:	2203      	movs	r2, #3
 8000d7c:	2102      	movs	r1, #2
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f7ff fb1e 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Nhan \"Enter\"!");
 8000d84:	4930      	ldr	r1, [pc, #192]	; (8000e48 <lcd_user_display+0x344>)
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff fbc6 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000d8c:	e121      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_MENU)
 8000d8e:	78fb      	ldrb	r3, [r7, #3]
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d163      	bne.n	8000e5c <lcd_user_display+0x358>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff fb11 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Lua chon che do:");
 8000d9e:	492b      	ldr	r1, [pc, #172]	; (8000e4c <lcd_user_display+0x348>)
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f7ff fbb9 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000da6:	2201      	movs	r2, #1
 8000da8:	2100      	movs	r1, #0
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f7ff fb08 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Ngon ngu");
 8000db0:	4927      	ldr	r1, [pc, #156]	; (8000e50 <lcd_user_display+0x34c>)
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f7ff fbb0 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000db8:	2202      	movs	r2, #2
 8000dba:	2100      	movs	r1, #0
 8000dbc:	6878      	ldr	r0, [r7, #4]
 8000dbe:	f7ff faff 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Nhap ma pin");
 8000dc2:	4924      	ldr	r1, [pc, #144]	; (8000e54 <lcd_user_display+0x350>)
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f7ff fba7 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000dca:	2203      	movs	r2, #3
 8000dcc:	2100      	movs	r1, #0
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f7ff faf6 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Thoat");
 8000dd4:	4920      	ldr	r1, [pc, #128]	; (8000e58 <lcd_user_display+0x354>)
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f7ff fb9e 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000ddc:	e0f9      	b.n	8000fd2 <lcd_user_display+0x4ce>
 8000dde:	bf00      	nop
 8000de0:	2000018c 	.word	0x2000018c
 8000de4:	08005f7c 	.word	0x08005f7c
 8000de8:	08005f90 	.word	0x08005f90
 8000dec:	08005f9c 	.word	0x08005f9c
 8000df0:	08005fa8 	.word	0x08005fa8
 8000df4:	08005fb8 	.word	0x08005fb8
 8000df8:	08005fc4 	.word	0x08005fc4
 8000dfc:	08005fd0 	.word	0x08005fd0
 8000e00:	08005fe0 	.word	0x08005fe0
 8000e04:	08005fe8 	.word	0x08005fe8
 8000e08:	08005ff8 	.word	0x08005ff8
 8000e0c:	20000189 	.word	0x20000189
 8000e10:	08006000 	.word	0x08006000
 8000e14:	08006004 	.word	0x08006004
 8000e18:	08006008 	.word	0x08006008
 8000e1c:	08006010 	.word	0x08006010
 8000e20:	08006018 	.word	0x08006018
 8000e24:	08006028 	.word	0x08006028
 8000e28:	08006034 	.word	0x08006034
 8000e2c:	08006040 	.word	0x08006040
 8000e30:	08006050 	.word	0x08006050
 8000e34:	08006064 	.word	0x08006064
 8000e38:	08006074 	.word	0x08006074
 8000e3c:	08006080 	.word	0x08006080
 8000e40:	0800608c 	.word	0x0800608c
 8000e44:	08006098 	.word	0x08006098
 8000e48:	080060a0 	.word	0x080060a0
 8000e4c:	080060b0 	.word	0x080060b0
 8000e50:	080060c4 	.word	0x080060c4
 8000e54:	080060d0 	.word	0x080060d0
 8000e58:	080060e0 	.word	0x080060e0
		else if(status_display == STATUS_PIN)										//PASSWORD
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	2b03      	cmp	r3, #3
 8000e60:	d152      	bne.n	8000f08 <lcd_user_display+0x404>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2100      	movs	r1, #0
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f7ff faaa 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TT benh nhan:");
 8000e6c:	495b      	ldr	r1, [pc, #364]	; (8000fdc <lcd_user_display+0x4d8>)
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff fb52 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2100      	movs	r1, #0
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff faa1 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-STT:");
 8000e7e:	4958      	ldr	r1, [pc, #352]	; (8000fe0 <lcd_user_display+0x4dc>)
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f7ff fb49 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000e86:	4b57      	ldr	r3, [pc, #348]	; (8000fe4 <lcd_user_display+0x4e0>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d109      	bne.n	8000ea2 <lcd_user_display+0x39e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000e8e:	2201      	movs	r2, #1
 8000e90:	2108      	movs	r1, #8
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	f7ff fa94 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*");
 8000e98:	4953      	ldr	r1, [pc, #332]	; (8000fe8 <lcd_user_display+0x4e4>)
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff fb3c 	bl	8000518 <CLCD_I2C_WriteString>
 8000ea0:	e008      	b.n	8000eb4 <lcd_user_display+0x3b0>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	2108      	movs	r1, #8
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f7ff fa8a 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000eac:	494f      	ldr	r1, [pc, #316]	; (8000fec <lcd_user_display+0x4e8>)
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f7ff fb32 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff fa81 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-PIN: ");
 8000ebe:	494c      	ldr	r1, [pc, #304]	; (8000ff0 <lcd_user_display+0x4ec>)
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f7ff fb29 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000ec6:	4b47      	ldr	r3, [pc, #284]	; (8000fe4 <lcd_user_display+0x4e0>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d109      	bne.n	8000ee2 <lcd_user_display+0x3de>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000ece:	2202      	movs	r2, #2
 8000ed0:	2108      	movs	r1, #8
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f7ff fa74 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*****");
 8000ed8:	4946      	ldr	r1, [pc, #280]	; (8000ff4 <lcd_user_display+0x4f0>)
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f7ff fb1c 	bl	8000518 <CLCD_I2C_WriteString>
 8000ee0:	e008      	b.n	8000ef4 <lcd_user_display+0x3f0>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	2108      	movs	r1, #8
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff fa6a 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000eec:	493f      	ldr	r1, [pc, #252]	; (8000fec <lcd_user_display+0x4e8>)
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff fb12 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000ef4:	2203      	movs	r2, #3
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff fa61 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Thoat");
 8000efe:	493e      	ldr	r1, [pc, #248]	; (8000ff8 <lcd_user_display+0x4f4>)
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f7ff fb09 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000f06:	e064      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_OK)
 8000f08:	78fb      	ldrb	r3, [r7, #3]
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	d11b      	bne.n	8000f46 <lcd_user_display+0x442>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff fa54 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"PIN OKE!");
 8000f18:	4938      	ldr	r1, [pc, #224]	; (8000ffc <lcd_user_display+0x4f8>)
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff fafc 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2100      	movs	r1, #0
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff fa4b 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Cho");
 8000f2a:	4935      	ldr	r1, [pc, #212]	; (8001000 <lcd_user_display+0x4fc>)
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff faf3 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 3, 2);
 8000f32:	2202      	movs	r2, #2
 8000f34:	2103      	movs	r1, #3
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff fa42 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"1 phut...");
 8000f3c:	4931      	ldr	r1, [pc, #196]	; (8001004 <lcd_user_display+0x500>)
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff faea 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000f44:	e045      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_FAIL)
 8000f46:	78fb      	ldrb	r3, [r7, #3]
 8000f48:	2b05      	cmp	r3, #5
 8000f4a:	d11b      	bne.n	8000f84 <lcd_user_display+0x480>
		  CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2100      	movs	r1, #0
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f7ff fa35 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"PIN sai!");
 8000f56:	492c      	ldr	r1, [pc, #176]	; (8001008 <lcd_user_display+0x504>)
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f7ff fadd 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2100      	movs	r1, #0
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f7ff fa2c 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"\"Nhap\" de nhap");
 8000f68:	4928      	ldr	r1, [pc, #160]	; (800100c <lcd_user_display+0x508>)
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff fad4 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000f70:	2202      	movs	r2, #2
 8000f72:	2104      	movs	r1, #4
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f7ff fa23 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"PIN moi :<");
 8000f7a:	4925      	ldr	r1, [pc, #148]	; (8001010 <lcd_user_display+0x50c>)
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff facb 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000f82:	e026      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_LANGUAGE)
 8000f84:	78fb      	ldrb	r3, [r7, #3]
 8000f86:	2b06      	cmp	r3, #6
 8000f88:	d123      	bne.n	8000fd2 <lcd_user_display+0x4ce>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2103      	movs	r1, #3
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f7ff fa16 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Ngon ngu");
 8000f94:	491f      	ldr	r1, [pc, #124]	; (8001014 <lcd_user_display+0x510>)
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f7ff fabe 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff fa0d 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-VietNamese");
 8000fa6:	491c      	ldr	r1, [pc, #112]	; (8001018 <lcd_user_display+0x514>)
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f7ff fab5 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000fae:	2202      	movs	r2, #2
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f7ff fa04 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-English");
 8000fb8:	4918      	ldr	r1, [pc, #96]	; (800101c <lcd_user_display+0x518>)
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f7ff faac 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f7ff f9fb 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-EXIT");
 8000fca:	4915      	ldr	r1, [pc, #84]	; (8001020 <lcd_user_display+0x51c>)
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff faa3 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	080060e8 	.word	0x080060e8
 8000fe0:	080060f8 	.word	0x080060f8
 8000fe4:	20000189 	.word	0x20000189
 8000fe8:	08006000 	.word	0x08006000
 8000fec:	08006004 	.word	0x08006004
 8000ff0:	08006008 	.word	0x08006008
 8000ff4:	08006010 	.word	0x08006010
 8000ff8:	080060e0 	.word	0x080060e0
 8000ffc:	08006100 	.word	0x08006100
 8001000:	0800610c 	.word	0x0800610c
 8001004:	08006110 	.word	0x08006110
 8001008:	0800611c 	.word	0x0800611c
 800100c:	08006128 	.word	0x08006128
 8001010:	08006138 	.word	0x08006138
 8001014:	08006144 	.word	0x08006144
 8001018:	08006080 	.word	0x08006080
 800101c:	0800608c 	.word	0x0800608c
 8001020:	08006098 	.word	0x08006098

08001024 <lcd_system_handler>:


//************************** High Level Function ****************************************************************//
void lcd_system_handler(CLCD_I2C_Name* LCD_user)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
	if(delete)
 800102c:	4b7c      	ldr	r3, [pc, #496]	; (8001220 <lcd_system_handler+0x1fc>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d005      	beq.n	8001040 <lcd_system_handler+0x1c>
	{
		CLCD_I2C_Clear(LCD_user);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff fad5 	bl	80005e4 <CLCD_I2C_Clear>
		delete = 0;
 800103a:	4b79      	ldr	r3, [pc, #484]	; (8001220 <lcd_system_handler+0x1fc>)
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
	}
	if(Mode == 0)												//Begin
 8001040:	4b78      	ldr	r3, [pc, #480]	; (8001224 <lcd_system_handler+0x200>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	2b00      	cmp	r3, #0
 8001048:	d112      	bne.n	8001070 <lcd_system_handler+0x4c>
	{
		Config = CONFIG_ROW0;
 800104a:	4b77      	ldr	r3, [pc, #476]	; (8001228 <lcd_system_handler+0x204>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
		Enter = 0;
 8001050:	4b76      	ldr	r3, [pc, #472]	; (800122c <lcd_system_handler+0x208>)
 8001052:	2200      	movs	r2, #0
 8001054:	701a      	strb	r2, [r3, #0]
		Status_Display = STATUS_BEGIN;
 8001056:	4b76      	ldr	r3, [pc, #472]	; (8001230 <lcd_system_handler+0x20c>)
 8001058:	2201      	movs	r2, #1
 800105a:	701a      	strb	r2, [r3, #0]
		lcd_user_display(LCD_user, Status_Display);
 800105c:	4b74      	ldr	r3, [pc, #464]	; (8001230 <lcd_system_handler+0x20c>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	4619      	mov	r1, r3
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff fd4e 	bl	8000b04 <lcd_user_display>
		Index_mode = INDEX_MODE_MENU;
 8001068:	4b72      	ldr	r3, [pc, #456]	; (8001234 <lcd_system_handler+0x210>)
 800106a:	2200      	movs	r2, #0
 800106c:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_PIN;
                delete = 1;
            }
		}
	}/*END if(Mode == 1)*/
}
 800106e:	e18d      	b.n	800138c <lcd_system_handler+0x368>
	else if(Mode == 1)
 8001070:	4b6c      	ldr	r3, [pc, #432]	; (8001224 <lcd_system_handler+0x200>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	b2db      	uxtb	r3, r3
 8001076:	2b01      	cmp	r3, #1
 8001078:	f040 8188 	bne.w	800138c <lcd_system_handler+0x368>
		if(Index_mode == INDEX_MODE_MENU)						//  Select modes
 800107c:	4b6d      	ldr	r3, [pc, #436]	; (8001234 <lcd_system_handler+0x210>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d165      	bne.n	8001150 <lcd_system_handler+0x12c>
			if (flag_button)
 8001084:	4b6c      	ldr	r3, [pc, #432]	; (8001238 <lcd_system_handler+0x214>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d005      	beq.n	800109a <lcd_system_handler+0x76>
				CLCD_I2C_Clear(LCD_user);
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f7ff faa8 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 8001094:	4b68      	ldr	r3, [pc, #416]	; (8001238 <lcd_system_handler+0x214>)
 8001096:	2200      	movs	r2, #0
 8001098:	701a      	strb	r2, [r3, #0]
			Status_Display = STATUS_MENU;
 800109a:	4b65      	ldr	r3, [pc, #404]	; (8001230 <lcd_system_handler+0x20c>)
 800109c:	2202      	movs	r2, #2
 800109e:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 80010a0:	4b61      	ldr	r3, [pc, #388]	; (8001228 <lcd_system_handler+0x204>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	b25b      	sxtb	r3, r3
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d045      	beq.n	8001136 <lcd_system_handler+0x112>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 80010aa:	4b5f      	ldr	r3, [pc, #380]	; (8001228 <lcd_system_handler+0x204>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	b25b      	sxtb	r3, r3
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	461a      	mov	r2, r3
 80010b4:	210f      	movs	r1, #15
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff f982 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 80010bc:	495f      	ldr	r1, [pc, #380]	; (800123c <lcd_system_handler+0x218>)
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff fa2a 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 80010c4:	4b59      	ldr	r3, [pc, #356]	; (800122c <lcd_system_handler+0x208>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d039      	beq.n	8001142 <lcd_system_handler+0x11e>
					Enter = 0;
 80010ce:	4b57      	ldr	r3, [pc, #348]	; (800122c <lcd_system_handler+0x208>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)
 80010d4:	4b54      	ldr	r3, [pc, #336]	; (8001228 <lcd_system_handler+0x204>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d108      	bne.n	80010f0 <lcd_system_handler+0xcc>
                        Index_mode = INDEX_MODE_LANGUAGE;
 80010de:	4b55      	ldr	r3, [pc, #340]	; (8001234 <lcd_system_handler+0x210>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW1;
 80010e4:	4b50      	ldr	r3, [pc, #320]	; (8001228 <lcd_system_handler+0x204>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 80010ea:	4b4d      	ldr	r3, [pc, #308]	; (8001220 <lcd_system_handler+0x1fc>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW2)
 80010f0:	4b4d      	ldr	r3, [pc, #308]	; (8001228 <lcd_system_handler+0x204>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	b25b      	sxtb	r3, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d108      	bne.n	800110c <lcd_system_handler+0xe8>
                        Index_mode = INDEX_MODE_PIN;
 80010fa:	4b4e      	ldr	r3, [pc, #312]	; (8001234 <lcd_system_handler+0x210>)
 80010fc:	2202      	movs	r2, #2
 80010fe:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW1;
 8001100:	4b49      	ldr	r3, [pc, #292]	; (8001228 <lcd_system_handler+0x204>)
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 8001106:	4b46      	ldr	r3, [pc, #280]	; (8001220 <lcd_system_handler+0x1fc>)
 8001108:	2201      	movs	r2, #1
 800110a:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 800110c:	4b46      	ldr	r3, [pc, #280]	; (8001228 <lcd_system_handler+0x204>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b25b      	sxtb	r3, r3
 8001112:	2b03      	cmp	r3, #3
 8001114:	d115      	bne.n	8001142 <lcd_system_handler+0x11e>
                        Index_mode = INDEX_MODE_LANGUAGE;
 8001116:	4b47      	ldr	r3, [pc, #284]	; (8001234 <lcd_system_handler+0x210>)
 8001118:	2201      	movs	r2, #1
 800111a:	701a      	strb	r2, [r3, #0]
                        Mode = 0;
 800111c:	4b41      	ldr	r3, [pc, #260]	; (8001224 <lcd_system_handler+0x200>)
 800111e:	2200      	movs	r2, #0
 8001120:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW0;
 8001122:	4b41      	ldr	r3, [pc, #260]	; (8001228 <lcd_system_handler+0x204>)
 8001124:	2200      	movs	r2, #0
 8001126:	701a      	strb	r2, [r3, #0]
                        Status_Display = STATUS_BEGIN;
 8001128:	4b41      	ldr	r3, [pc, #260]	; (8001230 <lcd_system_handler+0x20c>)
 800112a:	2201      	movs	r2, #1
 800112c:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 800112e:	4b3c      	ldr	r3, [pc, #240]	; (8001220 <lcd_system_handler+0x1fc>)
 8001130:	2201      	movs	r2, #1
 8001132:	701a      	strb	r2, [r3, #0]
 8001134:	e005      	b.n	8001142 <lcd_system_handler+0x11e>
				Config = CONFIG_ROW1;
 8001136:	4b3c      	ldr	r3, [pc, #240]	; (8001228 <lcd_system_handler+0x204>)
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 800113c:	4b3b      	ldr	r3, [pc, #236]	; (800122c <lcd_system_handler+0x208>)
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001142:	4b3b      	ldr	r3, [pc, #236]	; (8001230 <lcd_system_handler+0x20c>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	4619      	mov	r1, r3
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f7ff fcdb 	bl	8000b04 <lcd_user_display>
}
 800114e:	e11d      	b.n	800138c <lcd_system_handler+0x368>
		else if(INDEX_MODE_LANGUAGE == Index_mode)					// Languge
 8001150:	4b38      	ldr	r3, [pc, #224]	; (8001234 <lcd_system_handler+0x210>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b01      	cmp	r3, #1
 8001156:	d175      	bne.n	8001244 <lcd_system_handler+0x220>
			Status_Display = STATUS_LANGUAGE;
 8001158:	4b35      	ldr	r3, [pc, #212]	; (8001230 <lcd_system_handler+0x20c>)
 800115a:	2206      	movs	r2, #6
 800115c:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 800115e:	4b34      	ldr	r3, [pc, #208]	; (8001230 <lcd_system_handler+0x20c>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	4619      	mov	r1, r3
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff fccd 	bl	8000b04 <lcd_user_display>
			if (flag_button)
 800116a:	4b33      	ldr	r3, [pc, #204]	; (8001238 <lcd_system_handler+0x214>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d005      	beq.n	8001180 <lcd_system_handler+0x15c>
				CLCD_I2C_Clear(LCD_user);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff fa35 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 800117a:	4b2f      	ldr	r3, [pc, #188]	; (8001238 <lcd_system_handler+0x214>)
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 8001180:	4b29      	ldr	r3, [pc, #164]	; (8001228 <lcd_system_handler+0x204>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b25b      	sxtb	r3, r3
 8001186:	2b00      	cmp	r3, #0
 8001188:	d03c      	beq.n	8001204 <lcd_system_handler+0x1e0>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 800118a:	4b27      	ldr	r3, [pc, #156]	; (8001228 <lcd_system_handler+0x204>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b25b      	sxtb	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	461a      	mov	r2, r3
 8001194:	210f      	movs	r1, #15
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff f912 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 800119c:	4927      	ldr	r1, [pc, #156]	; (800123c <lcd_system_handler+0x218>)
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f7ff f9ba 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 80011a4:	4b21      	ldr	r3, [pc, #132]	; (800122c <lcd_system_handler+0x208>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d030      	beq.n	8001210 <lcd_system_handler+0x1ec>
					Enter = 0;
 80011ae:	4b1f      	ldr	r3, [pc, #124]	; (800122c <lcd_system_handler+0x208>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)
 80011b4:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <lcd_system_handler+0x204>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	b25b      	sxtb	r3, r3
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d105      	bne.n	80011ca <lcd_system_handler+0x1a6>
						language = VIETNAMESE;
 80011be:	4b20      	ldr	r3, [pc, #128]	; (8001240 <lcd_system_handler+0x21c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW3;
 80011c4:	4b18      	ldr	r3, [pc, #96]	; (8001228 <lcd_system_handler+0x204>)
 80011c6:	2203      	movs	r2, #3
 80011c8:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW2)
 80011ca:	4b17      	ldr	r3, [pc, #92]	; (8001228 <lcd_system_handler+0x204>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	b25b      	sxtb	r3, r3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d105      	bne.n	80011e0 <lcd_system_handler+0x1bc>
						language = ENGLISH;
 80011d4:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <lcd_system_handler+0x21c>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW3;
 80011da:	4b13      	ldr	r3, [pc, #76]	; (8001228 <lcd_system_handler+0x204>)
 80011dc:	2203      	movs	r2, #3
 80011de:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 80011e0:	4b11      	ldr	r3, [pc, #68]	; (8001228 <lcd_system_handler+0x204>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b25b      	sxtb	r3, r3
 80011e6:	2b03      	cmp	r3, #3
 80011e8:	d112      	bne.n	8001210 <lcd_system_handler+0x1ec>
                        Index_mode = INDEX_MODE_MENU;
 80011ea:	4b12      	ldr	r3, [pc, #72]	; (8001234 <lcd_system_handler+0x210>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW0;
 80011f0:	4b0d      	ldr	r3, [pc, #52]	; (8001228 <lcd_system_handler+0x204>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	701a      	strb	r2, [r3, #0]
                        Status_Display = STATUS_MENU;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <lcd_system_handler+0x20c>)
 80011f8:	2202      	movs	r2, #2
 80011fa:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 80011fc:	4b08      	ldr	r3, [pc, #32]	; (8001220 <lcd_system_handler+0x1fc>)
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
 8001202:	e005      	b.n	8001210 <lcd_system_handler+0x1ec>
				Config = CONFIG_ROW1;
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <lcd_system_handler+0x204>)
 8001206:	2201      	movs	r2, #1
 8001208:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 800120a:	4b08      	ldr	r3, [pc, #32]	; (800122c <lcd_system_handler+0x208>)
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001210:	4b07      	ldr	r3, [pc, #28]	; (8001230 <lcd_system_handler+0x20c>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	4619      	mov	r1, r3
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff fc74 	bl	8000b04 <lcd_user_display>
}
 800121c:	e0b6      	b.n	800138c <lcd_system_handler+0x368>
 800121e:	bf00      	nop
 8001220:	2000018d 	.word	0x2000018d
 8001224:	20000186 	.word	0x20000186
 8001228:	2000007c 	.word	0x2000007c
 800122c:	20000187 	.word	0x20000187
 8001230:	2000018b 	.word	0x2000018b
 8001234:	2000018a 	.word	0x2000018a
 8001238:	20000188 	.word	0x20000188
 800123c:	08006150 	.word	0x08006150
 8001240:	2000018c 	.word	0x2000018c
		else if(INDEX_MODE_PIN == Index_mode)						// Enter Password
 8001244:	4b53      	ldr	r3, [pc, #332]	; (8001394 <lcd_system_handler+0x370>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b02      	cmp	r3, #2
 800124a:	d15c      	bne.n	8001306 <lcd_system_handler+0x2e2>
			Status_Display = STATUS_PIN;
 800124c:	4b52      	ldr	r3, [pc, #328]	; (8001398 <lcd_system_handler+0x374>)
 800124e:	2203      	movs	r2, #3
 8001250:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001252:	4b51      	ldr	r3, [pc, #324]	; (8001398 <lcd_system_handler+0x374>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4619      	mov	r1, r3
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff fc53 	bl	8000b04 <lcd_user_display>
			if (flag_button)
 800125e:	4b4f      	ldr	r3, [pc, #316]	; (800139c <lcd_system_handler+0x378>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <lcd_system_handler+0x250>
				CLCD_I2C_Clear(LCD_user);
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff f9bb 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 800126e:	4b4b      	ldr	r3, [pc, #300]	; (800139c <lcd_system_handler+0x378>)
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 8001274:	4b4a      	ldr	r3, [pc, #296]	; (80013a0 <lcd_system_handler+0x37c>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	b25b      	sxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d036      	beq.n	80012ec <lcd_system_handler+0x2c8>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 800127e:	4b48      	ldr	r3, [pc, #288]	; (80013a0 <lcd_system_handler+0x37c>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	b25b      	sxtb	r3, r3
 8001284:	b2db      	uxtb	r3, r3
 8001286:	461a      	mov	r2, r3
 8001288:	210f      	movs	r1, #15
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff f898 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 8001290:	4944      	ldr	r1, [pc, #272]	; (80013a4 <lcd_system_handler+0x380>)
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff f940 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 8001298:	4b43      	ldr	r3, [pc, #268]	; (80013a8 <lcd_system_handler+0x384>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d02a      	beq.n	80012f8 <lcd_system_handler+0x2d4>
					Enter = 0;
 80012a2:	4b41      	ldr	r3, [pc, #260]	; (80013a8 <lcd_system_handler+0x384>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)	// Nhap so thu tu
 80012a8:	4b3d      	ldr	r3, [pc, #244]	; (80013a0 <lcd_system_handler+0x37c>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	b25b      	sxtb	r3, r3
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d102      	bne.n	80012b8 <lcd_system_handler+0x294>
						enter_num_pass.signal_enter_num = PROCESSING;
 80012b2:	4b3e      	ldr	r3, [pc, #248]	; (80013ac <lcd_system_handler+0x388>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	705a      	strb	r2, [r3, #1]
					if(Config == CONFIG_ROW2)	// Nhap pass
 80012b8:	4b39      	ldr	r3, [pc, #228]	; (80013a0 <lcd_system_handler+0x37c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	b25b      	sxtb	r3, r3
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d102      	bne.n	80012c8 <lcd_system_handler+0x2a4>
						enter_num_pass.signal_enter_pass = PROCESSING;
 80012c2:	4b3a      	ldr	r3, [pc, #232]	; (80013ac <lcd_system_handler+0x388>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 80012c8:	4b35      	ldr	r3, [pc, #212]	; (80013a0 <lcd_system_handler+0x37c>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	b25b      	sxtb	r3, r3
 80012ce:	2b03      	cmp	r3, #3
 80012d0:	d112      	bne.n	80012f8 <lcd_system_handler+0x2d4>
						Index_mode = INDEX_MODE_MENU;
 80012d2:	4b30      	ldr	r3, [pc, #192]	; (8001394 <lcd_system_handler+0x370>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW0;
 80012d8:	4b31      	ldr	r3, [pc, #196]	; (80013a0 <lcd_system_handler+0x37c>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]
						Status_Display = STATUS_MENU;
 80012de:	4b2e      	ldr	r3, [pc, #184]	; (8001398 <lcd_system_handler+0x374>)
 80012e0:	2202      	movs	r2, #2
 80012e2:	701a      	strb	r2, [r3, #0]
						delete = 1;
 80012e4:	4b32      	ldr	r3, [pc, #200]	; (80013b0 <lcd_system_handler+0x38c>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	701a      	strb	r2, [r3, #0]
 80012ea:	e005      	b.n	80012f8 <lcd_system_handler+0x2d4>
				Config = CONFIG_ROW1;
 80012ec:	4b2c      	ldr	r3, [pc, #176]	; (80013a0 <lcd_system_handler+0x37c>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 80012f2:	4b2d      	ldr	r3, [pc, #180]	; (80013a8 <lcd_system_handler+0x384>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 80012f8:	4b27      	ldr	r3, [pc, #156]	; (8001398 <lcd_system_handler+0x374>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	4619      	mov	r1, r3
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff fc00 	bl	8000b04 <lcd_user_display>
}
 8001304:	e042      	b.n	800138c <lcd_system_handler+0x368>
		else if(INDEX_MODE_OKE_PASS == Index_mode)					// Pass oke
 8001306:	4b23      	ldr	r3, [pc, #140]	; (8001394 <lcd_system_handler+0x370>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b03      	cmp	r3, #3
 800130c:	d11d      	bne.n	800134a <lcd_system_handler+0x326>
			Status_Display = STATUS_PIN_OK;
 800130e:	4b22      	ldr	r3, [pc, #136]	; (8001398 <lcd_system_handler+0x374>)
 8001310:	2204      	movs	r2, #4
 8001312:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001314:	4b20      	ldr	r3, [pc, #128]	; (8001398 <lcd_system_handler+0x374>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff fbf2 	bl	8000b04 <lcd_user_display>
			if(Enter)
 8001320:	4b21      	ldr	r3, [pc, #132]	; (80013a8 <lcd_system_handler+0x384>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	2b00      	cmp	r3, #0
 8001328:	d030      	beq.n	800138c <lcd_system_handler+0x368>
				Enter = 0;
 800132a:	4b1f      	ldr	r3, [pc, #124]	; (80013a8 <lcd_system_handler+0x384>)
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
                Index_mode = INDEX_MODE_MENU;
 8001330:	4b18      	ldr	r3, [pc, #96]	; (8001394 <lcd_system_handler+0x370>)
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]
                Config = CONFIG_ROW0;
 8001336:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <lcd_system_handler+0x37c>)
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_MENU;
 800133c:	4b16      	ldr	r3, [pc, #88]	; (8001398 <lcd_system_handler+0x374>)
 800133e:	2202      	movs	r2, #2
 8001340:	701a      	strb	r2, [r3, #0]
                delete = 1;
 8001342:	4b1b      	ldr	r3, [pc, #108]	; (80013b0 <lcd_system_handler+0x38c>)
 8001344:	2201      	movs	r2, #1
 8001346:	701a      	strb	r2, [r3, #0]
}
 8001348:	e020      	b.n	800138c <lcd_system_handler+0x368>
		else if(INDEX_MODE_NO_OKE_PASS == Index_mode)				// Pass fail
 800134a:	4b12      	ldr	r3, [pc, #72]	; (8001394 <lcd_system_handler+0x370>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b04      	cmp	r3, #4
 8001350:	d11c      	bne.n	800138c <lcd_system_handler+0x368>
			Status_Display = STATUS_PIN_FAIL;
 8001352:	4b11      	ldr	r3, [pc, #68]	; (8001398 <lcd_system_handler+0x374>)
 8001354:	2205      	movs	r2, #5
 8001356:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001358:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <lcd_system_handler+0x374>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4619      	mov	r1, r3
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff fbd0 	bl	8000b04 <lcd_user_display>
			if(Enter)
 8001364:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <lcd_system_handler+0x384>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2b00      	cmp	r3, #0
 800136c:	d00e      	beq.n	800138c <lcd_system_handler+0x368>
				Enter = 0;
 800136e:	4b0e      	ldr	r3, [pc, #56]	; (80013a8 <lcd_system_handler+0x384>)
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]
                Index_mode = INDEX_MODE_PIN;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <lcd_system_handler+0x370>)
 8001376:	2202      	movs	r2, #2
 8001378:	701a      	strb	r2, [r3, #0]
                Config = CONFIG_ROW0;
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <lcd_system_handler+0x37c>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_PIN;
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <lcd_system_handler+0x374>)
 8001382:	2203      	movs	r2, #3
 8001384:	701a      	strb	r2, [r3, #0]
                delete = 1;
 8001386:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <lcd_system_handler+0x38c>)
 8001388:	2201      	movs	r2, #1
 800138a:	701a      	strb	r2, [r3, #0]
}
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	2000018a 	.word	0x2000018a
 8001398:	2000018b 	.word	0x2000018b
 800139c:	20000188 	.word	0x20000188
 80013a0:	2000007c 	.word	0x2000007c
 80013a4:	08006150 	.word	0x08006150
 80013a8:	20000187 	.word	0x20000187
 80013ac:	20000080 	.word	0x20000080
 80013b0:	2000018d 	.word	0x2000018d

080013b4 <UART_Check_string>:
  +) RETURN:
    -bool											: true
    												  false
*/
static bool UART_Check_string(uint8_t * rxBuffer)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	if(strstr((char*)rxBuffer, confirm_NUM_PIN) != NULL)
 80013bc:	4b07      	ldr	r3, [pc, #28]	; (80013dc <UART_Check_string+0x28>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4619      	mov	r1, r3
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f003 fd5c 	bl	8004e80 <strstr>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <UART_Check_string+0x1e>
	{
		return true;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e000      	b.n	80013d4 <UART_Check_string+0x20>
	}
	else
	{
		return false;
 80013d2:	2300      	movs	r3, #0
	}
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20000084 	.word	0x20000084

080013e0 <UART_SetNUM_PIN>:
    -uint8_t * rxBuffer								: value frome EXTI uart
  +) RETURN:
    -void
*/
static void UART_SetNUM_PIN(uint8_t * rxBuffer)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
   /* Kiểm tra độ dài của command "*NUM-PIN:x,abcde\n\r"*/
   if(strlen((char*)rxBuffer) == 17)
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f7fe feaf 	bl	800014c <strlen>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b11      	cmp	r3, #17
 80013f2:	d11e      	bne.n	8001432 <UART_SetNUM_PIN+0x52>
   {
      /*Tách NUM thiết bị */
      char *token = NULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	60fb      	str	r3, [r7, #12]
      token = strtok((char*)rxBuffer, ":"); //*NUM-PIN:
 80013f8:	4910      	ldr	r1, [pc, #64]	; (800143c <UART_SetNUM_PIN+0x5c>)
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f003 fd56 	bl	8004eac <strtok>
 8001400:	60f8      	str	r0, [r7, #12]
      token = strtok(NULL, ","); //x
 8001402:	490f      	ldr	r1, [pc, #60]	; (8001440 <UART_SetNUM_PIN+0x60>)
 8001404:	2000      	movs	r0, #0
 8001406:	f003 fd51 	bl	8004eac <strtok>
 800140a:	60f8      	str	r0, [r7, #12]
      num = *token - 48; //num = x
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	3b30      	subs	r3, #48	; 0x30
 8001412:	b2da      	uxtb	r2, r3
 8001414:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <UART_SetNUM_PIN+0x64>)
 8001416:	701a      	strb	r2, [r3, #0]


      /*Tách PIN thiết bị */
      token = strtok(NULL, "\n"); //abcde
 8001418:	490b      	ldr	r1, [pc, #44]	; (8001448 <UART_SetNUM_PIN+0x68>)
 800141a:	2000      	movs	r0, #0
 800141c:	f003 fd46 	bl	8004eac <strtok>
 8001420:	60f8      	str	r0, [r7, #12]
      memcpy(pin, token, 5); //pin = abcde;
 8001422:	4b0a      	ldr	r3, [pc, #40]	; (800144c <UART_SetNUM_PIN+0x6c>)
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	6810      	ldr	r0, [r2, #0]
 8001428:	6018      	str	r0, [r3, #0]
 800142a:	7912      	ldrb	r2, [r2, #4]
 800142c:	711a      	strb	r2, [r3, #4]

      token = NULL;
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
   }
   else
   {
//      response("\r\n+ERROR:error command\r\n");
   }
}
 8001432:	bf00      	nop
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	08006160 	.word	0x08006160
 8001440:	08006164 	.word	0x08006164
 8001444:	200001d8 	.word	0x200001d8
 8001448:	08006168 	.word	0x08006168
 800144c:	200001dc 	.word	0x200001dc

08001450 <UART_Assign_password>:
    -uint8_t * rxBuffer								: value frome EXTI uart
  +) RETURN:
    -void
*/
static void UART_Assign_password()
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i <= sizeof(jagged_pass[num - 48]); i++)
 8001456:	2300      	movs	r3, #0
 8001458:	71fb      	strb	r3, [r7, #7]
 800145a:	e00d      	b.n	8001478 <UART_Assign_password+0x28>
	{
		*(jagged_pass[num - 48] + i) = pin[0];
 800145c:	4b0b      	ldr	r3, [pc, #44]	; (800148c <UART_Assign_password+0x3c>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	3b30      	subs	r3, #48	; 0x30
 8001462:	4a0b      	ldr	r2, [pc, #44]	; (8001490 <UART_Assign_password+0x40>)
 8001464:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	4413      	add	r3, r2
 800146c:	4a09      	ldr	r2, [pc, #36]	; (8001494 <UART_Assign_password+0x44>)
 800146e:	7812      	ldrb	r2, [r2, #0]
 8001470:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i <= sizeof(jagged_pass[num - 48]); i++)
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	3301      	adds	r3, #1
 8001476:	71fb      	strb	r3, [r7, #7]
 8001478:	79fb      	ldrb	r3, [r7, #7]
 800147a:	2b04      	cmp	r3, #4
 800147c:	d9ee      	bls.n	800145c <UART_Assign_password+0xc>
	}
}
 800147e:	bf00      	nop
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	200001d8 	.word	0x200001d8
 8001490:	20000060 	.word	0x20000060
 8001494:	200001dc 	.word	0x200001dc

08001498 <UART_Init_UART>:



//************************** High Level Function ****************************************************************//
void UART_Init_UART(UART_HandleTypeDef *huart)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	Lib_uart = *huart;
 80014a0:	4a05      	ldr	r2, [pc, #20]	; (80014b8 <UART_Init_UART+0x20>)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4610      	mov	r0, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	2348      	movs	r3, #72	; 0x48
 80014aa:	461a      	mov	r2, r3
 80014ac:	f003 fcd2 	bl	8004e54 <memcpy>
}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20000190 	.word	0x20000190

080014bc <UART_handler>:



STATE_TX_PIN UART_handler(uint8_t * rxBuffer, char* NUM, char* PIN)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
	if(UART_Check_string(rxBuffer) == true)	// Kiem tra chuoi
 80014c8:	68f8      	ldr	r0, [r7, #12]
 80014ca:	f7ff ff73 	bl	80013b4 <UART_Check_string>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d01a      	beq.n	800150a <UART_handler+0x4e>
	{
		UART_SetNUM_PIN(rxBuffer);			// Gan vao val "pin" voi num tuong ung
 80014d4:	68f8      	ldr	r0, [r7, #12]
 80014d6:	f7ff ff83 	bl	80013e0 <UART_SetNUM_PIN>

		UART_Assign_password();				// Gan vao Array extern ben handler_keyIN.h
 80014da:	f7ff ffb9 	bl	8001450 <UART_Assign_password>

		//Lay lai gia tri num va pin
		*NUM = num;
 80014de:	4b0d      	ldr	r3, [pc, #52]	; (8001514 <UART_handler+0x58>)
 80014e0:	781a      	ldrb	r2, [r3, #0]
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i <= sizeof(PIN); i++)
 80014e6:	2300      	movs	r3, #0
 80014e8:	75fb      	strb	r3, [r7, #23]
 80014ea:	e009      	b.n	8001500 <UART_handler+0x44>
		{
			PIN[i] = pin[i];
 80014ec:	7dfa      	ldrb	r2, [r7, #23]
 80014ee:	7dfb      	ldrb	r3, [r7, #23]
 80014f0:	6879      	ldr	r1, [r7, #4]
 80014f2:	440b      	add	r3, r1
 80014f4:	4908      	ldr	r1, [pc, #32]	; (8001518 <UART_handler+0x5c>)
 80014f6:	5c8a      	ldrb	r2, [r1, r2]
 80014f8:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i <= sizeof(PIN); i++)
 80014fa:	7dfb      	ldrb	r3, [r7, #23]
 80014fc:	3301      	adds	r3, #1
 80014fe:	75fb      	strb	r3, [r7, #23]
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	2b04      	cmp	r3, #4
 8001504:	d9f2      	bls.n	80014ec <UART_handler+0x30>
		}

		return UART_HANDLER_OKE;
 8001506:	2300      	movs	r3, #0
 8001508:	e000      	b.n	800150c <UART_handler+0x50>
	}
	else
	{
		return UART_HANDLER_ERROR;
 800150a:	2301      	movs	r3, #1
	}
}
 800150c:	4618      	mov	r0, r3
 800150e:	3718      	adds	r7, #24
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	200001d8 	.word	0x200001d8
 8001518:	200001dc 	.word	0x200001dc

0800151c <HAL_GPIO_EXTI_Callback>:
uint8_t rxBuffer[10]={0};
volatile uint8_t rxBufferIndex = 0;
volatile uint8_t flag_rx_done = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	80fb      	strh	r3, [r7, #6]
	static uint32_t TimeBegin = 0;
	static uint32_t TimeNow = 0;

/*CODE ISR*/
	/*flag keypad*/
	if(((R1_IN_Pin == GPIO_Pin) | (R2_IN_Pin == GPIO_Pin) | (R3_IN_Pin == GPIO_Pin) | (R4_IN_Pin == GPIO_Pin)) && (state_button == KEYPAD))
 8001526:	88fb      	ldrh	r3, [r7, #6]
 8001528:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800152c:	bf0c      	ite	eq
 800152e:	2301      	moveq	r3, #1
 8001530:	2300      	movne	r3, #0
 8001532:	b2da      	uxtb	r2, r3
 8001534:	88fb      	ldrh	r3, [r7, #6]
 8001536:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800153a:	bf0c      	ite	eq
 800153c:	2301      	moveq	r3, #1
 800153e:	2300      	movne	r3, #0
 8001540:	b2db      	uxtb	r3, r3
 8001542:	4313      	orrs	r3, r2
 8001544:	b2db      	uxtb	r3, r3
 8001546:	461a      	mov	r2, r3
 8001548:	88fb      	ldrh	r3, [r7, #6]
 800154a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800154e:	bf0c      	ite	eq
 8001550:	2301      	moveq	r3, #1
 8001552:	2300      	movne	r3, #0
 8001554:	b2db      	uxtb	r3, r3
 8001556:	4313      	orrs	r3, r2
 8001558:	88fa      	ldrh	r2, [r7, #6]
 800155a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800155e:	bf0c      	ite	eq
 8001560:	2201      	moveq	r2, #1
 8001562:	2200      	movne	r2, #0
 8001564:	b2d2      	uxtb	r2, r2
 8001566:	4313      	orrs	r3, r2
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00e      	beq.n	800158a <HAL_GPIO_EXTI_Callback+0x6e>
 800156c:	4b53      	ldr	r3, [pc, #332]	; (80016bc <HAL_GPIO_EXTI_Callback+0x1a0>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d10a      	bne.n	800158a <HAL_GPIO_EXTI_Callback+0x6e>
	{
		flag_keypad = 1;
 8001574:	4b52      	ldr	r3, [pc, #328]	; (80016c0 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001576:	2201      	movs	r2, #1
 8001578:	701a      	strb	r2, [r3, #0]
		key = KEYPAD_Handler(&COL_KEY_PAD_main, &ROW_KEY_PAD_main);
 800157a:	4952      	ldr	r1, [pc, #328]	; (80016c4 <HAL_GPIO_EXTI_Callback+0x1a8>)
 800157c:	4852      	ldr	r0, [pc, #328]	; (80016c8 <HAL_GPIO_EXTI_Callback+0x1ac>)
 800157e:	f7ff f98d 	bl	800089c <KEYPAD_Handler>
 8001582:	4603      	mov	r3, r0
 8001584:	461a      	mov	r2, r3
 8001586:	4b51      	ldr	r3, [pc, #324]	; (80016cc <HAL_GPIO_EXTI_Callback+0x1b0>)
 8001588:	701a      	strb	r2, [r3, #0]
	}
	/*flag lcd*/
	if(state_button == BUTTON)
 800158a:	4b4c      	ldr	r3, [pc, #304]	; (80016bc <HAL_GPIO_EXTI_Callback+0x1a0>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2b01      	cmp	r3, #1
 8001590:	d13b      	bne.n	800160a <HAL_GPIO_EXTI_Callback+0xee>
	{
		flag_button = 1;
 8001592:	4b4f      	ldr	r3, [pc, #316]	; (80016d0 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8001594:	2201      	movs	r2, #1
 8001596:	701a      	strb	r2, [r3, #0]
		if(UP_EXTI_3_Pin == GPIO_Pin)
 8001598:	88fb      	ldrh	r3, [r7, #6]
 800159a:	2b08      	cmp	r3, #8
 800159c:	d111      	bne.n	80015c2 <HAL_GPIO_EXTI_Callback+0xa6>
		{
			Config++;
 800159e:	4b4d      	ldr	r3, [pc, #308]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	b25b      	sxtb	r3, r3
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	3301      	adds	r3, #1
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	b25a      	sxtb	r2, r3
 80015ac:	4b49      	ldr	r3, [pc, #292]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80015ae:	701a      	strb	r2, [r3, #0]
			if(Config > CONFIG_ROW3) Config = CONFIG_ROW1;
 80015b0:	4b48      	ldr	r3, [pc, #288]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	b25b      	sxtb	r3, r3
 80015b6:	2b03      	cmp	r3, #3
 80015b8:	dd27      	ble.n	800160a <HAL_GPIO_EXTI_Callback+0xee>
 80015ba:	4b46      	ldr	r3, [pc, #280]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80015bc:	2201      	movs	r2, #1
 80015be:	701a      	strb	r2, [r3, #0]
 80015c0:	e023      	b.n	800160a <HAL_GPIO_EXTI_Callback+0xee>
		}
		else if(DOWN_EXTI_4_Pin == GPIO_Pin)
 80015c2:	88fb      	ldrh	r3, [r7, #6]
 80015c4:	2b10      	cmp	r3, #16
 80015c6:	d111      	bne.n	80015ec <HAL_GPIO_EXTI_Callback+0xd0>
		{
			Config--;
 80015c8:	4b42      	ldr	r3, [pc, #264]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	b25b      	sxtb	r3, r3
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	3b01      	subs	r3, #1
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	b25a      	sxtb	r2, r3
 80015d6:	4b3f      	ldr	r3, [pc, #252]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80015d8:	701a      	strb	r2, [r3, #0]
			if(Config < CONFIG_ROW1) Config = CONFIG_ROW3;
 80015da:	4b3e      	ldr	r3, [pc, #248]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	b25b      	sxtb	r3, r3
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	dc12      	bgt.n	800160a <HAL_GPIO_EXTI_Callback+0xee>
 80015e4:	4b3b      	ldr	r3, [pc, #236]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80015e6:	2203      	movs	r2, #3
 80015e8:	701a      	strb	r2, [r3, #0]
 80015ea:	e00e      	b.n	800160a <HAL_GPIO_EXTI_Callback+0xee>
		}
		else if(ENTER_EXTI_5_Pin == GPIO_Pin)
 80015ec:	88fb      	ldrh	r3, [r7, #6]
 80015ee:	2b20      	cmp	r3, #32
 80015f0:	d10b      	bne.n	800160a <HAL_GPIO_EXTI_Callback+0xee>
		{
			if(1 == Mode)
 80015f2:	4b39      	ldr	r3, [pc, #228]	; (80016d8 <HAL_GPIO_EXTI_Callback+0x1bc>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d103      	bne.n	8001604 <HAL_GPIO_EXTI_Callback+0xe8>
			{
				Enter = 1;
 80015fc:	4b37      	ldr	r3, [pc, #220]	; (80016dc <HAL_GPIO_EXTI_Callback+0x1c0>)
 80015fe:	2201      	movs	r2, #1
 8001600:	701a      	strb	r2, [r3, #0]
 8001602:	e002      	b.n	800160a <HAL_GPIO_EXTI_Callback+0xee>
			}
			else
			{
				Mode = 1;
 8001604:	4b34      	ldr	r3, [pc, #208]	; (80016d8 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8001606:	2201      	movs	r2, #1
 8001608:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	/*END CODE ISR*/

	HAL_Delay(20);
 800160a:	2014      	movs	r0, #20
 800160c:	f000 fd20 	bl	8002050 <HAL_Delay>
	TimeBegin = HAL_GetTick();
 8001610:	f000 fd14 	bl	800203c <HAL_GetTick>
 8001614:	4603      	mov	r3, r0
 8001616:	4a32      	ldr	r2, [pc, #200]	; (80016e0 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8001618:	6013      	str	r3, [r2, #0]
	while(		HAL_GPIO_ReadPin(GPIOB, UP_EXTI_3_Pin) == GPIO_PIN_RESET		\
 800161a:	e00d      	b.n	8001638 <HAL_GPIO_EXTI_Callback+0x11c>
			|| 	HAL_GPIO_ReadPin(R1_IN_GPIO_Port, R1_IN_Pin) == GPIO_PIN_RESET		\
			|| 	HAL_GPIO_ReadPin(R2_IN_GPIO_Port, R2_IN_Pin) == GPIO_PIN_RESET 		\
			|| 	HAL_GPIO_ReadPin(R3_IN_GPIO_Port, R3_IN_Pin) == GPIO_PIN_RESET		\
			|| 	HAL_GPIO_ReadPin(R4_IN_GPIO_Port, R4_IN_Pin) == GPIO_PIN_RESET)
	{
		TimeNow = HAL_GetTick();
 800161c:	f000 fd0e 	bl	800203c <HAL_GetTick>
 8001620:	4603      	mov	r3, r0
 8001622:	4a30      	ldr	r2, [pc, #192]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8001624:	6013      	str	r3, [r2, #0]
		if(TimeNow - TimeBegin == 5000)
 8001626:	4b2f      	ldr	r3, [pc, #188]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	4b2d      	ldr	r3, [pc, #180]	; (80016e0 <HAL_GPIO_EXTI_Callback+0x1c4>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	f241 3288 	movw	r2, #5000	; 0x1388
 8001634:	4293      	cmp	r3, r2
 8001636:	d035      	beq.n	80016a4 <HAL_GPIO_EXTI_Callback+0x188>
	while(		HAL_GPIO_ReadPin(GPIOB, UP_EXTI_3_Pin) == GPIO_PIN_RESET		\
 8001638:	2108      	movs	r1, #8
 800163a:	482b      	ldr	r0, [pc, #172]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800163c:	f001 f870 	bl	8002720 <HAL_GPIO_ReadPin>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d0ea      	beq.n	800161c <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(GPIOB, DOWN_EXTI_4_Pin) == GPIO_PIN_RESET 		\
 8001646:	2110      	movs	r1, #16
 8001648:	4827      	ldr	r0, [pc, #156]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800164a:	f001 f869 	bl	8002720 <HAL_GPIO_ReadPin>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0e3      	beq.n	800161c <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(GPIOB, ENTER_EXTI_5_Pin) == GPIO_PIN_RESET		\
 8001654:	2120      	movs	r1, #32
 8001656:	4824      	ldr	r0, [pc, #144]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001658:	f001 f862 	bl	8002720 <HAL_GPIO_ReadPin>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0dc      	beq.n	800161c <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R1_IN_GPIO_Port, R1_IN_Pin) == GPIO_PIN_RESET		\
 8001662:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001666:	4820      	ldr	r0, [pc, #128]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001668:	f001 f85a 	bl	8002720 <HAL_GPIO_ReadPin>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d0d4      	beq.n	800161c <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R2_IN_GPIO_Port, R2_IN_Pin) == GPIO_PIN_RESET 		\
 8001672:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001676:	481c      	ldr	r0, [pc, #112]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001678:	f001 f852 	bl	8002720 <HAL_GPIO_ReadPin>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d0cc      	beq.n	800161c <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R3_IN_GPIO_Port, R3_IN_Pin) == GPIO_PIN_RESET		\
 8001682:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001686:	4818      	ldr	r0, [pc, #96]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001688:	f001 f84a 	bl	8002720 <HAL_GPIO_ReadPin>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d0c4      	beq.n	800161c <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R4_IN_GPIO_Port, R4_IN_Pin) == GPIO_PIN_RESET)
 8001692:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001696:	4814      	ldr	r0, [pc, #80]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001698:	f001 f842 	bl	8002720 <HAL_GPIO_ReadPin>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0bc      	beq.n	800161c <HAL_GPIO_EXTI_Callback+0x100>
 80016a2:	e000      	b.n	80016a6 <HAL_GPIO_EXTI_Callback+0x18a>
		{
//			ButtonError = 1;
			break;
 80016a4:	bf00      	nop
		}
	}
	HAL_Delay(20);
 80016a6:	2014      	movs	r0, #20
 80016a8:	f000 fcd2 	bl	8002050 <HAL_Delay>
	EXTI->PR = ENTER_EXTI_5_Pin | DOWN_EXTI_4_Pin | UP_EXTI_3_Pin \
 80016ac:	4b0f      	ldr	r3, [pc, #60]	; (80016ec <HAL_GPIO_EXTI_Callback+0x1d0>)
 80016ae:	f24f 0238 	movw	r2, #61496	; 0xf038
 80016b2:	615a      	str	r2, [r3, #20]
			| R1_IN_Pin | R2_IN_Pin |R3_IN_Pin | R4_IN_Pin;
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20000088 	.word	0x20000088
 80016c0:	200002c2 	.word	0x200002c2
 80016c4:	20000298 	.word	0x20000298
 80016c8:	20000280 	.word	0x20000280
 80016cc:	200002b0 	.word	0x200002b0
 80016d0:	20000188 	.word	0x20000188
 80016d4:	2000007c 	.word	0x2000007c
 80016d8:	20000186 	.word	0x20000186
 80016dc:	20000187 	.word	0x20000187
 80016e0:	200002ec 	.word	0x200002ec
 80016e4:	200002f0 	.word	0x200002f0
 80016e8:	40010c00 	.word	0x40010c00
 80016ec:	40010400 	.word	0x40010400

080016f0 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
	if(rxByte == '\r')
 80016f8:	4b14      	ldr	r3, [pc, #80]	; (800174c <HAL_UART_RxCpltCallback+0x5c>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b0d      	cmp	r3, #13
 8001700:	d103      	bne.n	800170a <HAL_UART_RxCpltCallback+0x1a>
	{
		flag_rx_done = 1;
 8001702:	4b13      	ldr	r3, [pc, #76]	; (8001750 <HAL_UART_RxCpltCallback+0x60>)
 8001704:	2201      	movs	r2, #1
 8001706:	701a      	strb	r2, [r3, #0]
 8001708:	e00f      	b.n	800172a <HAL_UART_RxCpltCallback+0x3a>
	}
	else
	{
		rxBuffer[rxBufferIndex] = rxByte;
 800170a:	4b12      	ldr	r3, [pc, #72]	; (8001754 <HAL_UART_RxCpltCallback+0x64>)
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	b2db      	uxtb	r3, r3
 8001710:	461a      	mov	r2, r3
 8001712:	4b0e      	ldr	r3, [pc, #56]	; (800174c <HAL_UART_RxCpltCallback+0x5c>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	b2d9      	uxtb	r1, r3
 8001718:	4b0f      	ldr	r3, [pc, #60]	; (8001758 <HAL_UART_RxCpltCallback+0x68>)
 800171a:	5499      	strb	r1, [r3, r2]
		rxBufferIndex++;
 800171c:	4b0d      	ldr	r3, [pc, #52]	; (8001754 <HAL_UART_RxCpltCallback+0x64>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	b2db      	uxtb	r3, r3
 8001722:	3301      	adds	r3, #1
 8001724:	b2da      	uxtb	r2, r3
 8001726:	4b0b      	ldr	r3, [pc, #44]	; (8001754 <HAL_UART_RxCpltCallback+0x64>)
 8001728:	701a      	strb	r2, [r3, #0]
	}
	if(rxBufferIndex >= 20)
 800172a:	4b0a      	ldr	r3, [pc, #40]	; (8001754 <HAL_UART_RxCpltCallback+0x64>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	b2db      	uxtb	r3, r3
 8001730:	2b13      	cmp	r3, #19
 8001732:	d902      	bls.n	800173a <HAL_UART_RxCpltCallback+0x4a>
	{
		rxBufferIndex = 0;
 8001734:	4b07      	ldr	r3, [pc, #28]	; (8001754 <HAL_UART_RxCpltCallback+0x64>)
 8001736:	2200      	movs	r2, #0
 8001738:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxByte, 1);
 800173a:	2201      	movs	r2, #1
 800173c:	4903      	ldr	r1, [pc, #12]	; (800174c <HAL_UART_RxCpltCallback+0x5c>)
 800173e:	4807      	ldr	r0, [pc, #28]	; (800175c <HAL_UART_RxCpltCallback+0x6c>)
 8001740:	f002 fe26 	bl	8004390 <HAL_UART_Receive_IT>
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	200002dd 	.word	0x200002dd
 8001750:	200002eb 	.word	0x200002eb
 8001754:	200002ea 	.word	0x200002ea
 8001758:	200002e0 	.word	0x200002e0
 800175c:	20000238 	.word	0x20000238

08001760 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001760:	b590      	push	{r4, r7, lr}
 8001762:	b097      	sub	sp, #92	; 0x5c
 8001764:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001766:	f000 fc11 	bl	8001f8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800176a:	f000 f8d7 	bl	800191c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800176e:	f000 f969 	bl	8001a44 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001772:	f000 f90f 	bl	8001994 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001776:	f000 f93b 	bl	80019f0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // INIT HAL lib
  HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxByte, 1);
 800177a:	2201      	movs	r2, #1
 800177c:	4952      	ldr	r1, [pc, #328]	; (80018c8 <main+0x168>)
 800177e:	4853      	ldr	r0, [pc, #332]	; (80018cc <main+0x16c>)
 8001780:	f002 fe06 	bl	8004390 <HAL_UART_Receive_IT>

  // INIT user
  KeyPad_Init(		// Cpl pin + port
 8001784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001788:	930d      	str	r3, [sp, #52]	; 0x34
 800178a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800178e:	930c      	str	r3, [sp, #48]	; 0x30
 8001790:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001794:	930b      	str	r3, [sp, #44]	; 0x2c
 8001796:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800179a:	930a      	str	r3, [sp, #40]	; 0x28
 800179c:	4b4c      	ldr	r3, [pc, #304]	; (80018d0 <main+0x170>)
 800179e:	9309      	str	r3, [sp, #36]	; 0x24
 80017a0:	4b4b      	ldr	r3, [pc, #300]	; (80018d0 <main+0x170>)
 80017a2:	9308      	str	r3, [sp, #32]
 80017a4:	4b4a      	ldr	r3, [pc, #296]	; (80018d0 <main+0x170>)
 80017a6:	9307      	str	r3, [sp, #28]
 80017a8:	4b49      	ldr	r3, [pc, #292]	; (80018d0 <main+0x170>)
 80017aa:	9306      	str	r3, [sp, #24]
 80017ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017b0:	9305      	str	r3, [sp, #20]
 80017b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017b6:	9304      	str	r3, [sp, #16]
 80017b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017bc:	9303      	str	r3, [sp, #12]
 80017be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017c2:	9302      	str	r3, [sp, #8]
 80017c4:	4b43      	ldr	r3, [pc, #268]	; (80018d4 <main+0x174>)
 80017c6:	9301      	str	r3, [sp, #4]
 80017c8:	4b42      	ldr	r3, [pc, #264]	; (80018d4 <main+0x174>)
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	4b41      	ldr	r3, [pc, #260]	; (80018d4 <main+0x174>)
 80017ce:	4a41      	ldr	r2, [pc, #260]	; (80018d4 <main+0x174>)
 80017d0:	4941      	ldr	r1, [pc, #260]	; (80018d8 <main+0x178>)
 80017d2:	4842      	ldr	r0, [pc, #264]	; (80018dc <main+0x17c>)
 80017d4:	f7ff f822 	bl	800081c <KeyPad_Init>
					C1_OUT_Pin, C2_OUT_Pin, C3_OUT_Pin, C4_OUT_Pin,										\
					// Row pin + port
					R1_IN_GPIO_Port, R2_IN_GPIO_Port, R3_IN_GPIO_Port, R4_IN_GPIO_Port,					\
					R1_IN_Pin, R2_IN_Pin, R3_IN_Pin, R4_IN_Pin
			  );
  CLCD_I2C_Init(&LCD1, &hi2c1, (0x27 << 1), 16, 4);
 80017d8:	4638      	mov	r0, r7
 80017da:	2304      	movs	r3, #4
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	2310      	movs	r3, #16
 80017e0:	224e      	movs	r2, #78	; 0x4e
 80017e2:	493f      	ldr	r1, [pc, #252]	; (80018e0 <main+0x180>)
 80017e4:	f7fe fd7c 	bl	80002e0 <CLCD_I2C_Init>

  at24_I2C_Init(hi2c1);
 80017e8:	4c3d      	ldr	r4, [pc, #244]	; (80018e0 <main+0x180>)
 80017ea:	4668      	mov	r0, sp
 80017ec:	f104 0310 	add.w	r3, r4, #16
 80017f0:	2244      	movs	r2, #68	; 0x44
 80017f2:	4619      	mov	r1, r3
 80017f4:	f003 fb2e 	bl	8004e54 <memcpy>
 80017f8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80017fc:	f7fe fcae 	bl	800015c <at24_I2C_Init>

  UART_Init_UART(&huart3);
 8001800:	4832      	ldr	r0, [pc, #200]	; (80018cc <main+0x16c>)
 8001802:	f7ff fe49 	bl	8001498 <UART_Init_UART>

	if(at24_isConnected())
 8001806:	f7fe fcc1 	bl	800018c <at24_isConnected>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d00c      	beq.n	800182a <main+0xca>
//		HAL_Delay(10);
//
//		writeStatus = at24_write(MEM_ADDR,wData, 15, 100);
//		HAL_Delay(10);

		readStatus = at24_read(MEM_ADDR,rData, 15, 100);
 8001810:	2364      	movs	r3, #100	; 0x64
 8001812:	220f      	movs	r2, #15
 8001814:	4933      	ldr	r1, [pc, #204]	; (80018e4 <main+0x184>)
 8001816:	2000      	movs	r0, #0
 8001818:	f7fe fcca 	bl	80001b0 <at24_read>
 800181c:	4603      	mov	r3, r0
 800181e:	461a      	mov	r2, r3
 8001820:	4b31      	ldr	r3, [pc, #196]	; (80018e8 <main+0x188>)
 8001822:	701a      	strb	r2, [r3, #0]
		HAL_Delay(10);
 8001824:	200a      	movs	r0, #10
 8001826:	f000 fc13 	bl	8002050 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /*Debug key*/
	  if(flag_keypad == 1)
 800182a:	4b30      	ldr	r3, [pc, #192]	; (80018ec <main+0x18c>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b01      	cmp	r3, #1
 8001832:	d107      	bne.n	8001844 <main+0xe4>
	  {
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001834:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001838:	482d      	ldr	r0, [pc, #180]	; (80018f0 <main+0x190>)
 800183a:	f000 ffa0 	bl	800277e <HAL_GPIO_TogglePin>
		  flag_keypad = 0;
 800183e:	4b2b      	ldr	r3, [pc, #172]	; (80018ec <main+0x18c>)
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
	  }


	  /*UART handler after uart rx is exexecuted*/
	  if(flag_rx_done == 1)
 8001844:	4b2b      	ldr	r3, [pc, #172]	; (80018f4 <main+0x194>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b01      	cmp	r3, #1
 800184c:	d117      	bne.n	800187e <main+0x11e>
	  {
		  flag_rx_done = 0;
 800184e:	4b29      	ldr	r3, [pc, #164]	; (80018f4 <main+0x194>)
 8001850:	2200      	movs	r2, #0
 8001852:	701a      	strb	r2, [r3, #0]
		  /*function handler uart*/
		  if(UART_handler(rxBuffer, &num_IN_UART, pin_IN_UART) == UART_HANDLER_OKE);
 8001854:	4a28      	ldr	r2, [pc, #160]	; (80018f8 <main+0x198>)
 8001856:	4929      	ldr	r1, [pc, #164]	; (80018fc <main+0x19c>)
 8001858:	4829      	ldr	r0, [pc, #164]	; (8001900 <main+0x1a0>)
 800185a:	f7ff fe2f 	bl	80014bc <UART_handler>
		  /*End function handler uart*/


		  for(uint8_t i =0; i < sizeof(rxBuffer); i++)
 800185e:	2300      	movs	r3, #0
 8001860:	73fb      	strb	r3, [r7, #15]
 8001862:	e009      	b.n	8001878 <main+0x118>
		  {
			  rxBuffer[i] = 0;
 8001864:	7bfb      	ldrb	r3, [r7, #15]
 8001866:	4a26      	ldr	r2, [pc, #152]	; (8001900 <main+0x1a0>)
 8001868:	2100      	movs	r1, #0
 800186a:	54d1      	strb	r1, [r2, r3]
		  	  rxBufferIndex = 0;
 800186c:	4b25      	ldr	r3, [pc, #148]	; (8001904 <main+0x1a4>)
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]
		  for(uint8_t i =0; i < sizeof(rxBuffer); i++)
 8001872:	7bfb      	ldrb	r3, [r7, #15]
 8001874:	3301      	adds	r3, #1
 8001876:	73fb      	strb	r3, [r7, #15]
 8001878:	7bfb      	ldrb	r3, [r7, #15]
 800187a:	2b09      	cmp	r3, #9
 800187c:	d9f2      	bls.n	8001864 <main+0x104>
		  }
	  }


	  /*Enter key and display on LCD pass/num*/
	  if(handler_keyIN_enterKey_DisplayLCD(&LCD1, state_button, &key, pin_IN) == KEY_OK)
 800187e:	4b22      	ldr	r3, [pc, #136]	; (8001908 <main+0x1a8>)
 8001880:	7819      	ldrb	r1, [r3, #0]
 8001882:	4638      	mov	r0, r7
 8001884:	4b21      	ldr	r3, [pc, #132]	; (800190c <main+0x1ac>)
 8001886:	4a22      	ldr	r2, [pc, #136]	; (8001910 <main+0x1b0>)
 8001888:	f7ff f838 	bl	80008fc <handler_keyIN_enterKey_DisplayLCD>
 800188c:	4603      	mov	r3, r0
 800188e:	2b01      	cmp	r3, #1
 8001890:	d102      	bne.n	8001898 <main+0x138>
	  {
		  handler_keyIN_CheckPIN_NUM(pin_IN);
 8001892:	481e      	ldr	r0, [pc, #120]	; (800190c <main+0x1ac>)
 8001894:	f7ff f8b8 	bl	8000a08 <handler_keyIN_CheckPIN_NUM>
	  }


	  /*Chuyển đổi chế độ ch�?n kiểu nút nhấn thao tác màng hình*/
	  if((enter_num_pass.signal_enter_pass == PROCESSING) || (enter_num_pass.signal_enter_num == PROCESSING))
 8001898:	4b1e      	ldr	r3, [pc, #120]	; (8001914 <main+0x1b4>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d003      	beq.n	80018a8 <main+0x148>
 80018a0:	4b1c      	ldr	r3, [pc, #112]	; (8001914 <main+0x1b4>)
 80018a2:	785b      	ldrb	r3, [r3, #1]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d106      	bne.n	80018b6 <main+0x156>
	  {
		  state_star_pass = NONE_STAR;
 80018a8:	4b1b      	ldr	r3, [pc, #108]	; (8001918 <main+0x1b8>)
 80018aa:	2201      	movs	r2, #1
 80018ac:	701a      	strb	r2, [r3, #0]
		  state_button = KEYPAD;
 80018ae:	4b16      	ldr	r3, [pc, #88]	; (8001908 <main+0x1a8>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	701a      	strb	r2, [r3, #0]
 80018b4:	e002      	b.n	80018bc <main+0x15c>
	  }
	  else
	  {
		  state_button = BUTTON;
 80018b6:	4b14      	ldr	r3, [pc, #80]	; (8001908 <main+0x1a8>)
 80018b8:	2201      	movs	r2, #1
 80018ba:	701a      	strb	r2, [r3, #0]
	  }

	  lcd_system_handler(&LCD1);
 80018bc:	463b      	mov	r3, r7
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff fbb0 	bl	8001024 <lcd_system_handler>
	  if(flag_keypad == 1)
 80018c4:	e7b1      	b.n	800182a <main+0xca>
 80018c6:	bf00      	nop
 80018c8:	200002dd 	.word	0x200002dd
 80018cc:	20000238 	.word	0x20000238
 80018d0:	40010c00 	.word	0x40010c00
 80018d4:	40010800 	.word	0x40010800
 80018d8:	20000298 	.word	0x20000298
 80018dc:	20000280 	.word	0x20000280
 80018e0:	200001e4 	.word	0x200001e4
 80018e4:	200002c4 	.word	0x200002c4
 80018e8:	200002c3 	.word	0x200002c3
 80018ec:	200002c2 	.word	0x200002c2
 80018f0:	40011000 	.word	0x40011000
 80018f4:	200002eb 	.word	0x200002eb
 80018f8:	200002bc 	.word	0x200002bc
 80018fc:	200002c1 	.word	0x200002c1
 8001900:	200002e0 	.word	0x200002e0
 8001904:	200002ea 	.word	0x200002ea
 8001908:	20000088 	.word	0x20000088
 800190c:	200002b4 	.word	0x200002b4
 8001910:	200002b0 	.word	0x200002b0
 8001914:	20000080 	.word	0x20000080
 8001918:	20000189 	.word	0x20000189

0800191c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b090      	sub	sp, #64	; 0x40
 8001920:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001922:	f107 0318 	add.w	r3, r7, #24
 8001926:	2228      	movs	r2, #40	; 0x28
 8001928:	2100      	movs	r1, #0
 800192a:	4618      	mov	r0, r3
 800192c:	f003 faa0 	bl	8004e70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001930:	1d3b      	adds	r3, r7, #4
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
 8001938:	609a      	str	r2, [r3, #8]
 800193a:	60da      	str	r2, [r3, #12]
 800193c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800193e:	2302      	movs	r3, #2
 8001940:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001942:	2301      	movs	r3, #1
 8001944:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001946:	2310      	movs	r3, #16
 8001948:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800194a:	2300      	movs	r3, #0
 800194c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800194e:	f107 0318 	add.w	r3, r7, #24
 8001952:	4618      	mov	r0, r3
 8001954:	f002 f8bc 	bl	8003ad0 <HAL_RCC_OscConfig>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800195e:	f000 f905 	bl	8001b6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001962:	230f      	movs	r3, #15
 8001964:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001966:	2300      	movs	r3, #0
 8001968:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	2100      	movs	r1, #0
 800197a:	4618      	mov	r0, r3
 800197c:	f002 fb2a 	bl	8003fd4 <HAL_RCC_ClockConfig>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001986:	f000 f8f1 	bl	8001b6c <Error_Handler>
  }
}
 800198a:	bf00      	nop
 800198c:	3740      	adds	r7, #64	; 0x40
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001998:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <MX_I2C1_Init+0x50>)
 800199a:	4a13      	ldr	r2, [pc, #76]	; (80019e8 <MX_I2C1_Init+0x54>)
 800199c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019a0:	4a12      	ldr	r2, [pc, #72]	; (80019ec <MX_I2C1_Init+0x58>)
 80019a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019b8:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019c4:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019d2:	f000 ff05 	bl	80027e0 <HAL_I2C_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019dc:	f000 f8c6 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200001e4 	.word	0x200001e4
 80019e8:	40005400 	.word	0x40005400
 80019ec:	000186a0 	.word	0x000186a0

080019f0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019f4:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <MX_USART3_UART_Init+0x4c>)
 80019f6:	4a12      	ldr	r2, [pc, #72]	; (8001a40 <MX_USART3_UART_Init+0x50>)
 80019f8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019fa:	4b10      	ldr	r3, [pc, #64]	; (8001a3c <MX_USART3_UART_Init+0x4c>)
 80019fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a02:	4b0e      	ldr	r3, [pc, #56]	; (8001a3c <MX_USART3_UART_Init+0x4c>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a08:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <MX_USART3_UART_Init+0x4c>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a0e:	4b0b      	ldr	r3, [pc, #44]	; (8001a3c <MX_USART3_UART_Init+0x4c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a14:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <MX_USART3_UART_Init+0x4c>)
 8001a16:	220c      	movs	r2, #12
 8001a18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a1a:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <MX_USART3_UART_Init+0x4c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a20:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <MX_USART3_UART_Init+0x4c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a26:	4805      	ldr	r0, [pc, #20]	; (8001a3c <MX_USART3_UART_Init+0x4c>)
 8001a28:	f002 fc62 	bl	80042f0 <HAL_UART_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a32:	f000 f89b 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000238 	.word	0x20000238
 8001a40:	40004800 	.word	0x40004800

08001a44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b088      	sub	sp, #32
 8001a48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4a:	f107 0310 	add.w	r3, r7, #16
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	605a      	str	r2, [r3, #4]
 8001a54:	609a      	str	r2, [r3, #8]
 8001a56:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a58:	4b3f      	ldr	r3, [pc, #252]	; (8001b58 <MX_GPIO_Init+0x114>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	4a3e      	ldr	r2, [pc, #248]	; (8001b58 <MX_GPIO_Init+0x114>)
 8001a5e:	f043 0310 	orr.w	r3, r3, #16
 8001a62:	6193      	str	r3, [r2, #24]
 8001a64:	4b3c      	ldr	r3, [pc, #240]	; (8001b58 <MX_GPIO_Init+0x114>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	f003 0310 	and.w	r3, r3, #16
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a70:	4b39      	ldr	r3, [pc, #228]	; (8001b58 <MX_GPIO_Init+0x114>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	4a38      	ldr	r2, [pc, #224]	; (8001b58 <MX_GPIO_Init+0x114>)
 8001a76:	f043 0304 	orr.w	r3, r3, #4
 8001a7a:	6193      	str	r3, [r2, #24]
 8001a7c:	4b36      	ldr	r3, [pc, #216]	; (8001b58 <MX_GPIO_Init+0x114>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a88:	4b33      	ldr	r3, [pc, #204]	; (8001b58 <MX_GPIO_Init+0x114>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	4a32      	ldr	r2, [pc, #200]	; (8001b58 <MX_GPIO_Init+0x114>)
 8001a8e:	f043 0308 	orr.w	r3, r3, #8
 8001a92:	6193      	str	r3, [r2, #24]
 8001a94:	4b30      	ldr	r3, [pc, #192]	; (8001b58 <MX_GPIO_Init+0x114>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	f003 0308 	and.w	r3, r3, #8
 8001a9c:	607b      	str	r3, [r7, #4]
 8001a9e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aa6:	482d      	ldr	r0, [pc, #180]	; (8001b5c <MX_GPIO_Init+0x118>)
 8001aa8:	f000 fe51 	bl	800274e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R7_Pin|R6_Pin|R5_Pin|R4_Pin
 8001aac:	2200      	movs	r2, #0
 8001aae:	f640 71fe 	movw	r1, #4094	; 0xffe
 8001ab2:	482b      	ldr	r0, [pc, #172]	; (8001b60 <MX_GPIO_Init+0x11c>)
 8001ab4:	f000 fe4b 	bl	800274e <HAL_GPIO_WritePin>
                          |R3_Pin|R2_Pin|R1_Pin|C4_OUT_Pin
                          |C3_OUT_Pin|C2_OUT_Pin|C1_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001ab8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001abc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aca:	f107 0310 	add.w	r3, r7, #16
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4822      	ldr	r0, [pc, #136]	; (8001b5c <MX_GPIO_Init+0x118>)
 8001ad2:	f000 fca1 	bl	8002418 <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin R6_Pin R5_Pin R4_Pin
                           R3_Pin R2_Pin R1_Pin C4_OUT_Pin
                           C3_OUT_Pin C2_OUT_Pin C1_OUT_Pin */
  GPIO_InitStruct.Pin = R7_Pin|R6_Pin|R5_Pin|R4_Pin
 8001ad6:	f640 73fe 	movw	r3, #4094	; 0xffe
 8001ada:	613b      	str	r3, [r7, #16]
                          |R3_Pin|R2_Pin|R1_Pin|C4_OUT_Pin
                          |C3_OUT_Pin|C2_OUT_Pin|C1_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001adc:	2301      	movs	r3, #1
 8001ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae8:	f107 0310 	add.w	r3, r7, #16
 8001aec:	4619      	mov	r1, r3
 8001aee:	481c      	ldr	r0, [pc, #112]	; (8001b60 <MX_GPIO_Init+0x11c>)
 8001af0:	f000 fc92 	bl	8002418 <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_IN_Pin R3_IN_Pin R2_IN_Pin R1_IN_Pin
                           UP_EXTI_3_Pin DOWN_EXTI_4_Pin ENTER_EXTI_5_Pin */
  GPIO_InitStruct.Pin = R4_IN_Pin|R3_IN_Pin|R2_IN_Pin|R1_IN_Pin
 8001af4:	f24f 0338 	movw	r3, #61496	; 0xf038
 8001af8:	613b      	str	r3, [r7, #16]
                          |UP_EXTI_3_Pin|DOWN_EXTI_4_Pin|ENTER_EXTI_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001afa:	4b1a      	ldr	r3, [pc, #104]	; (8001b64 <MX_GPIO_Init+0x120>)
 8001afc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001afe:	2301      	movs	r3, #1
 8001b00:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b02:	f107 0310 	add.w	r3, r7, #16
 8001b06:	4619      	mov	r1, r3
 8001b08:	4817      	ldr	r0, [pc, #92]	; (8001b68 <MX_GPIO_Init+0x124>)
 8001b0a:	f000 fc85 	bl	8002418 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2105      	movs	r1, #5
 8001b12:	2009      	movs	r0, #9
 8001b14:	f000 fb97 	bl	8002246 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001b18:	2009      	movs	r0, #9
 8001b1a:	f000 fbb0 	bl	800227e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2105      	movs	r1, #5
 8001b22:	200a      	movs	r0, #10
 8001b24:	f000 fb8f 	bl	8002246 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001b28:	200a      	movs	r0, #10
 8001b2a:	f000 fba8 	bl	800227e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2105      	movs	r1, #5
 8001b32:	2017      	movs	r0, #23
 8001b34:	f000 fb87 	bl	8002246 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b38:	2017      	movs	r0, #23
 8001b3a:	f000 fba0 	bl	800227e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2105      	movs	r1, #5
 8001b42:	2028      	movs	r0, #40	; 0x28
 8001b44:	f000 fb7f 	bl	8002246 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b48:	2028      	movs	r0, #40	; 0x28
 8001b4a:	f000 fb98 	bl	800227e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b4e:	bf00      	nop
 8001b50:	3720      	adds	r7, #32
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	40011000 	.word	0x40011000
 8001b60:	40010800 	.word	0x40010800
 8001b64:	10210000 	.word	0x10210000
 8001b68:	40010c00 	.word	0x40010c00

08001b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b70:	b672      	cpsid	i
}
 8001b72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b74:	e7fe      	b.n	8001b74 <Error_Handler+0x8>
	...

08001b78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b7e:	4b15      	ldr	r3, [pc, #84]	; (8001bd4 <HAL_MspInit+0x5c>)
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	4a14      	ldr	r2, [pc, #80]	; (8001bd4 <HAL_MspInit+0x5c>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6193      	str	r3, [r2, #24]
 8001b8a:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <HAL_MspInit+0x5c>)
 8001b8c:	699b      	ldr	r3, [r3, #24]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b96:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <HAL_MspInit+0x5c>)
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	4a0e      	ldr	r2, [pc, #56]	; (8001bd4 <HAL_MspInit+0x5c>)
 8001b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba0:	61d3      	str	r3, [r2, #28]
 8001ba2:	4b0c      	ldr	r3, [pc, #48]	; (8001bd4 <HAL_MspInit+0x5c>)
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001baa:	607b      	str	r3, [r7, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001bae:	4b0a      	ldr	r3, [pc, #40]	; (8001bd8 <HAL_MspInit+0x60>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	4a04      	ldr	r2, [pc, #16]	; (8001bd8 <HAL_MspInit+0x60>)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	3714      	adds	r7, #20
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40010000 	.word	0x40010000

08001bdc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b088      	sub	sp, #32
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0310 	add.w	r3, r7, #16
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a15      	ldr	r2, [pc, #84]	; (8001c4c <HAL_I2C_MspInit+0x70>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d123      	bne.n	8001c44 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfc:	4b14      	ldr	r3, [pc, #80]	; (8001c50 <HAL_I2C_MspInit+0x74>)
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <HAL_I2C_MspInit+0x74>)
 8001c02:	f043 0308 	orr.w	r3, r3, #8
 8001c06:	6193      	str	r3, [r2, #24]
 8001c08:	4b11      	ldr	r3, [pc, #68]	; (8001c50 <HAL_I2C_MspInit+0x74>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	f003 0308 	and.w	r3, r3, #8
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c14:	23c0      	movs	r3, #192	; 0xc0
 8001c16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c18:	2312      	movs	r3, #18
 8001c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c20:	f107 0310 	add.w	r3, r7, #16
 8001c24:	4619      	mov	r1, r3
 8001c26:	480b      	ldr	r0, [pc, #44]	; (8001c54 <HAL_I2C_MspInit+0x78>)
 8001c28:	f000 fbf6 	bl	8002418 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c2c:	4b08      	ldr	r3, [pc, #32]	; (8001c50 <HAL_I2C_MspInit+0x74>)
 8001c2e:	69db      	ldr	r3, [r3, #28]
 8001c30:	4a07      	ldr	r2, [pc, #28]	; (8001c50 <HAL_I2C_MspInit+0x74>)
 8001c32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c36:	61d3      	str	r3, [r2, #28]
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <HAL_I2C_MspInit+0x74>)
 8001c3a:	69db      	ldr	r3, [r3, #28]
 8001c3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c44:	bf00      	nop
 8001c46:	3720      	adds	r7, #32
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40005400 	.word	0x40005400
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40010c00 	.word	0x40010c00

08001c58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b088      	sub	sp, #32
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 0310 	add.w	r3, r7, #16
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a20      	ldr	r2, [pc, #128]	; (8001cf4 <HAL_UART_MspInit+0x9c>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d139      	bne.n	8001cec <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c78:	4b1f      	ldr	r3, [pc, #124]	; (8001cf8 <HAL_UART_MspInit+0xa0>)
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	4a1e      	ldr	r2, [pc, #120]	; (8001cf8 <HAL_UART_MspInit+0xa0>)
 8001c7e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c82:	61d3      	str	r3, [r2, #28]
 8001c84:	4b1c      	ldr	r3, [pc, #112]	; (8001cf8 <HAL_UART_MspInit+0xa0>)
 8001c86:	69db      	ldr	r3, [r3, #28]
 8001c88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c90:	4b19      	ldr	r3, [pc, #100]	; (8001cf8 <HAL_UART_MspInit+0xa0>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	4a18      	ldr	r2, [pc, #96]	; (8001cf8 <HAL_UART_MspInit+0xa0>)
 8001c96:	f043 0308 	orr.w	r3, r3, #8
 8001c9a:	6193      	str	r3, [r2, #24]
 8001c9c:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <HAL_UART_MspInit+0xa0>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	f003 0308 	and.w	r3, r3, #8
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ca8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb6:	f107 0310 	add.w	r3, r7, #16
 8001cba:	4619      	mov	r1, r3
 8001cbc:	480f      	ldr	r0, [pc, #60]	; (8001cfc <HAL_UART_MspInit+0xa4>)
 8001cbe:	f000 fbab 	bl	8002418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001cc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001cc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd0:	f107 0310 	add.w	r3, r7, #16
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4809      	ldr	r0, [pc, #36]	; (8001cfc <HAL_UART_MspInit+0xa4>)
 8001cd8:	f000 fb9e 	bl	8002418 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	2100      	movs	r1, #0
 8001ce0:	2027      	movs	r0, #39	; 0x27
 8001ce2:	f000 fab0 	bl	8002246 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ce6:	2027      	movs	r0, #39	; 0x27
 8001ce8:	f000 fac9 	bl	800227e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001cec:	bf00      	nop
 8001cee:	3720      	adds	r7, #32
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40004800 	.word	0x40004800
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40010c00 	.word	0x40010c00

08001d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d04:	e7fe      	b.n	8001d04 <NMI_Handler+0x4>

08001d06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d06:	b480      	push	{r7}
 8001d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d0a:	e7fe      	b.n	8001d0a <HardFault_Handler+0x4>

08001d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d10:	e7fe      	b.n	8001d10 <MemManage_Handler+0x4>

08001d12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d16:	e7fe      	b.n	8001d16 <BusFault_Handler+0x4>

08001d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d1c:	e7fe      	b.n	8001d1c <UsageFault_Handler+0x4>

08001d1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr

08001d2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr

08001d36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d36:	b480      	push	{r7}
 8001d38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bc80      	pop	{r7}
 8001d40:	4770      	bx	lr

08001d42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d46:	f000 f967 	bl	8002018 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UP_EXTI_3_Pin);
 8001d52:	2008      	movs	r0, #8
 8001d54:	f000 fd2c 	bl	80027b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DOWN_EXTI_4_Pin);
 8001d60:	2010      	movs	r0, #16
 8001d62:	f000 fd25 	bl	80027b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENTER_EXTI_5_Pin);
 8001d6e:	2020      	movs	r0, #32
 8001d70:	f000 fd1e 	bl	80027b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d7c:	4802      	ldr	r0, [pc, #8]	; (8001d88 <USART3_IRQHandler+0x10>)
 8001d7e:	f002 fb2d 	bl	80043dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	20000238 	.word	0x20000238

08001d8c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(R4_IN_Pin);
 8001d90:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001d94:	f000 fd0c 	bl	80027b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R3_IN_Pin);
 8001d98:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001d9c:	f000 fd08 	bl	80027b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R2_IN_Pin);
 8001da0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001da4:	f000 fd04 	bl	80027b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R1_IN_Pin);
 8001da8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001dac:	f000 fd00 	bl	80027b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001db0:	bf00      	nop
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return 1;
 8001db8:	2301      	movs	r3, #1
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr

08001dc2 <_kill>:

int _kill(int pid, int sig)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b082      	sub	sp, #8
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
 8001dca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dcc:	f003 f818 	bl	8004e00 <__errno>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2216      	movs	r2, #22
 8001dd4:	601a      	str	r2, [r3, #0]
  return -1;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <_exit>:

void _exit (int status)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dea:	f04f 31ff 	mov.w	r1, #4294967295
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f7ff ffe7 	bl	8001dc2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001df4:	e7fe      	b.n	8001df4 <_exit+0x12>

08001df6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b086      	sub	sp, #24
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	60f8      	str	r0, [r7, #12]
 8001dfe:	60b9      	str	r1, [r7, #8]
 8001e00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e02:	2300      	movs	r3, #0
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	e00a      	b.n	8001e1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e08:	f3af 8000 	nop.w
 8001e0c:	4601      	mov	r1, r0
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	1c5a      	adds	r2, r3, #1
 8001e12:	60ba      	str	r2, [r7, #8]
 8001e14:	b2ca      	uxtb	r2, r1
 8001e16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	697a      	ldr	r2, [r7, #20]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	dbf0      	blt.n	8001e08 <_read+0x12>
  }

  return len;
 8001e26:	687b      	ldr	r3, [r7, #4]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3718      	adds	r7, #24
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]
 8001e40:	e009      	b.n	8001e56 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	1c5a      	adds	r2, r3, #1
 8001e46:	60ba      	str	r2, [r7, #8]
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	3301      	adds	r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	697a      	ldr	r2, [r7, #20]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	dbf1      	blt.n	8001e42 <_write+0x12>
  }
  return len;
 8001e5e:	687b      	ldr	r3, [r7, #4]
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3718      	adds	r7, #24
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <_close>:

int _close(int file)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bc80      	pop	{r7}
 8001e7c:	4770      	bx	lr

08001e7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b083      	sub	sp, #12
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
 8001e86:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e8e:	605a      	str	r2, [r3, #4]
  return 0;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <_isatty>:

int _isatty(int file)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ea4:	2301      	movs	r3, #1
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr

08001eb0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ed0:	4a14      	ldr	r2, [pc, #80]	; (8001f24 <_sbrk+0x5c>)
 8001ed2:	4b15      	ldr	r3, [pc, #84]	; (8001f28 <_sbrk+0x60>)
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001edc:	4b13      	ldr	r3, [pc, #76]	; (8001f2c <_sbrk+0x64>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d102      	bne.n	8001eea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ee4:	4b11      	ldr	r3, [pc, #68]	; (8001f2c <_sbrk+0x64>)
 8001ee6:	4a12      	ldr	r2, [pc, #72]	; (8001f30 <_sbrk+0x68>)
 8001ee8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eea:	4b10      	ldr	r3, [pc, #64]	; (8001f2c <_sbrk+0x64>)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d207      	bcs.n	8001f08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ef8:	f002 ff82 	bl	8004e00 <__errno>
 8001efc:	4603      	mov	r3, r0
 8001efe:	220c      	movs	r2, #12
 8001f00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f02:	f04f 33ff 	mov.w	r3, #4294967295
 8001f06:	e009      	b.n	8001f1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f08:	4b08      	ldr	r3, [pc, #32]	; (8001f2c <_sbrk+0x64>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f0e:	4b07      	ldr	r3, [pc, #28]	; (8001f2c <_sbrk+0x64>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4413      	add	r3, r2
 8001f16:	4a05      	ldr	r2, [pc, #20]	; (8001f2c <_sbrk+0x64>)
 8001f18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20005000 	.word	0x20005000
 8001f28:	00000400 	.word	0x00000400
 8001f2c:	200002f4 	.word	0x200002f4
 8001f30:	20000310 	.word	0x20000310

08001f34 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f38:	bf00      	nop
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bc80      	pop	{r7}
 8001f3e:	4770      	bx	lr

08001f40 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f40:	f7ff fff8 	bl	8001f34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f44:	480b      	ldr	r0, [pc, #44]	; (8001f74 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f46:	490c      	ldr	r1, [pc, #48]	; (8001f78 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f48:	4a0c      	ldr	r2, [pc, #48]	; (8001f7c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f4c:	e002      	b.n	8001f54 <LoopCopyDataInit>

08001f4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f52:	3304      	adds	r3, #4

08001f54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f58:	d3f9      	bcc.n	8001f4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f5a:	4a09      	ldr	r2, [pc, #36]	; (8001f80 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f5c:	4c09      	ldr	r4, [pc, #36]	; (8001f84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f60:	e001      	b.n	8001f66 <LoopFillZerobss>

08001f62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f64:	3204      	adds	r2, #4

08001f66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f68:	d3fb      	bcc.n	8001f62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f6a:	f002 ff4f 	bl	8004e0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f6e:	f7ff fbf7 	bl	8001760 <main>
  bx lr
 8001f72:	4770      	bx	lr
  ldr r0, =_sdata
 8001f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f78:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8001f7c:	080062f8 	.word	0x080062f8
  ldr r2, =_sbss
 8001f80:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8001f84:	2000030c 	.word	0x2000030c

08001f88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f88:	e7fe      	b.n	8001f88 <ADC1_2_IRQHandler>
	...

08001f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f90:	4b08      	ldr	r3, [pc, #32]	; (8001fb4 <HAL_Init+0x28>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a07      	ldr	r2, [pc, #28]	; (8001fb4 <HAL_Init+0x28>)
 8001f96:	f043 0310 	orr.w	r3, r3, #16
 8001f9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f9c:	2003      	movs	r0, #3
 8001f9e:	f000 f947 	bl	8002230 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fa2:	2004      	movs	r0, #4
 8001fa4:	f000 f808 	bl	8001fb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fa8:	f7ff fde6 	bl	8001b78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40022000 	.word	0x40022000

08001fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fc0:	4b12      	ldr	r3, [pc, #72]	; (800200c <HAL_InitTick+0x54>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4b12      	ldr	r3, [pc, #72]	; (8002010 <HAL_InitTick+0x58>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	4619      	mov	r1, r3
 8001fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 f95f 	bl	800229a <HAL_SYSTICK_Config>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e00e      	b.n	8002004 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b0f      	cmp	r3, #15
 8001fea:	d80a      	bhi.n	8002002 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fec:	2200      	movs	r2, #0
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff4:	f000 f927 	bl	8002246 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ff8:	4a06      	ldr	r2, [pc, #24]	; (8002014 <HAL_InitTick+0x5c>)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
 8002000:	e000      	b.n	8002004 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
}
 8002004:	4618      	mov	r0, r3
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	2000008c 	.word	0x2000008c
 8002010:	20000094 	.word	0x20000094
 8002014:	20000090 	.word	0x20000090

08002018 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800201c:	4b05      	ldr	r3, [pc, #20]	; (8002034 <HAL_IncTick+0x1c>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	461a      	mov	r2, r3
 8002022:	4b05      	ldr	r3, [pc, #20]	; (8002038 <HAL_IncTick+0x20>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4413      	add	r3, r2
 8002028:	4a03      	ldr	r2, [pc, #12]	; (8002038 <HAL_IncTick+0x20>)
 800202a:	6013      	str	r3, [r2, #0]
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr
 8002034:	20000094 	.word	0x20000094
 8002038:	200002f8 	.word	0x200002f8

0800203c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return uwTick;
 8002040:	4b02      	ldr	r3, [pc, #8]	; (800204c <HAL_GetTick+0x10>)
 8002042:	681b      	ldr	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	200002f8 	.word	0x200002f8

08002050 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002058:	f7ff fff0 	bl	800203c <HAL_GetTick>
 800205c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002068:	d005      	beq.n	8002076 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800206a:	4b0a      	ldr	r3, [pc, #40]	; (8002094 <HAL_Delay+0x44>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	461a      	mov	r2, r3
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	4413      	add	r3, r2
 8002074:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002076:	bf00      	nop
 8002078:	f7ff ffe0 	bl	800203c <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	429a      	cmp	r2, r3
 8002086:	d8f7      	bhi.n	8002078 <HAL_Delay+0x28>
  {
  }
}
 8002088:	bf00      	nop
 800208a:	bf00      	nop
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000094 	.word	0x20000094

08002098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f003 0307 	and.w	r3, r3, #7
 80020a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020a8:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020b4:	4013      	ands	r3, r2
 80020b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ca:	4a04      	ldr	r2, [pc, #16]	; (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	60d3      	str	r3, [r2, #12]
}
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020e4:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <__NVIC_GetPriorityGrouping+0x18>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	0a1b      	lsrs	r3, r3, #8
 80020ea:	f003 0307 	and.w	r3, r3, #7
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	2b00      	cmp	r3, #0
 800210c:	db0b      	blt.n	8002126 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	f003 021f 	and.w	r2, r3, #31
 8002114:	4906      	ldr	r1, [pc, #24]	; (8002130 <__NVIC_EnableIRQ+0x34>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	095b      	lsrs	r3, r3, #5
 800211c:	2001      	movs	r0, #1
 800211e:	fa00 f202 	lsl.w	r2, r0, r2
 8002122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr
 8002130:	e000e100 	.word	0xe000e100

08002134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	6039      	str	r1, [r7, #0]
 800213e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002144:	2b00      	cmp	r3, #0
 8002146:	db0a      	blt.n	800215e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	b2da      	uxtb	r2, r3
 800214c:	490c      	ldr	r1, [pc, #48]	; (8002180 <__NVIC_SetPriority+0x4c>)
 800214e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002152:	0112      	lsls	r2, r2, #4
 8002154:	b2d2      	uxtb	r2, r2
 8002156:	440b      	add	r3, r1
 8002158:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800215c:	e00a      	b.n	8002174 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	b2da      	uxtb	r2, r3
 8002162:	4908      	ldr	r1, [pc, #32]	; (8002184 <__NVIC_SetPriority+0x50>)
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	3b04      	subs	r3, #4
 800216c:	0112      	lsls	r2, r2, #4
 800216e:	b2d2      	uxtb	r2, r2
 8002170:	440b      	add	r3, r1
 8002172:	761a      	strb	r2, [r3, #24]
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	bc80      	pop	{r7}
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	e000e100 	.word	0xe000e100
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002188:	b480      	push	{r7}
 800218a:	b089      	sub	sp, #36	; 0x24
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	f1c3 0307 	rsb	r3, r3, #7
 80021a2:	2b04      	cmp	r3, #4
 80021a4:	bf28      	it	cs
 80021a6:	2304      	movcs	r3, #4
 80021a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	3304      	adds	r3, #4
 80021ae:	2b06      	cmp	r3, #6
 80021b0:	d902      	bls.n	80021b8 <NVIC_EncodePriority+0x30>
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3b03      	subs	r3, #3
 80021b6:	e000      	b.n	80021ba <NVIC_EncodePriority+0x32>
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021bc:	f04f 32ff 	mov.w	r2, #4294967295
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43da      	mvns	r2, r3
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	401a      	ands	r2, r3
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d0:	f04f 31ff 	mov.w	r1, #4294967295
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	fa01 f303 	lsl.w	r3, r1, r3
 80021da:	43d9      	mvns	r1, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e0:	4313      	orrs	r3, r2
         );
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3724      	adds	r7, #36	; 0x24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bc80      	pop	{r7}
 80021ea:	4770      	bx	lr

080021ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	3b01      	subs	r3, #1
 80021f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021fc:	d301      	bcc.n	8002202 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021fe:	2301      	movs	r3, #1
 8002200:	e00f      	b.n	8002222 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002202:	4a0a      	ldr	r2, [pc, #40]	; (800222c <SysTick_Config+0x40>)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3b01      	subs	r3, #1
 8002208:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800220a:	210f      	movs	r1, #15
 800220c:	f04f 30ff 	mov.w	r0, #4294967295
 8002210:	f7ff ff90 	bl	8002134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002214:	4b05      	ldr	r3, [pc, #20]	; (800222c <SysTick_Config+0x40>)
 8002216:	2200      	movs	r2, #0
 8002218:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800221a:	4b04      	ldr	r3, [pc, #16]	; (800222c <SysTick_Config+0x40>)
 800221c:	2207      	movs	r2, #7
 800221e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	e000e010 	.word	0xe000e010

08002230 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f7ff ff2d 	bl	8002098 <__NVIC_SetPriorityGrouping>
}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002246:	b580      	push	{r7, lr}
 8002248:	b086      	sub	sp, #24
 800224a:	af00      	add	r7, sp, #0
 800224c:	4603      	mov	r3, r0
 800224e:	60b9      	str	r1, [r7, #8]
 8002250:	607a      	str	r2, [r7, #4]
 8002252:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002254:	2300      	movs	r3, #0
 8002256:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002258:	f7ff ff42 	bl	80020e0 <__NVIC_GetPriorityGrouping>
 800225c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	68b9      	ldr	r1, [r7, #8]
 8002262:	6978      	ldr	r0, [r7, #20]
 8002264:	f7ff ff90 	bl	8002188 <NVIC_EncodePriority>
 8002268:	4602      	mov	r2, r0
 800226a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800226e:	4611      	mov	r1, r2
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff ff5f 	bl	8002134 <__NVIC_SetPriority>
}
 8002276:	bf00      	nop
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b082      	sub	sp, #8
 8002282:	af00      	add	r7, sp, #0
 8002284:	4603      	mov	r3, r0
 8002286:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff ff35 	bl	80020fc <__NVIC_EnableIRQ>
}
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b082      	sub	sp, #8
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7ff ffa2 	bl	80021ec <SysTick_Config>
 80022a8:	4603      	mov	r3, r0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b085      	sub	sp, #20
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d008      	beq.n	80022dc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2204      	movs	r2, #4
 80022ce:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e020      	b.n	800231e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 020e 	bic.w	r2, r2, #14
 80022ea:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 0201 	bic.w	r2, r2, #1
 80022fa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002304:	2101      	movs	r1, #1
 8002306:	fa01 f202 	lsl.w	r2, r1, r2
 800230a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800231c:	7bfb      	ldrb	r3, [r7, #15]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3714      	adds	r7, #20
 8002322:	46bd      	mov	sp, r7
 8002324:	bc80      	pop	{r7}
 8002326:	4770      	bx	lr

08002328 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002330:	2300      	movs	r3, #0
 8002332:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d005      	beq.n	800234c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2204      	movs	r2, #4
 8002344:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	73fb      	strb	r3, [r7, #15]
 800234a:	e051      	b.n	80023f0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f022 020e 	bic.w	r2, r2, #14
 800235a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f022 0201 	bic.w	r2, r2, #1
 800236a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a22      	ldr	r2, [pc, #136]	; (80023fc <HAL_DMA_Abort_IT+0xd4>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d029      	beq.n	80023ca <HAL_DMA_Abort_IT+0xa2>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a21      	ldr	r2, [pc, #132]	; (8002400 <HAL_DMA_Abort_IT+0xd8>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d022      	beq.n	80023c6 <HAL_DMA_Abort_IT+0x9e>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a1f      	ldr	r2, [pc, #124]	; (8002404 <HAL_DMA_Abort_IT+0xdc>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d01a      	beq.n	80023c0 <HAL_DMA_Abort_IT+0x98>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a1e      	ldr	r2, [pc, #120]	; (8002408 <HAL_DMA_Abort_IT+0xe0>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d012      	beq.n	80023ba <HAL_DMA_Abort_IT+0x92>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a1c      	ldr	r2, [pc, #112]	; (800240c <HAL_DMA_Abort_IT+0xe4>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d00a      	beq.n	80023b4 <HAL_DMA_Abort_IT+0x8c>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a1b      	ldr	r2, [pc, #108]	; (8002410 <HAL_DMA_Abort_IT+0xe8>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d102      	bne.n	80023ae <HAL_DMA_Abort_IT+0x86>
 80023a8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80023ac:	e00e      	b.n	80023cc <HAL_DMA_Abort_IT+0xa4>
 80023ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023b2:	e00b      	b.n	80023cc <HAL_DMA_Abort_IT+0xa4>
 80023b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023b8:	e008      	b.n	80023cc <HAL_DMA_Abort_IT+0xa4>
 80023ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023be:	e005      	b.n	80023cc <HAL_DMA_Abort_IT+0xa4>
 80023c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023c4:	e002      	b.n	80023cc <HAL_DMA_Abort_IT+0xa4>
 80023c6:	2310      	movs	r3, #16
 80023c8:	e000      	b.n	80023cc <HAL_DMA_Abort_IT+0xa4>
 80023ca:	2301      	movs	r3, #1
 80023cc:	4a11      	ldr	r2, [pc, #68]	; (8002414 <HAL_DMA_Abort_IT+0xec>)
 80023ce:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2201      	movs	r2, #1
 80023d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d003      	beq.n	80023f0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	4798      	blx	r3
    } 
  }
  return status;
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40020008 	.word	0x40020008
 8002400:	4002001c 	.word	0x4002001c
 8002404:	40020030 	.word	0x40020030
 8002408:	40020044 	.word	0x40020044
 800240c:	40020058 	.word	0x40020058
 8002410:	4002006c 	.word	0x4002006c
 8002414:	40020000 	.word	0x40020000

08002418 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002418:	b480      	push	{r7}
 800241a:	b08b      	sub	sp, #44	; 0x2c
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002422:	2300      	movs	r3, #0
 8002424:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002426:	2300      	movs	r3, #0
 8002428:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800242a:	e169      	b.n	8002700 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800242c:	2201      	movs	r2, #1
 800242e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	69fa      	ldr	r2, [r7, #28]
 800243c:	4013      	ands	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	429a      	cmp	r2, r3
 8002446:	f040 8158 	bne.w	80026fa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	4a9a      	ldr	r2, [pc, #616]	; (80026b8 <HAL_GPIO_Init+0x2a0>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d05e      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
 8002454:	4a98      	ldr	r2, [pc, #608]	; (80026b8 <HAL_GPIO_Init+0x2a0>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d875      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 800245a:	4a98      	ldr	r2, [pc, #608]	; (80026bc <HAL_GPIO_Init+0x2a4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d058      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
 8002460:	4a96      	ldr	r2, [pc, #600]	; (80026bc <HAL_GPIO_Init+0x2a4>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d86f      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 8002466:	4a96      	ldr	r2, [pc, #600]	; (80026c0 <HAL_GPIO_Init+0x2a8>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d052      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
 800246c:	4a94      	ldr	r2, [pc, #592]	; (80026c0 <HAL_GPIO_Init+0x2a8>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d869      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 8002472:	4a94      	ldr	r2, [pc, #592]	; (80026c4 <HAL_GPIO_Init+0x2ac>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d04c      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
 8002478:	4a92      	ldr	r2, [pc, #584]	; (80026c4 <HAL_GPIO_Init+0x2ac>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d863      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 800247e:	4a92      	ldr	r2, [pc, #584]	; (80026c8 <HAL_GPIO_Init+0x2b0>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d046      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
 8002484:	4a90      	ldr	r2, [pc, #576]	; (80026c8 <HAL_GPIO_Init+0x2b0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d85d      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 800248a:	2b12      	cmp	r3, #18
 800248c:	d82a      	bhi.n	80024e4 <HAL_GPIO_Init+0xcc>
 800248e:	2b12      	cmp	r3, #18
 8002490:	d859      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 8002492:	a201      	add	r2, pc, #4	; (adr r2, 8002498 <HAL_GPIO_Init+0x80>)
 8002494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002498:	08002513 	.word	0x08002513
 800249c:	080024ed 	.word	0x080024ed
 80024a0:	080024ff 	.word	0x080024ff
 80024a4:	08002541 	.word	0x08002541
 80024a8:	08002547 	.word	0x08002547
 80024ac:	08002547 	.word	0x08002547
 80024b0:	08002547 	.word	0x08002547
 80024b4:	08002547 	.word	0x08002547
 80024b8:	08002547 	.word	0x08002547
 80024bc:	08002547 	.word	0x08002547
 80024c0:	08002547 	.word	0x08002547
 80024c4:	08002547 	.word	0x08002547
 80024c8:	08002547 	.word	0x08002547
 80024cc:	08002547 	.word	0x08002547
 80024d0:	08002547 	.word	0x08002547
 80024d4:	08002547 	.word	0x08002547
 80024d8:	08002547 	.word	0x08002547
 80024dc:	080024f5 	.word	0x080024f5
 80024e0:	08002509 	.word	0x08002509
 80024e4:	4a79      	ldr	r2, [pc, #484]	; (80026cc <HAL_GPIO_Init+0x2b4>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d013      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024ea:	e02c      	b.n	8002546 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	623b      	str	r3, [r7, #32]
          break;
 80024f2:	e029      	b.n	8002548 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	3304      	adds	r3, #4
 80024fa:	623b      	str	r3, [r7, #32]
          break;
 80024fc:	e024      	b.n	8002548 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	3308      	adds	r3, #8
 8002504:	623b      	str	r3, [r7, #32]
          break;
 8002506:	e01f      	b.n	8002548 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	330c      	adds	r3, #12
 800250e:	623b      	str	r3, [r7, #32]
          break;
 8002510:	e01a      	b.n	8002548 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d102      	bne.n	8002520 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800251a:	2304      	movs	r3, #4
 800251c:	623b      	str	r3, [r7, #32]
          break;
 800251e:	e013      	b.n	8002548 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d105      	bne.n	8002534 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002528:	2308      	movs	r3, #8
 800252a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	69fa      	ldr	r2, [r7, #28]
 8002530:	611a      	str	r2, [r3, #16]
          break;
 8002532:	e009      	b.n	8002548 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002534:	2308      	movs	r3, #8
 8002536:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	69fa      	ldr	r2, [r7, #28]
 800253c:	615a      	str	r2, [r3, #20]
          break;
 800253e:	e003      	b.n	8002548 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002540:	2300      	movs	r3, #0
 8002542:	623b      	str	r3, [r7, #32]
          break;
 8002544:	e000      	b.n	8002548 <HAL_GPIO_Init+0x130>
          break;
 8002546:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	2bff      	cmp	r3, #255	; 0xff
 800254c:	d801      	bhi.n	8002552 <HAL_GPIO_Init+0x13a>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	e001      	b.n	8002556 <HAL_GPIO_Init+0x13e>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	3304      	adds	r3, #4
 8002556:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	2bff      	cmp	r3, #255	; 0xff
 800255c:	d802      	bhi.n	8002564 <HAL_GPIO_Init+0x14c>
 800255e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	e002      	b.n	800256a <HAL_GPIO_Init+0x152>
 8002564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002566:	3b08      	subs	r3, #8
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	210f      	movs	r1, #15
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	fa01 f303 	lsl.w	r3, r1, r3
 8002578:	43db      	mvns	r3, r3
 800257a:	401a      	ands	r2, r3
 800257c:	6a39      	ldr	r1, [r7, #32]
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	fa01 f303 	lsl.w	r3, r1, r3
 8002584:	431a      	orrs	r2, r3
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	f000 80b1 	beq.w	80026fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002598:	4b4d      	ldr	r3, [pc, #308]	; (80026d0 <HAL_GPIO_Init+0x2b8>)
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	4a4c      	ldr	r2, [pc, #304]	; (80026d0 <HAL_GPIO_Init+0x2b8>)
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	6193      	str	r3, [r2, #24]
 80025a4:	4b4a      	ldr	r3, [pc, #296]	; (80026d0 <HAL_GPIO_Init+0x2b8>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	60bb      	str	r3, [r7, #8]
 80025ae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025b0:	4a48      	ldr	r2, [pc, #288]	; (80026d4 <HAL_GPIO_Init+0x2bc>)
 80025b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b4:	089b      	lsrs	r3, r3, #2
 80025b6:	3302      	adds	r3, #2
 80025b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025bc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c0:	f003 0303 	and.w	r3, r3, #3
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	220f      	movs	r2, #15
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	4013      	ands	r3, r2
 80025d2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	4a40      	ldr	r2, [pc, #256]	; (80026d8 <HAL_GPIO_Init+0x2c0>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d013      	beq.n	8002604 <HAL_GPIO_Init+0x1ec>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a3f      	ldr	r2, [pc, #252]	; (80026dc <HAL_GPIO_Init+0x2c4>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d00d      	beq.n	8002600 <HAL_GPIO_Init+0x1e8>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a3e      	ldr	r2, [pc, #248]	; (80026e0 <HAL_GPIO_Init+0x2c8>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d007      	beq.n	80025fc <HAL_GPIO_Init+0x1e4>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a3d      	ldr	r2, [pc, #244]	; (80026e4 <HAL_GPIO_Init+0x2cc>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d101      	bne.n	80025f8 <HAL_GPIO_Init+0x1e0>
 80025f4:	2303      	movs	r3, #3
 80025f6:	e006      	b.n	8002606 <HAL_GPIO_Init+0x1ee>
 80025f8:	2304      	movs	r3, #4
 80025fa:	e004      	b.n	8002606 <HAL_GPIO_Init+0x1ee>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e002      	b.n	8002606 <HAL_GPIO_Init+0x1ee>
 8002600:	2301      	movs	r3, #1
 8002602:	e000      	b.n	8002606 <HAL_GPIO_Init+0x1ee>
 8002604:	2300      	movs	r3, #0
 8002606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002608:	f002 0203 	and.w	r2, r2, #3
 800260c:	0092      	lsls	r2, r2, #2
 800260e:	4093      	lsls	r3, r2
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	4313      	orrs	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002616:	492f      	ldr	r1, [pc, #188]	; (80026d4 <HAL_GPIO_Init+0x2bc>)
 8002618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261a:	089b      	lsrs	r3, r3, #2
 800261c:	3302      	adds	r3, #2
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d006      	beq.n	800263e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002630:	4b2d      	ldr	r3, [pc, #180]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	492c      	ldr	r1, [pc, #176]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	4313      	orrs	r3, r2
 800263a:	608b      	str	r3, [r1, #8]
 800263c:	e006      	b.n	800264c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800263e:	4b2a      	ldr	r3, [pc, #168]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	43db      	mvns	r3, r3
 8002646:	4928      	ldr	r1, [pc, #160]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002648:	4013      	ands	r3, r2
 800264a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d006      	beq.n	8002666 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002658:	4b23      	ldr	r3, [pc, #140]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 800265a:	68da      	ldr	r2, [r3, #12]
 800265c:	4922      	ldr	r1, [pc, #136]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	4313      	orrs	r3, r2
 8002662:	60cb      	str	r3, [r1, #12]
 8002664:	e006      	b.n	8002674 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002666:	4b20      	ldr	r3, [pc, #128]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	43db      	mvns	r3, r3
 800266e:	491e      	ldr	r1, [pc, #120]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002670:	4013      	ands	r3, r2
 8002672:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d006      	beq.n	800268e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002680:	4b19      	ldr	r3, [pc, #100]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	4918      	ldr	r1, [pc, #96]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	4313      	orrs	r3, r2
 800268a:	604b      	str	r3, [r1, #4]
 800268c:	e006      	b.n	800269c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800268e:	4b16      	ldr	r3, [pc, #88]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	43db      	mvns	r3, r3
 8002696:	4914      	ldr	r1, [pc, #80]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002698:	4013      	ands	r3, r2
 800269a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d021      	beq.n	80026ec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026a8:	4b0f      	ldr	r3, [pc, #60]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	490e      	ldr	r1, [pc, #56]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	600b      	str	r3, [r1, #0]
 80026b4:	e021      	b.n	80026fa <HAL_GPIO_Init+0x2e2>
 80026b6:	bf00      	nop
 80026b8:	10320000 	.word	0x10320000
 80026bc:	10310000 	.word	0x10310000
 80026c0:	10220000 	.word	0x10220000
 80026c4:	10210000 	.word	0x10210000
 80026c8:	10120000 	.word	0x10120000
 80026cc:	10110000 	.word	0x10110000
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40010000 	.word	0x40010000
 80026d8:	40010800 	.word	0x40010800
 80026dc:	40010c00 	.word	0x40010c00
 80026e0:	40011000 	.word	0x40011000
 80026e4:	40011400 	.word	0x40011400
 80026e8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026ec:	4b0b      	ldr	r3, [pc, #44]	; (800271c <HAL_GPIO_Init+0x304>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	4909      	ldr	r1, [pc, #36]	; (800271c <HAL_GPIO_Init+0x304>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fc:	3301      	adds	r3, #1
 80026fe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002706:	fa22 f303 	lsr.w	r3, r2, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	f47f ae8e 	bne.w	800242c <HAL_GPIO_Init+0x14>
  }
}
 8002710:	bf00      	nop
 8002712:	bf00      	nop
 8002714:	372c      	adds	r7, #44	; 0x2c
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr
 800271c:	40010400 	.word	0x40010400

08002720 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	460b      	mov	r3, r1
 800272a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	887b      	ldrh	r3, [r7, #2]
 8002732:	4013      	ands	r3, r2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d002      	beq.n	800273e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002738:	2301      	movs	r3, #1
 800273a:	73fb      	strb	r3, [r7, #15]
 800273c:	e001      	b.n	8002742 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800273e:	2300      	movs	r3, #0
 8002740:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002742:	7bfb      	ldrb	r3, [r7, #15]
}
 8002744:	4618      	mov	r0, r3
 8002746:	3714      	adds	r7, #20
 8002748:	46bd      	mov	sp, r7
 800274a:	bc80      	pop	{r7}
 800274c:	4770      	bx	lr

0800274e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800274e:	b480      	push	{r7}
 8002750:	b083      	sub	sp, #12
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
 8002756:	460b      	mov	r3, r1
 8002758:	807b      	strh	r3, [r7, #2]
 800275a:	4613      	mov	r3, r2
 800275c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800275e:	787b      	ldrb	r3, [r7, #1]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d003      	beq.n	800276c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002764:	887a      	ldrh	r2, [r7, #2]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800276a:	e003      	b.n	8002774 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800276c:	887b      	ldrh	r3, [r7, #2]
 800276e:	041a      	lsls	r2, r3, #16
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	611a      	str	r2, [r3, #16]
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr

0800277e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800277e:	b480      	push	{r7}
 8002780:	b085      	sub	sp, #20
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
 8002786:	460b      	mov	r3, r1
 8002788:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002790:	887a      	ldrh	r2, [r7, #2]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	4013      	ands	r3, r2
 8002796:	041a      	lsls	r2, r3, #16
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	43d9      	mvns	r1, r3
 800279c:	887b      	ldrh	r3, [r7, #2]
 800279e:	400b      	ands	r3, r1
 80027a0:	431a      	orrs	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	611a      	str	r2, [r3, #16]
}
 80027a6:	bf00      	nop
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr

080027b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80027ba:	4b08      	ldr	r3, [pc, #32]	; (80027dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027bc:	695a      	ldr	r2, [r3, #20]
 80027be:	88fb      	ldrh	r3, [r7, #6]
 80027c0:	4013      	ands	r3, r2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d006      	beq.n	80027d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027c6:	4a05      	ldr	r2, [pc, #20]	; (80027dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027c8:	88fb      	ldrh	r3, [r7, #6]
 80027ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027cc:	88fb      	ldrh	r3, [r7, #6]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fe fea4 	bl	800151c <HAL_GPIO_EXTI_Callback>
  }
}
 80027d4:	bf00      	nop
 80027d6:	3708      	adds	r7, #8
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	40010400 	.word	0x40010400

080027e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e12b      	b.n	8002a4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d106      	bne.n	800280c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f7ff f9e8 	bl	8001bdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2224      	movs	r2, #36	; 0x24
 8002810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f022 0201 	bic.w	r2, r2, #1
 8002822:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002832:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002842:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002844:	f001 fd0e 	bl	8004264 <HAL_RCC_GetPCLK1Freq>
 8002848:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	4a81      	ldr	r2, [pc, #516]	; (8002a54 <HAL_I2C_Init+0x274>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d807      	bhi.n	8002864 <HAL_I2C_Init+0x84>
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4a80      	ldr	r2, [pc, #512]	; (8002a58 <HAL_I2C_Init+0x278>)
 8002858:	4293      	cmp	r3, r2
 800285a:	bf94      	ite	ls
 800285c:	2301      	movls	r3, #1
 800285e:	2300      	movhi	r3, #0
 8002860:	b2db      	uxtb	r3, r3
 8002862:	e006      	b.n	8002872 <HAL_I2C_Init+0x92>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	4a7d      	ldr	r2, [pc, #500]	; (8002a5c <HAL_I2C_Init+0x27c>)
 8002868:	4293      	cmp	r3, r2
 800286a:	bf94      	ite	ls
 800286c:	2301      	movls	r3, #1
 800286e:	2300      	movhi	r3, #0
 8002870:	b2db      	uxtb	r3, r3
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e0e7      	b.n	8002a4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	4a78      	ldr	r2, [pc, #480]	; (8002a60 <HAL_I2C_Init+0x280>)
 800287e:	fba2 2303 	umull	r2, r3, r2, r3
 8002882:	0c9b      	lsrs	r3, r3, #18
 8002884:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	430a      	orrs	r2, r1
 8002898:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	4a6a      	ldr	r2, [pc, #424]	; (8002a54 <HAL_I2C_Init+0x274>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d802      	bhi.n	80028b4 <HAL_I2C_Init+0xd4>
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	3301      	adds	r3, #1
 80028b2:	e009      	b.n	80028c8 <HAL_I2C_Init+0xe8>
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80028ba:	fb02 f303 	mul.w	r3, r2, r3
 80028be:	4a69      	ldr	r2, [pc, #420]	; (8002a64 <HAL_I2C_Init+0x284>)
 80028c0:	fba2 2303 	umull	r2, r3, r2, r3
 80028c4:	099b      	lsrs	r3, r3, #6
 80028c6:	3301      	adds	r3, #1
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	6812      	ldr	r2, [r2, #0]
 80028cc:	430b      	orrs	r3, r1
 80028ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80028da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	495c      	ldr	r1, [pc, #368]	; (8002a54 <HAL_I2C_Init+0x274>)
 80028e4:	428b      	cmp	r3, r1
 80028e6:	d819      	bhi.n	800291c <HAL_I2C_Init+0x13c>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	1e59      	subs	r1, r3, #1
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80028f6:	1c59      	adds	r1, r3, #1
 80028f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80028fc:	400b      	ands	r3, r1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00a      	beq.n	8002918 <HAL_I2C_Init+0x138>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	1e59      	subs	r1, r3, #1
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002910:	3301      	adds	r3, #1
 8002912:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002916:	e051      	b.n	80029bc <HAL_I2C_Init+0x1dc>
 8002918:	2304      	movs	r3, #4
 800291a:	e04f      	b.n	80029bc <HAL_I2C_Init+0x1dc>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d111      	bne.n	8002948 <HAL_I2C_Init+0x168>
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	1e58      	subs	r0, r3, #1
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6859      	ldr	r1, [r3, #4]
 800292c:	460b      	mov	r3, r1
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	440b      	add	r3, r1
 8002932:	fbb0 f3f3 	udiv	r3, r0, r3
 8002936:	3301      	adds	r3, #1
 8002938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800293c:	2b00      	cmp	r3, #0
 800293e:	bf0c      	ite	eq
 8002940:	2301      	moveq	r3, #1
 8002942:	2300      	movne	r3, #0
 8002944:	b2db      	uxtb	r3, r3
 8002946:	e012      	b.n	800296e <HAL_I2C_Init+0x18e>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	1e58      	subs	r0, r3, #1
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6859      	ldr	r1, [r3, #4]
 8002950:	460b      	mov	r3, r1
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	440b      	add	r3, r1
 8002956:	0099      	lsls	r1, r3, #2
 8002958:	440b      	add	r3, r1
 800295a:	fbb0 f3f3 	udiv	r3, r0, r3
 800295e:	3301      	adds	r3, #1
 8002960:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002964:	2b00      	cmp	r3, #0
 8002966:	bf0c      	ite	eq
 8002968:	2301      	moveq	r3, #1
 800296a:	2300      	movne	r3, #0
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <HAL_I2C_Init+0x196>
 8002972:	2301      	movs	r3, #1
 8002974:	e022      	b.n	80029bc <HAL_I2C_Init+0x1dc>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d10e      	bne.n	800299c <HAL_I2C_Init+0x1bc>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	1e58      	subs	r0, r3, #1
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6859      	ldr	r1, [r3, #4]
 8002986:	460b      	mov	r3, r1
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	440b      	add	r3, r1
 800298c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002990:	3301      	adds	r3, #1
 8002992:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002996:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800299a:	e00f      	b.n	80029bc <HAL_I2C_Init+0x1dc>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	1e58      	subs	r0, r3, #1
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6859      	ldr	r1, [r3, #4]
 80029a4:	460b      	mov	r3, r1
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	440b      	add	r3, r1
 80029aa:	0099      	lsls	r1, r3, #2
 80029ac:	440b      	add	r3, r1
 80029ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80029b2:	3301      	adds	r3, #1
 80029b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80029bc:	6879      	ldr	r1, [r7, #4]
 80029be:	6809      	ldr	r1, [r1, #0]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	69da      	ldr	r2, [r3, #28]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a1b      	ldr	r3, [r3, #32]
 80029d6:	431a      	orrs	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	430a      	orrs	r2, r1
 80029de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80029ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	6911      	ldr	r1, [r2, #16]
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	68d2      	ldr	r2, [r2, #12]
 80029f6:	4311      	orrs	r1, r2
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	6812      	ldr	r2, [r2, #0]
 80029fc:	430b      	orrs	r3, r1
 80029fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	695a      	ldr	r2, [r3, #20]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	431a      	orrs	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f042 0201 	orr.w	r2, r2, #1
 8002a2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2220      	movs	r2, #32
 8002a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	000186a0 	.word	0x000186a0
 8002a58:	001e847f 	.word	0x001e847f
 8002a5c:	003d08ff 	.word	0x003d08ff
 8002a60:	431bde83 	.word	0x431bde83
 8002a64:	10624dd3 	.word	0x10624dd3

08002a68 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b088      	sub	sp, #32
 8002a6c:	af02      	add	r7, sp, #8
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	607a      	str	r2, [r7, #4]
 8002a72:	461a      	mov	r2, r3
 8002a74:	460b      	mov	r3, r1
 8002a76:	817b      	strh	r3, [r7, #10]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a7c:	f7ff fade 	bl	800203c <HAL_GetTick>
 8002a80:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b20      	cmp	r3, #32
 8002a8c:	f040 80e0 	bne.w	8002c50 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	2319      	movs	r3, #25
 8002a96:	2201      	movs	r2, #1
 8002a98:	4970      	ldr	r1, [pc, #448]	; (8002c5c <HAL_I2C_Master_Transmit+0x1f4>)
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 fde2 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e0d3      	b.n	8002c52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d101      	bne.n	8002ab8 <HAL_I2C_Master_Transmit+0x50>
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	e0cc      	b.n	8002c52 <HAL_I2C_Master_Transmit+0x1ea>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d007      	beq.n	8002ade <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f042 0201 	orr.w	r2, r2, #1
 8002adc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002aec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2221      	movs	r2, #33	; 0x21
 8002af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2210      	movs	r2, #16
 8002afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	893a      	ldrh	r2, [r7, #8]
 8002b0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	4a50      	ldr	r2, [pc, #320]	; (8002c60 <HAL_I2C_Master_Transmit+0x1f8>)
 8002b1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b20:	8979      	ldrh	r1, [r7, #10]
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	6a3a      	ldr	r2, [r7, #32]
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 fc32 	bl	8003390 <I2C_MasterRequestWrite>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e08d      	b.n	8002c52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b36:	2300      	movs	r3, #0
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	695b      	ldr	r3, [r3, #20]
 8002b40:	613b      	str	r3, [r7, #16]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	613b      	str	r3, [r7, #16]
 8002b4a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002b4c:	e066      	b.n	8002c1c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	6a39      	ldr	r1, [r7, #32]
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 fea0 	bl	8003898 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d00d      	beq.n	8002b7a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	2b04      	cmp	r3, #4
 8002b64:	d107      	bne.n	8002b76 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e06b      	b.n	8002c52 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7e:	781a      	ldrb	r2, [r3, #0]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8a:	1c5a      	adds	r2, r3, #1
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	3b01      	subs	r3, #1
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	f003 0304 	and.w	r3, r3, #4
 8002bb4:	2b04      	cmp	r3, #4
 8002bb6:	d11b      	bne.n	8002bf0 <HAL_I2C_Master_Transmit+0x188>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d017      	beq.n	8002bf0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc4:	781a      	ldrb	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd0:	1c5a      	adds	r2, r3, #1
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002be8:	3b01      	subs	r3, #1
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	6a39      	ldr	r1, [r7, #32]
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 fe97 	bl	8003928 <I2C_WaitOnBTFFlagUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d00d      	beq.n	8002c1c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c04:	2b04      	cmp	r3, #4
 8002c06:	d107      	bne.n	8002c18 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c16:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e01a      	b.n	8002c52 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d194      	bne.n	8002b4e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2220      	movs	r2, #32
 8002c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	e000      	b.n	8002c52 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002c50:	2302      	movs	r3, #2
  }
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3718      	adds	r7, #24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	00100002 	.word	0x00100002
 8002c60:	ffff0000 	.word	0xffff0000

08002c64 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08c      	sub	sp, #48	; 0x30
 8002c68:	af02      	add	r7, sp, #8
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	4608      	mov	r0, r1
 8002c6e:	4611      	mov	r1, r2
 8002c70:	461a      	mov	r2, r3
 8002c72:	4603      	mov	r3, r0
 8002c74:	817b      	strh	r3, [r7, #10]
 8002c76:	460b      	mov	r3, r1
 8002c78:	813b      	strh	r3, [r7, #8]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c82:	f7ff f9db 	bl	800203c <HAL_GetTick>
 8002c86:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b20      	cmp	r3, #32
 8002c92:	f040 8244 	bne.w	800311e <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c98:	9300      	str	r3, [sp, #0]
 8002c9a:	2319      	movs	r3, #25
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	4982      	ldr	r1, [pc, #520]	; (8002ea8 <HAL_I2C_Mem_Read+0x244>)
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 fcdf 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002cac:	2302      	movs	r3, #2
 8002cae:	e237      	b.n	8003120 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d101      	bne.n	8002cbe <HAL_I2C_Mem_Read+0x5a>
 8002cba:	2302      	movs	r3, #2
 8002cbc:	e230      	b.n	8003120 <HAL_I2C_Mem_Read+0x4bc>
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d007      	beq.n	8002ce4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0201 	orr.w	r2, r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cf2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2222      	movs	r2, #34	; 0x22
 8002cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2240      	movs	r2, #64	; 0x40
 8002d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d0e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002d14:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4a62      	ldr	r2, [pc, #392]	; (8002eac <HAL_I2C_Mem_Read+0x248>)
 8002d24:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d26:	88f8      	ldrh	r0, [r7, #6]
 8002d28:	893a      	ldrh	r2, [r7, #8]
 8002d2a:	8979      	ldrh	r1, [r7, #10]
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2e:	9301      	str	r3, [sp, #4]
 8002d30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	4603      	mov	r3, r0
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f000 fbac 	bl	8003494 <I2C_RequestMemoryRead>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e1ec      	b.n	8003120 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d113      	bne.n	8002d76 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61fb      	str	r3, [r7, #28]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	61fb      	str	r3, [r7, #28]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	61fb      	str	r3, [r7, #28]
 8002d62:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	e1c0      	b.n	80030f8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d11e      	bne.n	8002dbc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d8c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d8e:	b672      	cpsid	i
}
 8002d90:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d92:	2300      	movs	r3, #0
 8002d94:	61bb      	str	r3, [r7, #24]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	695b      	ldr	r3, [r3, #20]
 8002d9c:	61bb      	str	r3, [r7, #24]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	61bb      	str	r3, [r7, #24]
 8002da6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002db6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002db8:	b662      	cpsie	i
}
 8002dba:	e035      	b.n	8002e28 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d11e      	bne.n	8002e02 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dd2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002dd4:	b672      	cpsid	i
}
 8002dd6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dd8:	2300      	movs	r3, #0
 8002dda:	617b      	str	r3, [r7, #20]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	617b      	str	r3, [r7, #20]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	617b      	str	r3, [r7, #20]
 8002dec:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dfc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002dfe:	b662      	cpsie	i
}
 8002e00:	e012      	b.n	8002e28 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e10:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e12:	2300      	movs	r3, #0
 8002e14:	613b      	str	r3, [r7, #16]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	613b      	str	r3, [r7, #16]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	613b      	str	r3, [r7, #16]
 8002e26:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002e28:	e166      	b.n	80030f8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e2e:	2b03      	cmp	r3, #3
 8002e30:	f200 811f 	bhi.w	8003072 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d123      	bne.n	8002e84 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e40:	68f8      	ldr	r0, [r7, #12]
 8002e42:	f000 fdb9 	bl	80039b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d001      	beq.n	8002e50 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e167      	b.n	8003120 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	691a      	ldr	r2, [r3, #16]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	b2d2      	uxtb	r2, r2
 8002e5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e62:	1c5a      	adds	r2, r3, #1
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	b29a      	uxth	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e82:	e139      	b.n	80030f8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d152      	bne.n	8002f32 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e92:	2200      	movs	r2, #0
 8002e94:	4906      	ldr	r1, [pc, #24]	; (8002eb0 <HAL_I2C_Mem_Read+0x24c>)
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f000 fbe4 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d008      	beq.n	8002eb4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e13c      	b.n	8003120 <HAL_I2C_Mem_Read+0x4bc>
 8002ea6:	bf00      	nop
 8002ea8:	00100002 	.word	0x00100002
 8002eac:	ffff0000 	.word	0xffff0000
 8002eb0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002eb4:	b672      	cpsid	i
}
 8002eb6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ec6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	691a      	ldr	r2, [r3, #16]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed2:	b2d2      	uxtb	r2, r2
 8002ed4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	1c5a      	adds	r2, r3, #1
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002efa:	b662      	cpsie	i
}
 8002efc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	691a      	ldr	r2, [r3, #16]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f08:	b2d2      	uxtb	r2, r2
 8002f0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f10:	1c5a      	adds	r2, r3, #1
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f30:	e0e2      	b.n	80030f8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f38:	2200      	movs	r2, #0
 8002f3a:	497b      	ldr	r1, [pc, #492]	; (8003128 <HAL_I2C_Mem_Read+0x4c4>)
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 fb91 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e0e9      	b.n	8003120 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f5a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f5c:	b672      	cpsid	i
}
 8002f5e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	691a      	ldr	r2, [r3, #16]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f72:	1c5a      	adds	r2, r3, #1
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002f92:	4b66      	ldr	r3, [pc, #408]	; (800312c <HAL_I2C_Mem_Read+0x4c8>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	08db      	lsrs	r3, r3, #3
 8002f98:	4a65      	ldr	r2, [pc, #404]	; (8003130 <HAL_I2C_Mem_Read+0x4cc>)
 8002f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9e:	0a1a      	lsrs	r2, r3, #8
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	4413      	add	r3, r2
 8002fa6:	00da      	lsls	r2, r3, #3
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002fac:	6a3b      	ldr	r3, [r7, #32]
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002fb2:	6a3b      	ldr	r3, [r7, #32]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d118      	bne.n	8002fea <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	f043 0220 	orr.w	r2, r3, #32
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002fda:	b662      	cpsie	i
}
 8002fdc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e09a      	b.n	8003120 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	695b      	ldr	r3, [r3, #20]
 8002ff0:	f003 0304 	and.w	r3, r3, #4
 8002ff4:	2b04      	cmp	r3, #4
 8002ff6:	d1d9      	bne.n	8002fac <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003006:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	691a      	ldr	r2, [r3, #16]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003012:	b2d2      	uxtb	r2, r2
 8003014:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301a:	1c5a      	adds	r2, r3, #1
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003024:	3b01      	subs	r3, #1
 8003026:	b29a      	uxth	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003030:	b29b      	uxth	r3, r3
 8003032:	3b01      	subs	r3, #1
 8003034:	b29a      	uxth	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800303a:	b662      	cpsie	i
}
 800303c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	691a      	ldr	r2, [r3, #16]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003050:	1c5a      	adds	r2, r3, #1
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003066:	b29b      	uxth	r3, r3
 8003068:	3b01      	subs	r3, #1
 800306a:	b29a      	uxth	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003070:	e042      	b.n	80030f8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003072:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003074:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003076:	68f8      	ldr	r0, [r7, #12]
 8003078:	f000 fc9e 	bl	80039b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e04c      	b.n	8003120 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	691a      	ldr	r2, [r3, #16]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003090:	b2d2      	uxtb	r2, r2
 8003092:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003098:	1c5a      	adds	r2, r3, #1
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030a2:	3b01      	subs	r3, #1
 80030a4:	b29a      	uxth	r2, r3
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	f003 0304 	and.w	r3, r3, #4
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d118      	bne.n	80030f8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	b2d2      	uxtb	r2, r2
 80030d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	1c5a      	adds	r2, r3, #1
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e2:	3b01      	subs	r3, #1
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	3b01      	subs	r3, #1
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f47f ae94 	bne.w	8002e2a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2220      	movs	r2, #32
 8003106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	e000      	b.n	8003120 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800311e:	2302      	movs	r3, #2
  }
}
 8003120:	4618      	mov	r0, r3
 8003122:	3728      	adds	r7, #40	; 0x28
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	00010004 	.word	0x00010004
 800312c:	2000008c 	.word	0x2000008c
 8003130:	14f8b589 	.word	0x14f8b589

08003134 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b08a      	sub	sp, #40	; 0x28
 8003138:	af02      	add	r7, sp, #8
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	607a      	str	r2, [r7, #4]
 800313e:	603b      	str	r3, [r7, #0]
 8003140:	460b      	mov	r3, r1
 8003142:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003144:	f7fe ff7a 	bl	800203c <HAL_GetTick>
 8003148:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800314a:	2300      	movs	r3, #0
 800314c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b20      	cmp	r3, #32
 8003158:	f040 8111 	bne.w	800337e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	2319      	movs	r3, #25
 8003162:	2201      	movs	r2, #1
 8003164:	4988      	ldr	r1, [pc, #544]	; (8003388 <HAL_I2C_IsDeviceReady+0x254>)
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 fa7c 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003172:	2302      	movs	r3, #2
 8003174:	e104      	b.n	8003380 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800317c:	2b01      	cmp	r3, #1
 800317e:	d101      	bne.n	8003184 <HAL_I2C_IsDeviceReady+0x50>
 8003180:	2302      	movs	r3, #2
 8003182:	e0fd      	b.n	8003380 <HAL_I2C_IsDeviceReady+0x24c>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b01      	cmp	r3, #1
 8003198:	d007      	beq.n	80031aa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f042 0201 	orr.w	r2, r2, #1
 80031a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2224      	movs	r2, #36	; 0x24
 80031be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4a70      	ldr	r2, [pc, #448]	; (800338c <HAL_I2C_IsDeviceReady+0x258>)
 80031cc:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031dc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	9300      	str	r3, [sp, #0]
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 fa3a 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00d      	beq.n	8003212 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003200:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003204:	d103      	bne.n	800320e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f44f 7200 	mov.w	r2, #512	; 0x200
 800320c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e0b6      	b.n	8003380 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003212:	897b      	ldrh	r3, [r7, #10]
 8003214:	b2db      	uxtb	r3, r3
 8003216:	461a      	mov	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003220:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003222:	f7fe ff0b 	bl	800203c <HAL_GetTick>
 8003226:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b02      	cmp	r3, #2
 8003234:	bf0c      	ite	eq
 8003236:	2301      	moveq	r3, #1
 8003238:	2300      	movne	r3, #0
 800323a:	b2db      	uxtb	r3, r3
 800323c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003248:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800324c:	bf0c      	ite	eq
 800324e:	2301      	moveq	r3, #1
 8003250:	2300      	movne	r3, #0
 8003252:	b2db      	uxtb	r3, r3
 8003254:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003256:	e025      	b.n	80032a4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003258:	f7fe fef0 	bl	800203c <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	683a      	ldr	r2, [r7, #0]
 8003264:	429a      	cmp	r2, r3
 8003266:	d302      	bcc.n	800326e <HAL_I2C_IsDeviceReady+0x13a>
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d103      	bne.n	8003276 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	22a0      	movs	r2, #160	; 0xa0
 8003272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	695b      	ldr	r3, [r3, #20]
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b02      	cmp	r3, #2
 8003282:	bf0c      	ite	eq
 8003284:	2301      	moveq	r3, #1
 8003286:	2300      	movne	r3, #0
 8003288:	b2db      	uxtb	r3, r3
 800328a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003296:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800329a:	bf0c      	ite	eq
 800329c:	2301      	moveq	r3, #1
 800329e:	2300      	movne	r3, #0
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2ba0      	cmp	r3, #160	; 0xa0
 80032ae:	d005      	beq.n	80032bc <HAL_I2C_IsDeviceReady+0x188>
 80032b0:	7dfb      	ldrb	r3, [r7, #23]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d102      	bne.n	80032bc <HAL_I2C_IsDeviceReady+0x188>
 80032b6:	7dbb      	ldrb	r3, [r7, #22]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0cd      	beq.n	8003258 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2220      	movs	r2, #32
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d129      	bne.n	8003326 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032e0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032e2:	2300      	movs	r3, #0
 80032e4:	613b      	str	r3, [r7, #16]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	613b      	str	r3, [r7, #16]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	613b      	str	r3, [r7, #16]
 80032f6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	2319      	movs	r3, #25
 80032fe:	2201      	movs	r2, #1
 8003300:	4921      	ldr	r1, [pc, #132]	; (8003388 <HAL_I2C_IsDeviceReady+0x254>)
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 f9ae 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e036      	b.n	8003380 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2220      	movs	r2, #32
 8003316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003322:	2300      	movs	r3, #0
 8003324:	e02c      	b.n	8003380 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003334:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800333e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	2319      	movs	r3, #25
 8003346:	2201      	movs	r2, #1
 8003348:	490f      	ldr	r1, [pc, #60]	; (8003388 <HAL_I2C_IsDeviceReady+0x254>)
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	f000 f98a 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e012      	b.n	8003380 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	3301      	adds	r3, #1
 800335e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	429a      	cmp	r2, r3
 8003366:	f4ff af32 	bcc.w	80031ce <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2220      	movs	r2, #32
 800336e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e000      	b.n	8003380 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800337e:	2302      	movs	r3, #2
  }
}
 8003380:	4618      	mov	r0, r3
 8003382:	3720      	adds	r7, #32
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	00100002 	.word	0x00100002
 800338c:	ffff0000 	.word	0xffff0000

08003390 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b088      	sub	sp, #32
 8003394:	af02      	add	r7, sp, #8
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	607a      	str	r2, [r7, #4]
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	460b      	mov	r3, r1
 800339e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	2b08      	cmp	r3, #8
 80033aa:	d006      	beq.n	80033ba <I2C_MasterRequestWrite+0x2a>
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d003      	beq.n	80033ba <I2C_MasterRequestWrite+0x2a>
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80033b8:	d108      	bne.n	80033cc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033c8:	601a      	str	r2, [r3, #0]
 80033ca:	e00b      	b.n	80033e4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d0:	2b12      	cmp	r3, #18
 80033d2:	d107      	bne.n	80033e4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f000 f937 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00d      	beq.n	8003418 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003406:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800340a:	d103      	bne.n	8003414 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003412:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e035      	b.n	8003484 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003420:	d108      	bne.n	8003434 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003422:	897b      	ldrh	r3, [r7, #10]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	461a      	mov	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003430:	611a      	str	r2, [r3, #16]
 8003432:	e01b      	b.n	800346c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003434:	897b      	ldrh	r3, [r7, #10]
 8003436:	11db      	asrs	r3, r3, #7
 8003438:	b2db      	uxtb	r3, r3
 800343a:	f003 0306 	and.w	r3, r3, #6
 800343e:	b2db      	uxtb	r3, r3
 8003440:	f063 030f 	orn	r3, r3, #15
 8003444:	b2da      	uxtb	r2, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	490e      	ldr	r1, [pc, #56]	; (800348c <I2C_MasterRequestWrite+0xfc>)
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f000 f980 	bl	8003758 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e010      	b.n	8003484 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003462:	897b      	ldrh	r3, [r7, #10]
 8003464:	b2da      	uxtb	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	4907      	ldr	r1, [pc, #28]	; (8003490 <I2C_MasterRequestWrite+0x100>)
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f000 f970 	bl	8003758 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e000      	b.n	8003484 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3718      	adds	r7, #24
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	00010008 	.word	0x00010008
 8003490:	00010002 	.word	0x00010002

08003494 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b088      	sub	sp, #32
 8003498:	af02      	add	r7, sp, #8
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	4608      	mov	r0, r1
 800349e:	4611      	mov	r1, r2
 80034a0:	461a      	mov	r2, r3
 80034a2:	4603      	mov	r3, r0
 80034a4:	817b      	strh	r3, [r7, #10]
 80034a6:	460b      	mov	r3, r1
 80034a8:	813b      	strh	r3, [r7, #8]
 80034aa:	4613      	mov	r3, r2
 80034ac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034bc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	6a3b      	ldr	r3, [r7, #32]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034da:	68f8      	ldr	r0, [r7, #12]
 80034dc:	f000 f8c2 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00d      	beq.n	8003502 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034f4:	d103      	bne.n	80034fe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e0aa      	b.n	8003658 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003502:	897b      	ldrh	r3, [r7, #10]
 8003504:	b2db      	uxtb	r3, r3
 8003506:	461a      	mov	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003510:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003514:	6a3a      	ldr	r2, [r7, #32]
 8003516:	4952      	ldr	r1, [pc, #328]	; (8003660 <I2C_RequestMemoryRead+0x1cc>)
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f000 f91d 	bl	8003758 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d001      	beq.n	8003528 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e097      	b.n	8003658 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003528:	2300      	movs	r3, #0
 800352a:	617b      	str	r3, [r7, #20]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	617b      	str	r3, [r7, #20]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699b      	ldr	r3, [r3, #24]
 800353a:	617b      	str	r3, [r7, #20]
 800353c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800353e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003540:	6a39      	ldr	r1, [r7, #32]
 8003542:	68f8      	ldr	r0, [r7, #12]
 8003544:	f000 f9a8 	bl	8003898 <I2C_WaitOnTXEFlagUntilTimeout>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00d      	beq.n	800356a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003552:	2b04      	cmp	r3, #4
 8003554:	d107      	bne.n	8003566 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003564:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e076      	b.n	8003658 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800356a:	88fb      	ldrh	r3, [r7, #6]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d105      	bne.n	800357c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003570:	893b      	ldrh	r3, [r7, #8]
 8003572:	b2da      	uxtb	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	611a      	str	r2, [r3, #16]
 800357a:	e021      	b.n	80035c0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800357c:	893b      	ldrh	r3, [r7, #8]
 800357e:	0a1b      	lsrs	r3, r3, #8
 8003580:	b29b      	uxth	r3, r3
 8003582:	b2da      	uxtb	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800358a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800358c:	6a39      	ldr	r1, [r7, #32]
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 f982 	bl	8003898 <I2C_WaitOnTXEFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00d      	beq.n	80035b6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359e:	2b04      	cmp	r3, #4
 80035a0:	d107      	bne.n	80035b2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e050      	b.n	8003658 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035b6:	893b      	ldrh	r3, [r7, #8]
 80035b8:	b2da      	uxtb	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035c2:	6a39      	ldr	r1, [r7, #32]
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f000 f967 	bl	8003898 <I2C_WaitOnTXEFlagUntilTimeout>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00d      	beq.n	80035ec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d4:	2b04      	cmp	r3, #4
 80035d6:	d107      	bne.n	80035e8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e035      	b.n	8003658 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035fa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fe:	9300      	str	r3, [sp, #0]
 8003600:	6a3b      	ldr	r3, [r7, #32]
 8003602:	2200      	movs	r2, #0
 8003604:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003608:	68f8      	ldr	r0, [r7, #12]
 800360a:	f000 f82b 	bl	8003664 <I2C_WaitOnFlagUntilTimeout>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00d      	beq.n	8003630 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800361e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003622:	d103      	bne.n	800362c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f44f 7200 	mov.w	r2, #512	; 0x200
 800362a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e013      	b.n	8003658 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003630:	897b      	ldrh	r3, [r7, #10]
 8003632:	b2db      	uxtb	r3, r3
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	b2da      	uxtb	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003642:	6a3a      	ldr	r2, [r7, #32]
 8003644:	4906      	ldr	r1, [pc, #24]	; (8003660 <I2C_RequestMemoryRead+0x1cc>)
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f000 f886 	bl	8003758 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e000      	b.n	8003658 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3718      	adds	r7, #24
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	00010002 	.word	0x00010002

08003664 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	603b      	str	r3, [r7, #0]
 8003670:	4613      	mov	r3, r2
 8003672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003674:	e048      	b.n	8003708 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367c:	d044      	beq.n	8003708 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800367e:	f7fe fcdd 	bl	800203c <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	683a      	ldr	r2, [r7, #0]
 800368a:	429a      	cmp	r2, r3
 800368c:	d302      	bcc.n	8003694 <I2C_WaitOnFlagUntilTimeout+0x30>
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d139      	bne.n	8003708 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	0c1b      	lsrs	r3, r3, #16
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b01      	cmp	r3, #1
 800369c:	d10d      	bne.n	80036ba <I2C_WaitOnFlagUntilTimeout+0x56>
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	43da      	mvns	r2, r3
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	4013      	ands	r3, r2
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	bf0c      	ite	eq
 80036b0:	2301      	moveq	r3, #1
 80036b2:	2300      	movne	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	461a      	mov	r2, r3
 80036b8:	e00c      	b.n	80036d4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	43da      	mvns	r2, r3
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	4013      	ands	r3, r2
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	bf0c      	ite	eq
 80036cc:	2301      	moveq	r3, #1
 80036ce:	2300      	movne	r3, #0
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	461a      	mov	r2, r3
 80036d4:	79fb      	ldrb	r3, [r7, #7]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d116      	bne.n	8003708 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2220      	movs	r2, #32
 80036e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f4:	f043 0220 	orr.w	r2, r3, #32
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e023      	b.n	8003750 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	0c1b      	lsrs	r3, r3, #16
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b01      	cmp	r3, #1
 8003710:	d10d      	bne.n	800372e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	43da      	mvns	r2, r3
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	4013      	ands	r3, r2
 800371e:	b29b      	uxth	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	bf0c      	ite	eq
 8003724:	2301      	moveq	r3, #1
 8003726:	2300      	movne	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	461a      	mov	r2, r3
 800372c:	e00c      	b.n	8003748 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	43da      	mvns	r2, r3
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	4013      	ands	r3, r2
 800373a:	b29b      	uxth	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	461a      	mov	r2, r3
 8003748:	79fb      	ldrb	r3, [r7, #7]
 800374a:	429a      	cmp	r2, r3
 800374c:	d093      	beq.n	8003676 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3710      	adds	r7, #16
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
 8003764:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003766:	e071      	b.n	800384c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003772:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003776:	d123      	bne.n	80037c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003786:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003790:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2220      	movs	r2, #32
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ac:	f043 0204 	orr.w	r2, r3, #4
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e067      	b.n	8003890 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c6:	d041      	beq.n	800384c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037c8:	f7fe fc38 	bl	800203c <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d302      	bcc.n	80037de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d136      	bne.n	800384c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	0c1b      	lsrs	r3, r3, #16
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d10c      	bne.n	8003802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	43da      	mvns	r2, r3
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	4013      	ands	r3, r2
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	bf14      	ite	ne
 80037fa:	2301      	movne	r3, #1
 80037fc:	2300      	moveq	r3, #0
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	e00b      	b.n	800381a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	699b      	ldr	r3, [r3, #24]
 8003808:	43da      	mvns	r2, r3
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	4013      	ands	r3, r2
 800380e:	b29b      	uxth	r3, r3
 8003810:	2b00      	cmp	r3, #0
 8003812:	bf14      	ite	ne
 8003814:	2301      	movne	r3, #1
 8003816:	2300      	moveq	r3, #0
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d016      	beq.n	800384c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2220      	movs	r2, #32
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	f043 0220 	orr.w	r2, r3, #32
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e021      	b.n	8003890 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	0c1b      	lsrs	r3, r3, #16
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b01      	cmp	r3, #1
 8003854:	d10c      	bne.n	8003870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	695b      	ldr	r3, [r3, #20]
 800385c:	43da      	mvns	r2, r3
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	4013      	ands	r3, r2
 8003862:	b29b      	uxth	r3, r3
 8003864:	2b00      	cmp	r3, #0
 8003866:	bf14      	ite	ne
 8003868:	2301      	movne	r3, #1
 800386a:	2300      	moveq	r3, #0
 800386c:	b2db      	uxtb	r3, r3
 800386e:	e00b      	b.n	8003888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	43da      	mvns	r2, r3
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	4013      	ands	r3, r2
 800387c:	b29b      	uxth	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	bf14      	ite	ne
 8003882:	2301      	movne	r3, #1
 8003884:	2300      	moveq	r3, #0
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	f47f af6d 	bne.w	8003768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038a4:	e034      	b.n	8003910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038a6:	68f8      	ldr	r0, [r7, #12]
 80038a8:	f000 f8e3 	bl	8003a72 <I2C_IsAcknowledgeFailed>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e034      	b.n	8003920 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038bc:	d028      	beq.n	8003910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038be:	f7fe fbbd 	bl	800203c <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d302      	bcc.n	80038d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d11d      	bne.n	8003910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038de:	2b80      	cmp	r3, #128	; 0x80
 80038e0:	d016      	beq.n	8003910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fc:	f043 0220 	orr.w	r2, r3, #32
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e007      	b.n	8003920 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800391a:	2b80      	cmp	r3, #128	; 0x80
 800391c:	d1c3      	bne.n	80038a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800391e:	2300      	movs	r3, #0
}
 8003920:	4618      	mov	r0, r3
 8003922:	3710      	adds	r7, #16
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	60f8      	str	r0, [r7, #12]
 8003930:	60b9      	str	r1, [r7, #8]
 8003932:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003934:	e034      	b.n	80039a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 f89b 	bl	8003a72 <I2C_IsAcknowledgeFailed>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d001      	beq.n	8003946 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e034      	b.n	80039b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800394c:	d028      	beq.n	80039a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800394e:	f7fe fb75 	bl	800203c <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	68ba      	ldr	r2, [r7, #8]
 800395a:	429a      	cmp	r2, r3
 800395c:	d302      	bcc.n	8003964 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d11d      	bne.n	80039a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	f003 0304 	and.w	r3, r3, #4
 800396e:	2b04      	cmp	r3, #4
 8003970:	d016      	beq.n	80039a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2220      	movs	r2, #32
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398c:	f043 0220 	orr.w	r2, r3, #32
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e007      	b.n	80039b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	f003 0304 	and.w	r3, r3, #4
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	d1c3      	bne.n	8003936 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039ae:	2300      	movs	r3, #0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039c4:	e049      	b.n	8003a5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	f003 0310 	and.w	r3, r3, #16
 80039d0:	2b10      	cmp	r3, #16
 80039d2:	d119      	bne.n	8003a08 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f06f 0210 	mvn.w	r2, #16
 80039dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2220      	movs	r2, #32
 80039e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e030      	b.n	8003a6a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a08:	f7fe fb18 	bl	800203c <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	68ba      	ldr	r2, [r7, #8]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d302      	bcc.n	8003a1e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d11d      	bne.n	8003a5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a28:	2b40      	cmp	r3, #64	; 0x40
 8003a2a:	d016      	beq.n	8003a5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2220      	movs	r2, #32
 8003a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	f043 0220 	orr.w	r2, r3, #32
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e007      	b.n	8003a6a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a64:	2b40      	cmp	r3, #64	; 0x40
 8003a66:	d1ae      	bne.n	80039c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}

08003a72 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a72:	b480      	push	{r7}
 8003a74:	b083      	sub	sp, #12
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a88:	d11b      	bne.n	8003ac2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a92:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	f043 0204 	orr.w	r2, r3, #4
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e000      	b.n	8003ac4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr
	...

08003ad0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e272      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f000 8087 	beq.w	8003bfe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003af0:	4b92      	ldr	r3, [pc, #584]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f003 030c 	and.w	r3, r3, #12
 8003af8:	2b04      	cmp	r3, #4
 8003afa:	d00c      	beq.n	8003b16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003afc:	4b8f      	ldr	r3, [pc, #572]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f003 030c 	and.w	r3, r3, #12
 8003b04:	2b08      	cmp	r3, #8
 8003b06:	d112      	bne.n	8003b2e <HAL_RCC_OscConfig+0x5e>
 8003b08:	4b8c      	ldr	r3, [pc, #560]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b14:	d10b      	bne.n	8003b2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b16:	4b89      	ldr	r3, [pc, #548]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d06c      	beq.n	8003bfc <HAL_RCC_OscConfig+0x12c>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d168      	bne.n	8003bfc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e24c      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b36:	d106      	bne.n	8003b46 <HAL_RCC_OscConfig+0x76>
 8003b38:	4b80      	ldr	r3, [pc, #512]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a7f      	ldr	r2, [pc, #508]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b42:	6013      	str	r3, [r2, #0]
 8003b44:	e02e      	b.n	8003ba4 <HAL_RCC_OscConfig+0xd4>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10c      	bne.n	8003b68 <HAL_RCC_OscConfig+0x98>
 8003b4e:	4b7b      	ldr	r3, [pc, #492]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a7a      	ldr	r2, [pc, #488]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b58:	6013      	str	r3, [r2, #0]
 8003b5a:	4b78      	ldr	r3, [pc, #480]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a77      	ldr	r2, [pc, #476]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b64:	6013      	str	r3, [r2, #0]
 8003b66:	e01d      	b.n	8003ba4 <HAL_RCC_OscConfig+0xd4>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b70:	d10c      	bne.n	8003b8c <HAL_RCC_OscConfig+0xbc>
 8003b72:	4b72      	ldr	r3, [pc, #456]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a71      	ldr	r2, [pc, #452]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b7c:	6013      	str	r3, [r2, #0]
 8003b7e:	4b6f      	ldr	r3, [pc, #444]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a6e      	ldr	r2, [pc, #440]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b88:	6013      	str	r3, [r2, #0]
 8003b8a:	e00b      	b.n	8003ba4 <HAL_RCC_OscConfig+0xd4>
 8003b8c:	4b6b      	ldr	r3, [pc, #428]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a6a      	ldr	r2, [pc, #424]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b96:	6013      	str	r3, [r2, #0]
 8003b98:	4b68      	ldr	r3, [pc, #416]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a67      	ldr	r2, [pc, #412]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003b9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ba2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d013      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bac:	f7fe fa46 	bl	800203c <HAL_GetTick>
 8003bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bb2:	e008      	b.n	8003bc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bb4:	f7fe fa42 	bl	800203c <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b64      	cmp	r3, #100	; 0x64
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e200      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bc6:	4b5d      	ldr	r3, [pc, #372]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d0f0      	beq.n	8003bb4 <HAL_RCC_OscConfig+0xe4>
 8003bd2:	e014      	b.n	8003bfe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd4:	f7fe fa32 	bl	800203c <HAL_GetTick>
 8003bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bda:	e008      	b.n	8003bee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bdc:	f7fe fa2e 	bl	800203c <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b64      	cmp	r3, #100	; 0x64
 8003be8:	d901      	bls.n	8003bee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e1ec      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bee:	4b53      	ldr	r3, [pc, #332]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1f0      	bne.n	8003bdc <HAL_RCC_OscConfig+0x10c>
 8003bfa:	e000      	b.n	8003bfe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d063      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c0a:	4b4c      	ldr	r3, [pc, #304]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f003 030c 	and.w	r3, r3, #12
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00b      	beq.n	8003c2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c16:	4b49      	ldr	r3, [pc, #292]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f003 030c 	and.w	r3, r3, #12
 8003c1e:	2b08      	cmp	r3, #8
 8003c20:	d11c      	bne.n	8003c5c <HAL_RCC_OscConfig+0x18c>
 8003c22:	4b46      	ldr	r3, [pc, #280]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d116      	bne.n	8003c5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c2e:	4b43      	ldr	r3, [pc, #268]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d005      	beq.n	8003c46 <HAL_RCC_OscConfig+0x176>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d001      	beq.n	8003c46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e1c0      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c46:	4b3d      	ldr	r3, [pc, #244]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	00db      	lsls	r3, r3, #3
 8003c54:	4939      	ldr	r1, [pc, #228]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c5a:	e03a      	b.n	8003cd2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d020      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c64:	4b36      	ldr	r3, [pc, #216]	; (8003d40 <HAL_RCC_OscConfig+0x270>)
 8003c66:	2201      	movs	r2, #1
 8003c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6a:	f7fe f9e7 	bl	800203c <HAL_GetTick>
 8003c6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c70:	e008      	b.n	8003c84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c72:	f7fe f9e3 	bl	800203c <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d901      	bls.n	8003c84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e1a1      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c84:	4b2d      	ldr	r3, [pc, #180]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0302 	and.w	r3, r3, #2
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d0f0      	beq.n	8003c72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c90:	4b2a      	ldr	r3, [pc, #168]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	00db      	lsls	r3, r3, #3
 8003c9e:	4927      	ldr	r1, [pc, #156]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	600b      	str	r3, [r1, #0]
 8003ca4:	e015      	b.n	8003cd2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ca6:	4b26      	ldr	r3, [pc, #152]	; (8003d40 <HAL_RCC_OscConfig+0x270>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cac:	f7fe f9c6 	bl	800203c <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cb4:	f7fe f9c2 	bl	800203c <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e180      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cc6:	4b1d      	ldr	r3, [pc, #116]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1f0      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0308 	and.w	r3, r3, #8
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d03a      	beq.n	8003d54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d019      	beq.n	8003d1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ce6:	4b17      	ldr	r3, [pc, #92]	; (8003d44 <HAL_RCC_OscConfig+0x274>)
 8003ce8:	2201      	movs	r2, #1
 8003cea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cec:	f7fe f9a6 	bl	800203c <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cf4:	f7fe f9a2 	bl	800203c <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e160      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d06:	4b0d      	ldr	r3, [pc, #52]	; (8003d3c <HAL_RCC_OscConfig+0x26c>)
 8003d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0f0      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d12:	2001      	movs	r0, #1
 8003d14:	f000 face 	bl	80042b4 <RCC_Delay>
 8003d18:	e01c      	b.n	8003d54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d1a:	4b0a      	ldr	r3, [pc, #40]	; (8003d44 <HAL_RCC_OscConfig+0x274>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d20:	f7fe f98c 	bl	800203c <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d26:	e00f      	b.n	8003d48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d28:	f7fe f988 	bl	800203c <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d908      	bls.n	8003d48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e146      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
 8003d3a:	bf00      	nop
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	42420000 	.word	0x42420000
 8003d44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d48:	4b92      	ldr	r3, [pc, #584]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1e9      	bne.n	8003d28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0304 	and.w	r3, r3, #4
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	f000 80a6 	beq.w	8003eae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d62:	2300      	movs	r3, #0
 8003d64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d66:	4b8b      	ldr	r3, [pc, #556]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003d68:	69db      	ldr	r3, [r3, #28]
 8003d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d10d      	bne.n	8003d8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d72:	4b88      	ldr	r3, [pc, #544]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	4a87      	ldr	r2, [pc, #540]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d7c:	61d3      	str	r3, [r2, #28]
 8003d7e:	4b85      	ldr	r3, [pc, #532]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d86:	60bb      	str	r3, [r7, #8]
 8003d88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d8e:	4b82      	ldr	r3, [pc, #520]	; (8003f98 <HAL_RCC_OscConfig+0x4c8>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d118      	bne.n	8003dcc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d9a:	4b7f      	ldr	r3, [pc, #508]	; (8003f98 <HAL_RCC_OscConfig+0x4c8>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a7e      	ldr	r2, [pc, #504]	; (8003f98 <HAL_RCC_OscConfig+0x4c8>)
 8003da0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003da4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003da6:	f7fe f949 	bl	800203c <HAL_GetTick>
 8003daa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dac:	e008      	b.n	8003dc0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dae:	f7fe f945 	bl	800203c <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b64      	cmp	r3, #100	; 0x64
 8003dba:	d901      	bls.n	8003dc0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e103      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc0:	4b75      	ldr	r3, [pc, #468]	; (8003f98 <HAL_RCC_OscConfig+0x4c8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d0f0      	beq.n	8003dae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d106      	bne.n	8003de2 <HAL_RCC_OscConfig+0x312>
 8003dd4:	4b6f      	ldr	r3, [pc, #444]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	4a6e      	ldr	r2, [pc, #440]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003dda:	f043 0301 	orr.w	r3, r3, #1
 8003dde:	6213      	str	r3, [r2, #32]
 8003de0:	e02d      	b.n	8003e3e <HAL_RCC_OscConfig+0x36e>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d10c      	bne.n	8003e04 <HAL_RCC_OscConfig+0x334>
 8003dea:	4b6a      	ldr	r3, [pc, #424]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	4a69      	ldr	r2, [pc, #420]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003df0:	f023 0301 	bic.w	r3, r3, #1
 8003df4:	6213      	str	r3, [r2, #32]
 8003df6:	4b67      	ldr	r3, [pc, #412]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	6a1b      	ldr	r3, [r3, #32]
 8003dfa:	4a66      	ldr	r2, [pc, #408]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003dfc:	f023 0304 	bic.w	r3, r3, #4
 8003e00:	6213      	str	r3, [r2, #32]
 8003e02:	e01c      	b.n	8003e3e <HAL_RCC_OscConfig+0x36e>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	2b05      	cmp	r3, #5
 8003e0a:	d10c      	bne.n	8003e26 <HAL_RCC_OscConfig+0x356>
 8003e0c:	4b61      	ldr	r3, [pc, #388]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	4a60      	ldr	r2, [pc, #384]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003e12:	f043 0304 	orr.w	r3, r3, #4
 8003e16:	6213      	str	r3, [r2, #32]
 8003e18:	4b5e      	ldr	r3, [pc, #376]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003e1a:	6a1b      	ldr	r3, [r3, #32]
 8003e1c:	4a5d      	ldr	r2, [pc, #372]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003e1e:	f043 0301 	orr.w	r3, r3, #1
 8003e22:	6213      	str	r3, [r2, #32]
 8003e24:	e00b      	b.n	8003e3e <HAL_RCC_OscConfig+0x36e>
 8003e26:	4b5b      	ldr	r3, [pc, #364]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003e28:	6a1b      	ldr	r3, [r3, #32]
 8003e2a:	4a5a      	ldr	r2, [pc, #360]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003e2c:	f023 0301 	bic.w	r3, r3, #1
 8003e30:	6213      	str	r3, [r2, #32]
 8003e32:	4b58      	ldr	r3, [pc, #352]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	4a57      	ldr	r2, [pc, #348]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003e38:	f023 0304 	bic.w	r3, r3, #4
 8003e3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d015      	beq.n	8003e72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e46:	f7fe f8f9 	bl	800203c <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e4c:	e00a      	b.n	8003e64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e4e:	f7fe f8f5 	bl	800203c <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e0b1      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e64:	4b4b      	ldr	r3, [pc, #300]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0ee      	beq.n	8003e4e <HAL_RCC_OscConfig+0x37e>
 8003e70:	e014      	b.n	8003e9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e72:	f7fe f8e3 	bl	800203c <HAL_GetTick>
 8003e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e78:	e00a      	b.n	8003e90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e7a:	f7fe f8df 	bl	800203c <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e09b      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e90:	4b40      	ldr	r3, [pc, #256]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1ee      	bne.n	8003e7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e9c:	7dfb      	ldrb	r3, [r7, #23]
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d105      	bne.n	8003eae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ea2:	4b3c      	ldr	r3, [pc, #240]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	4a3b      	ldr	r2, [pc, #236]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003ea8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	69db      	ldr	r3, [r3, #28]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f000 8087 	beq.w	8003fc6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003eb8:	4b36      	ldr	r3, [pc, #216]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f003 030c 	and.w	r3, r3, #12
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d061      	beq.n	8003f88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	69db      	ldr	r3, [r3, #28]
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d146      	bne.n	8003f5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ecc:	4b33      	ldr	r3, [pc, #204]	; (8003f9c <HAL_RCC_OscConfig+0x4cc>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ed2:	f7fe f8b3 	bl	800203c <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ed8:	e008      	b.n	8003eec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eda:	f7fe f8af 	bl	800203c <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e06d      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eec:	4b29      	ldr	r3, [pc, #164]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1f0      	bne.n	8003eda <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f00:	d108      	bne.n	8003f14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f02:	4b24      	ldr	r3, [pc, #144]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	4921      	ldr	r1, [pc, #132]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f14:	4b1f      	ldr	r3, [pc, #124]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a19      	ldr	r1, [r3, #32]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f24:	430b      	orrs	r3, r1
 8003f26:	491b      	ldr	r1, [pc, #108]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f2c:	4b1b      	ldr	r3, [pc, #108]	; (8003f9c <HAL_RCC_OscConfig+0x4cc>)
 8003f2e:	2201      	movs	r2, #1
 8003f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f32:	f7fe f883 	bl	800203c <HAL_GetTick>
 8003f36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f38:	e008      	b.n	8003f4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f3a:	f7fe f87f 	bl	800203c <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d901      	bls.n	8003f4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e03d      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f4c:	4b11      	ldr	r3, [pc, #68]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0f0      	beq.n	8003f3a <HAL_RCC_OscConfig+0x46a>
 8003f58:	e035      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5a:	4b10      	ldr	r3, [pc, #64]	; (8003f9c <HAL_RCC_OscConfig+0x4cc>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f60:	f7fe f86c 	bl	800203c <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f68:	f7fe f868 	bl	800203c <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e026      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f7a:	4b06      	ldr	r3, [pc, #24]	; (8003f94 <HAL_RCC_OscConfig+0x4c4>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1f0      	bne.n	8003f68 <HAL_RCC_OscConfig+0x498>
 8003f86:	e01e      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	69db      	ldr	r3, [r3, #28]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d107      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e019      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
 8003f94:	40021000 	.word	0x40021000
 8003f98:	40007000 	.word	0x40007000
 8003f9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003fa0:	4b0b      	ldr	r3, [pc, #44]	; (8003fd0 <HAL_RCC_OscConfig+0x500>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a1b      	ldr	r3, [r3, #32]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d106      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d001      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e000      	b.n	8003fc8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3718      	adds	r7, #24
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	40021000 	.word	0x40021000

08003fd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0d0      	b.n	800418a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fe8:	4b6a      	ldr	r3, [pc, #424]	; (8004194 <HAL_RCC_ClockConfig+0x1c0>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0307 	and.w	r3, r3, #7
 8003ff0:	683a      	ldr	r2, [r7, #0]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d910      	bls.n	8004018 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ff6:	4b67      	ldr	r3, [pc, #412]	; (8004194 <HAL_RCC_ClockConfig+0x1c0>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f023 0207 	bic.w	r2, r3, #7
 8003ffe:	4965      	ldr	r1, [pc, #404]	; (8004194 <HAL_RCC_ClockConfig+0x1c0>)
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	4313      	orrs	r3, r2
 8004004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004006:	4b63      	ldr	r3, [pc, #396]	; (8004194 <HAL_RCC_ClockConfig+0x1c0>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0307 	and.w	r3, r3, #7
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	429a      	cmp	r2, r3
 8004012:	d001      	beq.n	8004018 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e0b8      	b.n	800418a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b00      	cmp	r3, #0
 8004022:	d020      	beq.n	8004066 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b00      	cmp	r3, #0
 800402e:	d005      	beq.n	800403c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004030:	4b59      	ldr	r3, [pc, #356]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	4a58      	ldr	r2, [pc, #352]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 8004036:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800403a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0308 	and.w	r3, r3, #8
 8004044:	2b00      	cmp	r3, #0
 8004046:	d005      	beq.n	8004054 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004048:	4b53      	ldr	r3, [pc, #332]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	4a52      	ldr	r2, [pc, #328]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 800404e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004052:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004054:	4b50      	ldr	r3, [pc, #320]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	494d      	ldr	r1, [pc, #308]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 8004062:	4313      	orrs	r3, r2
 8004064:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d040      	beq.n	80040f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	2b01      	cmp	r3, #1
 8004078:	d107      	bne.n	800408a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800407a:	4b47      	ldr	r3, [pc, #284]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d115      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e07f      	b.n	800418a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2b02      	cmp	r3, #2
 8004090:	d107      	bne.n	80040a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004092:	4b41      	ldr	r3, [pc, #260]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d109      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e073      	b.n	800418a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040a2:	4b3d      	ldr	r3, [pc, #244]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e06b      	b.n	800418a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040b2:	4b39      	ldr	r3, [pc, #228]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f023 0203 	bic.w	r2, r3, #3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	4936      	ldr	r1, [pc, #216]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040c4:	f7fd ffba 	bl	800203c <HAL_GetTick>
 80040c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ca:	e00a      	b.n	80040e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040cc:	f7fd ffb6 	bl	800203c <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80040da:	4293      	cmp	r3, r2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e053      	b.n	800418a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040e2:	4b2d      	ldr	r3, [pc, #180]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f003 020c 	and.w	r2, r3, #12
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d1eb      	bne.n	80040cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040f4:	4b27      	ldr	r3, [pc, #156]	; (8004194 <HAL_RCC_ClockConfig+0x1c0>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0307 	and.w	r3, r3, #7
 80040fc:	683a      	ldr	r2, [r7, #0]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d210      	bcs.n	8004124 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004102:	4b24      	ldr	r3, [pc, #144]	; (8004194 <HAL_RCC_ClockConfig+0x1c0>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f023 0207 	bic.w	r2, r3, #7
 800410a:	4922      	ldr	r1, [pc, #136]	; (8004194 <HAL_RCC_ClockConfig+0x1c0>)
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	4313      	orrs	r3, r2
 8004110:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004112:	4b20      	ldr	r3, [pc, #128]	; (8004194 <HAL_RCC_ClockConfig+0x1c0>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	429a      	cmp	r2, r3
 800411e:	d001      	beq.n	8004124 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e032      	b.n	800418a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0304 	and.w	r3, r3, #4
 800412c:	2b00      	cmp	r3, #0
 800412e:	d008      	beq.n	8004142 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004130:	4b19      	ldr	r3, [pc, #100]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	4916      	ldr	r1, [pc, #88]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 800413e:	4313      	orrs	r3, r2
 8004140:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0308 	and.w	r3, r3, #8
 800414a:	2b00      	cmp	r3, #0
 800414c:	d009      	beq.n	8004162 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800414e:	4b12      	ldr	r3, [pc, #72]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	490e      	ldr	r1, [pc, #56]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 800415e:	4313      	orrs	r3, r2
 8004160:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004162:	f000 f821 	bl	80041a8 <HAL_RCC_GetSysClockFreq>
 8004166:	4602      	mov	r2, r0
 8004168:	4b0b      	ldr	r3, [pc, #44]	; (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	091b      	lsrs	r3, r3, #4
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	490a      	ldr	r1, [pc, #40]	; (800419c <HAL_RCC_ClockConfig+0x1c8>)
 8004174:	5ccb      	ldrb	r3, [r1, r3]
 8004176:	fa22 f303 	lsr.w	r3, r2, r3
 800417a:	4a09      	ldr	r2, [pc, #36]	; (80041a0 <HAL_RCC_ClockConfig+0x1cc>)
 800417c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800417e:	4b09      	ldr	r3, [pc, #36]	; (80041a4 <HAL_RCC_ClockConfig+0x1d0>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4618      	mov	r0, r3
 8004184:	f7fd ff18 	bl	8001fb8 <HAL_InitTick>

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	40022000 	.word	0x40022000
 8004198:	40021000 	.word	0x40021000
 800419c:	0800617c 	.word	0x0800617c
 80041a0:	2000008c 	.word	0x2000008c
 80041a4:	20000090 	.word	0x20000090

080041a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b087      	sub	sp, #28
 80041ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	60fb      	str	r3, [r7, #12]
 80041b2:	2300      	movs	r3, #0
 80041b4:	60bb      	str	r3, [r7, #8]
 80041b6:	2300      	movs	r3, #0
 80041b8:	617b      	str	r3, [r7, #20]
 80041ba:	2300      	movs	r3, #0
 80041bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80041be:	2300      	movs	r3, #0
 80041c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80041c2:	4b1e      	ldr	r3, [pc, #120]	; (800423c <HAL_RCC_GetSysClockFreq+0x94>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f003 030c 	and.w	r3, r3, #12
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	d002      	beq.n	80041d8 <HAL_RCC_GetSysClockFreq+0x30>
 80041d2:	2b08      	cmp	r3, #8
 80041d4:	d003      	beq.n	80041de <HAL_RCC_GetSysClockFreq+0x36>
 80041d6:	e027      	b.n	8004228 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041d8:	4b19      	ldr	r3, [pc, #100]	; (8004240 <HAL_RCC_GetSysClockFreq+0x98>)
 80041da:	613b      	str	r3, [r7, #16]
      break;
 80041dc:	e027      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	0c9b      	lsrs	r3, r3, #18
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	4a17      	ldr	r2, [pc, #92]	; (8004244 <HAL_RCC_GetSysClockFreq+0x9c>)
 80041e8:	5cd3      	ldrb	r3, [r2, r3]
 80041ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d010      	beq.n	8004218 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041f6:	4b11      	ldr	r3, [pc, #68]	; (800423c <HAL_RCC_GetSysClockFreq+0x94>)
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	0c5b      	lsrs	r3, r3, #17
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	4a11      	ldr	r2, [pc, #68]	; (8004248 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004202:	5cd3      	ldrb	r3, [r2, r3]
 8004204:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a0d      	ldr	r2, [pc, #52]	; (8004240 <HAL_RCC_GetSysClockFreq+0x98>)
 800420a:	fb03 f202 	mul.w	r2, r3, r2
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	fbb2 f3f3 	udiv	r3, r2, r3
 8004214:	617b      	str	r3, [r7, #20]
 8004216:	e004      	b.n	8004222 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a0c      	ldr	r2, [pc, #48]	; (800424c <HAL_RCC_GetSysClockFreq+0xa4>)
 800421c:	fb02 f303 	mul.w	r3, r2, r3
 8004220:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	613b      	str	r3, [r7, #16]
      break;
 8004226:	e002      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004228:	4b05      	ldr	r3, [pc, #20]	; (8004240 <HAL_RCC_GetSysClockFreq+0x98>)
 800422a:	613b      	str	r3, [r7, #16]
      break;
 800422c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800422e:	693b      	ldr	r3, [r7, #16]
}
 8004230:	4618      	mov	r0, r3
 8004232:	371c      	adds	r7, #28
 8004234:	46bd      	mov	sp, r7
 8004236:	bc80      	pop	{r7}
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	40021000 	.word	0x40021000
 8004240:	007a1200 	.word	0x007a1200
 8004244:	08006194 	.word	0x08006194
 8004248:	080061a4 	.word	0x080061a4
 800424c:	003d0900 	.word	0x003d0900

08004250 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004254:	4b02      	ldr	r3, [pc, #8]	; (8004260 <HAL_RCC_GetHCLKFreq+0x10>)
 8004256:	681b      	ldr	r3, [r3, #0]
}
 8004258:	4618      	mov	r0, r3
 800425a:	46bd      	mov	sp, r7
 800425c:	bc80      	pop	{r7}
 800425e:	4770      	bx	lr
 8004260:	2000008c 	.word	0x2000008c

08004264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004268:	f7ff fff2 	bl	8004250 <HAL_RCC_GetHCLKFreq>
 800426c:	4602      	mov	r2, r0
 800426e:	4b05      	ldr	r3, [pc, #20]	; (8004284 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	0a1b      	lsrs	r3, r3, #8
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	4903      	ldr	r1, [pc, #12]	; (8004288 <HAL_RCC_GetPCLK1Freq+0x24>)
 800427a:	5ccb      	ldrb	r3, [r1, r3]
 800427c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004280:	4618      	mov	r0, r3
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40021000 	.word	0x40021000
 8004288:	0800618c 	.word	0x0800618c

0800428c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004290:	f7ff ffde 	bl	8004250 <HAL_RCC_GetHCLKFreq>
 8004294:	4602      	mov	r2, r0
 8004296:	4b05      	ldr	r3, [pc, #20]	; (80042ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	0adb      	lsrs	r3, r3, #11
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	4903      	ldr	r1, [pc, #12]	; (80042b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042a2:	5ccb      	ldrb	r3, [r1, r3]
 80042a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	40021000 	.word	0x40021000
 80042b0:	0800618c 	.word	0x0800618c

080042b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80042bc:	4b0a      	ldr	r3, [pc, #40]	; (80042e8 <RCC_Delay+0x34>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a0a      	ldr	r2, [pc, #40]	; (80042ec <RCC_Delay+0x38>)
 80042c2:	fba2 2303 	umull	r2, r3, r2, r3
 80042c6:	0a5b      	lsrs	r3, r3, #9
 80042c8:	687a      	ldr	r2, [r7, #4]
 80042ca:	fb02 f303 	mul.w	r3, r2, r3
 80042ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80042d0:	bf00      	nop
  }
  while (Delay --);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	1e5a      	subs	r2, r3, #1
 80042d6:	60fa      	str	r2, [r7, #12]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1f9      	bne.n	80042d0 <RCC_Delay+0x1c>
}
 80042dc:	bf00      	nop
 80042de:	bf00      	nop
 80042e0:	3714      	adds	r7, #20
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bc80      	pop	{r7}
 80042e6:	4770      	bx	lr
 80042e8:	2000008c 	.word	0x2000008c
 80042ec:	10624dd3 	.word	0x10624dd3

080042f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d101      	bne.n	8004302 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e042      	b.n	8004388 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d106      	bne.n	800431c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7fd fc9e 	bl	8001c58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2224      	movs	r2, #36	; 0x24
 8004320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004332:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f000 fcd5 	bl	8004ce4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	691a      	ldr	r2, [r3, #16]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004348:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695a      	ldr	r2, [r3, #20]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004358:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68da      	ldr	r2, [r3, #12]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004368:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2220      	movs	r2, #32
 8004374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2220      	movs	r2, #32
 800437c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3708      	adds	r7, #8
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	4613      	mov	r3, r2
 800439c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b20      	cmp	r3, #32
 80043a8:	d112      	bne.n	80043d0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d002      	beq.n	80043b6 <HAL_UART_Receive_IT+0x26>
 80043b0:	88fb      	ldrh	r3, [r7, #6]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e00b      	b.n	80043d2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2200      	movs	r2, #0
 80043be:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80043c0:	88fb      	ldrh	r3, [r7, #6]
 80043c2:	461a      	mov	r2, r3
 80043c4:	68b9      	ldr	r1, [r7, #8]
 80043c6:	68f8      	ldr	r0, [r7, #12]
 80043c8:	f000 fab7 	bl	800493a <UART_Start_Receive_IT>
 80043cc:	4603      	mov	r3, r0
 80043ce:	e000      	b.n	80043d2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80043d0:	2302      	movs	r3, #2
  }
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3710      	adds	r7, #16
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
	...

080043dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b0ba      	sub	sp, #232	; 0xe8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004402:	2300      	movs	r3, #0
 8004404:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004408:	2300      	movs	r3, #0
 800440a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800440e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800441a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10f      	bne.n	8004442 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004426:	f003 0320 	and.w	r3, r3, #32
 800442a:	2b00      	cmp	r3, #0
 800442c:	d009      	beq.n	8004442 <HAL_UART_IRQHandler+0x66>
 800442e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004432:	f003 0320 	and.w	r3, r3, #32
 8004436:	2b00      	cmp	r3, #0
 8004438:	d003      	beq.n	8004442 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 fb93 	bl	8004b66 <UART_Receive_IT>
      return;
 8004440:	e25b      	b.n	80048fa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004442:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 80de 	beq.w	8004608 <HAL_UART_IRQHandler+0x22c>
 800444c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004450:	f003 0301 	and.w	r3, r3, #1
 8004454:	2b00      	cmp	r3, #0
 8004456:	d106      	bne.n	8004466 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800445c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 80d1 	beq.w	8004608 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00b      	beq.n	800448a <HAL_UART_IRQHandler+0xae>
 8004472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800447a:	2b00      	cmp	r3, #0
 800447c:	d005      	beq.n	800448a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004482:	f043 0201 	orr.w	r2, r3, #1
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800448a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800448e:	f003 0304 	and.w	r3, r3, #4
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00b      	beq.n	80044ae <HAL_UART_IRQHandler+0xd2>
 8004496:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d005      	beq.n	80044ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a6:	f043 0202 	orr.w	r2, r3, #2
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00b      	beq.n	80044d2 <HAL_UART_IRQHandler+0xf6>
 80044ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d005      	beq.n	80044d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ca:	f043 0204 	orr.w	r2, r3, #4
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80044d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044d6:	f003 0308 	and.w	r3, r3, #8
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d011      	beq.n	8004502 <HAL_UART_IRQHandler+0x126>
 80044de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044e2:	f003 0320 	and.w	r3, r3, #32
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d105      	bne.n	80044f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80044ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d005      	beq.n	8004502 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fa:	f043 0208 	orr.w	r2, r3, #8
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004506:	2b00      	cmp	r3, #0
 8004508:	f000 81f2 	beq.w	80048f0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800450c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004510:	f003 0320 	and.w	r3, r3, #32
 8004514:	2b00      	cmp	r3, #0
 8004516:	d008      	beq.n	800452a <HAL_UART_IRQHandler+0x14e>
 8004518:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800451c:	f003 0320 	and.w	r3, r3, #32
 8004520:	2b00      	cmp	r3, #0
 8004522:	d002      	beq.n	800452a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 fb1e 	bl	8004b66 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004534:	2b00      	cmp	r3, #0
 8004536:	bf14      	ite	ne
 8004538:	2301      	movne	r3, #1
 800453a:	2300      	moveq	r3, #0
 800453c:	b2db      	uxtb	r3, r3
 800453e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004546:	f003 0308 	and.w	r3, r3, #8
 800454a:	2b00      	cmp	r3, #0
 800454c:	d103      	bne.n	8004556 <HAL_UART_IRQHandler+0x17a>
 800454e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004552:	2b00      	cmp	r3, #0
 8004554:	d04f      	beq.n	80045f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 fa28 	bl	80049ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004566:	2b00      	cmp	r3, #0
 8004568:	d041      	beq.n	80045ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	3314      	adds	r3, #20
 8004570:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004574:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004578:	e853 3f00 	ldrex	r3, [r3]
 800457c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004580:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004584:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004588:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	3314      	adds	r3, #20
 8004592:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004596:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800459a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800459e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80045a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80045a6:	e841 2300 	strex	r3, r2, [r1]
 80045aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80045ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1d9      	bne.n	800456a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d013      	beq.n	80045e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045c2:	4a7e      	ldr	r2, [pc, #504]	; (80047bc <HAL_UART_IRQHandler+0x3e0>)
 80045c4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7fd feac 	bl	8002328 <HAL_DMA_Abort_IT>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d016      	beq.n	8004604 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80045e0:	4610      	mov	r0, r2
 80045e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045e4:	e00e      	b.n	8004604 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 f993 	bl	8004912 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045ec:	e00a      	b.n	8004604 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 f98f 	bl	8004912 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045f4:	e006      	b.n	8004604 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f98b 	bl	8004912 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004602:	e175      	b.n	80048f0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004604:	bf00      	nop
    return;
 8004606:	e173      	b.n	80048f0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800460c:	2b01      	cmp	r3, #1
 800460e:	f040 814f 	bne.w	80048b0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004616:	f003 0310 	and.w	r3, r3, #16
 800461a:	2b00      	cmp	r3, #0
 800461c:	f000 8148 	beq.w	80048b0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004624:	f003 0310 	and.w	r3, r3, #16
 8004628:	2b00      	cmp	r3, #0
 800462a:	f000 8141 	beq.w	80048b0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800462e:	2300      	movs	r3, #0
 8004630:	60bb      	str	r3, [r7, #8]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	60bb      	str	r3, [r7, #8]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	60bb      	str	r3, [r7, #8]
 8004642:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800464e:	2b00      	cmp	r3, #0
 8004650:	f000 80b6 	beq.w	80047c0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004660:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 8145 	beq.w	80048f4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800466e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004672:	429a      	cmp	r2, r3
 8004674:	f080 813e 	bcs.w	80048f4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800467e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004684:	699b      	ldr	r3, [r3, #24]
 8004686:	2b20      	cmp	r3, #32
 8004688:	f000 8088 	beq.w	800479c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	330c      	adds	r3, #12
 8004692:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004696:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800469a:	e853 3f00 	ldrex	r3, [r3]
 800469e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80046a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046aa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	330c      	adds	r3, #12
 80046b4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80046b8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80046bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80046c4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80046c8:	e841 2300 	strex	r3, r2, [r1]
 80046cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80046d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1d9      	bne.n	800468c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	3314      	adds	r3, #20
 80046de:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046e2:	e853 3f00 	ldrex	r3, [r3]
 80046e6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80046e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80046ea:	f023 0301 	bic.w	r3, r3, #1
 80046ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	3314      	adds	r3, #20
 80046f8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80046fc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004700:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004702:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004704:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004708:	e841 2300 	strex	r3, r2, [r1]
 800470c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800470e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004710:	2b00      	cmp	r3, #0
 8004712:	d1e1      	bne.n	80046d8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	3314      	adds	r3, #20
 800471a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800471e:	e853 3f00 	ldrex	r3, [r3]
 8004722:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004724:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004726:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800472a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	3314      	adds	r3, #20
 8004734:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004738:	66fa      	str	r2, [r7, #108]	; 0x6c
 800473a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800473c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800473e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004740:	e841 2300 	strex	r3, r2, [r1]
 8004744:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004746:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1e3      	bne.n	8004714 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2220      	movs	r2, #32
 8004750:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	330c      	adds	r3, #12
 8004760:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004762:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004764:	e853 3f00 	ldrex	r3, [r3]
 8004768:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800476a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800476c:	f023 0310 	bic.w	r3, r3, #16
 8004770:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	330c      	adds	r3, #12
 800477a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800477e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004780:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004782:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004784:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004786:	e841 2300 	strex	r3, r2, [r1]
 800478a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800478c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1e3      	bne.n	800475a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004796:	4618      	mov	r0, r3
 8004798:	f7fd fd8b 	bl	80022b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	4619      	mov	r1, r3
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 f8b6 	bl	8004924 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80047b8:	e09c      	b.n	80048f4 <HAL_UART_IRQHandler+0x518>
 80047ba:	bf00      	nop
 80047bc:	08004a71 	.word	0x08004a71
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f000 808e 	beq.w	80048f8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80047dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 8089 	beq.w	80048f8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	330c      	adds	r3, #12
 80047ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047f0:	e853 3f00 	ldrex	r3, [r3]
 80047f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80047f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80047fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	330c      	adds	r3, #12
 8004806:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800480a:	647a      	str	r2, [r7, #68]	; 0x44
 800480c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800480e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004810:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004812:	e841 2300 	strex	r3, r2, [r1]
 8004816:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1e3      	bne.n	80047e6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	3314      	adds	r3, #20
 8004824:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004828:	e853 3f00 	ldrex	r3, [r3]
 800482c:	623b      	str	r3, [r7, #32]
   return(result);
 800482e:	6a3b      	ldr	r3, [r7, #32]
 8004830:	f023 0301 	bic.w	r3, r3, #1
 8004834:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	3314      	adds	r3, #20
 800483e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004842:	633a      	str	r2, [r7, #48]	; 0x30
 8004844:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004846:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004848:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800484a:	e841 2300 	strex	r3, r2, [r1]
 800484e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1e3      	bne.n	800481e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2220      	movs	r2, #32
 800485a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	330c      	adds	r3, #12
 800486a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	e853 3f00 	ldrex	r3, [r3]
 8004872:	60fb      	str	r3, [r7, #12]
   return(result);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0310 	bic.w	r3, r3, #16
 800487a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	330c      	adds	r3, #12
 8004884:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004888:	61fa      	str	r2, [r7, #28]
 800488a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488c:	69b9      	ldr	r1, [r7, #24]
 800488e:	69fa      	ldr	r2, [r7, #28]
 8004890:	e841 2300 	strex	r3, r2, [r1]
 8004894:	617b      	str	r3, [r7, #20]
   return(result);
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1e3      	bne.n	8004864 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2202      	movs	r2, #2
 80048a0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80048a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80048a6:	4619      	mov	r1, r3
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f000 f83b 	bl	8004924 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80048ae:	e023      	b.n	80048f8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80048b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d009      	beq.n	80048d0 <HAL_UART_IRQHandler+0x4f4>
 80048bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d003      	beq.n	80048d0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f000 f8e5 	bl	8004a98 <UART_Transmit_IT>
    return;
 80048ce:	e014      	b.n	80048fa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00e      	beq.n	80048fa <HAL_UART_IRQHandler+0x51e>
 80048dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d008      	beq.n	80048fa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 f924 	bl	8004b36 <UART_EndTransmit_IT>
    return;
 80048ee:	e004      	b.n	80048fa <HAL_UART_IRQHandler+0x51e>
    return;
 80048f0:	bf00      	nop
 80048f2:	e002      	b.n	80048fa <HAL_UART_IRQHandler+0x51e>
      return;
 80048f4:	bf00      	nop
 80048f6:	e000      	b.n	80048fa <HAL_UART_IRQHandler+0x51e>
      return;
 80048f8:	bf00      	nop
  }
}
 80048fa:	37e8      	adds	r7, #232	; 0xe8
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	bc80      	pop	{r7}
 8004910:	4770      	bx	lr

08004912 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004912:	b480      	push	{r7}
 8004914:	b083      	sub	sp, #12
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	bc80      	pop	{r7}
 8004922:	4770      	bx	lr

08004924 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	460b      	mov	r3, r1
 800492e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004930:	bf00      	nop
 8004932:	370c      	adds	r7, #12
 8004934:	46bd      	mov	sp, r7
 8004936:	bc80      	pop	{r7}
 8004938:	4770      	bx	lr

0800493a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800493a:	b480      	push	{r7}
 800493c:	b085      	sub	sp, #20
 800493e:	af00      	add	r7, sp, #0
 8004940:	60f8      	str	r0, [r7, #12]
 8004942:	60b9      	str	r1, [r7, #8]
 8004944:	4613      	mov	r3, r2
 8004946:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	88fa      	ldrh	r2, [r7, #6]
 8004952:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	88fa      	ldrh	r2, [r7, #6]
 8004958:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2222      	movs	r2, #34	; 0x22
 8004964:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	691b      	ldr	r3, [r3, #16]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d007      	beq.n	8004980 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68da      	ldr	r2, [r3, #12]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800497e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	695a      	ldr	r2, [r3, #20]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0201 	orr.w	r2, r2, #1
 800498e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0220 	orr.w	r2, r2, #32
 800499e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80049a0:	2300      	movs	r3, #0
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr

080049ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b095      	sub	sp, #84	; 0x54
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	330c      	adds	r3, #12
 80049ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049be:	e853 3f00 	ldrex	r3, [r3]
 80049c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80049c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	330c      	adds	r3, #12
 80049d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80049d4:	643a      	str	r2, [r7, #64]	; 0x40
 80049d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80049da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049dc:	e841 2300 	strex	r3, r2, [r1]
 80049e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80049e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d1e5      	bne.n	80049b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	3314      	adds	r3, #20
 80049ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f0:	6a3b      	ldr	r3, [r7, #32]
 80049f2:	e853 3f00 	ldrex	r3, [r3]
 80049f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	f023 0301 	bic.w	r3, r3, #1
 80049fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3314      	adds	r3, #20
 8004a06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a08:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a10:	e841 2300 	strex	r3, r2, [r1]
 8004a14:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1e5      	bne.n	80049e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d119      	bne.n	8004a58 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	330c      	adds	r3, #12
 8004a2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	e853 3f00 	ldrex	r3, [r3]
 8004a32:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	f023 0310 	bic.w	r3, r3, #16
 8004a3a:	647b      	str	r3, [r7, #68]	; 0x44
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	330c      	adds	r3, #12
 8004a42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a44:	61ba      	str	r2, [r7, #24]
 8004a46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a48:	6979      	ldr	r1, [r7, #20]
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	e841 2300 	strex	r3, r2, [r1]
 8004a50:	613b      	str	r3, [r7, #16]
   return(result);
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1e5      	bne.n	8004a24 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004a66:	bf00      	nop
 8004a68:	3754      	adds	r7, #84	; 0x54
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bc80      	pop	{r7}
 8004a6e:	4770      	bx	lr

08004a70 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2200      	movs	r2, #0
 8004a82:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a8a:	68f8      	ldr	r0, [r7, #12]
 8004a8c:	f7ff ff41 	bl	8004912 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a90:	bf00      	nop
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b21      	cmp	r3, #33	; 0x21
 8004aaa:	d13e      	bne.n	8004b2a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ab4:	d114      	bne.n	8004ae0 <UART_Transmit_IT+0x48>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d110      	bne.n	8004ae0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	881b      	ldrh	r3, [r3, #0]
 8004ac8:	461a      	mov	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ad2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	1c9a      	adds	r2, r3, #2
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	621a      	str	r2, [r3, #32]
 8004ade:	e008      	b.n	8004af2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a1b      	ldr	r3, [r3, #32]
 8004ae4:	1c59      	adds	r1, r3, #1
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	6211      	str	r1, [r2, #32]
 8004aea:	781a      	ldrb	r2, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	3b01      	subs	r3, #1
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	4619      	mov	r1, r3
 8004b00:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d10f      	bne.n	8004b26 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68da      	ldr	r2, [r3, #12]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b14:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68da      	ldr	r2, [r3, #12]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b24:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004b26:	2300      	movs	r3, #0
 8004b28:	e000      	b.n	8004b2c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004b2a:	2302      	movs	r3, #2
  }
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3714      	adds	r7, #20
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bc80      	pop	{r7}
 8004b34:	4770      	bx	lr

08004b36 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b36:	b580      	push	{r7, lr}
 8004b38:	b082      	sub	sp, #8
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68da      	ldr	r2, [r3, #12]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b4c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2220      	movs	r2, #32
 8004b52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f7ff fed2 	bl	8004900 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3708      	adds	r7, #8
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b08c      	sub	sp, #48	; 0x30
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b22      	cmp	r3, #34	; 0x22
 8004b78:	f040 80ae 	bne.w	8004cd8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b84:	d117      	bne.n	8004bb6 <UART_Receive_IT+0x50>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d113      	bne.n	8004bb6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b96:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bae:	1c9a      	adds	r2, r3, #2
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	629a      	str	r2, [r3, #40]	; 0x28
 8004bb4:	e026      	b.n	8004c04 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bc8:	d007      	beq.n	8004bda <UART_Receive_IT+0x74>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d10a      	bne.n	8004be8 <UART_Receive_IT+0x82>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d106      	bne.n	8004be8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	b2da      	uxtb	r2, r3
 8004be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be4:	701a      	strb	r2, [r3, #0]
 8004be6:	e008      	b.n	8004bfa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfe:	1c5a      	adds	r2, r3, #1
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	4619      	mov	r1, r3
 8004c12:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d15d      	bne.n	8004cd4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68da      	ldr	r2, [r3, #12]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 0220 	bic.w	r2, r2, #32
 8004c26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68da      	ldr	r2, [r3, #12]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695a      	ldr	r2, [r3, #20]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 0201 	bic.w	r2, r2, #1
 8004c46:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2220      	movs	r2, #32
 8004c4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d135      	bne.n	8004cca <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	330c      	adds	r3, #12
 8004c6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	e853 3f00 	ldrex	r3, [r3]
 8004c72:	613b      	str	r3, [r7, #16]
   return(result);
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	f023 0310 	bic.w	r3, r3, #16
 8004c7a:	627b      	str	r3, [r7, #36]	; 0x24
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	330c      	adds	r3, #12
 8004c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c84:	623a      	str	r2, [r7, #32]
 8004c86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c88:	69f9      	ldr	r1, [r7, #28]
 8004c8a:	6a3a      	ldr	r2, [r7, #32]
 8004c8c:	e841 2300 	strex	r3, r2, [r1]
 8004c90:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1e5      	bne.n	8004c64 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0310 	and.w	r3, r3, #16
 8004ca2:	2b10      	cmp	r3, #16
 8004ca4:	d10a      	bne.n	8004cbc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	60fb      	str	r3, [r7, #12]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	60fb      	str	r3, [r7, #12]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	60fb      	str	r3, [r7, #12]
 8004cba:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f7ff fe2e 	bl	8004924 <HAL_UARTEx_RxEventCallback>
 8004cc8:	e002      	b.n	8004cd0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7fc fd10 	bl	80016f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	e002      	b.n	8004cda <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	e000      	b.n	8004cda <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004cd8:	2302      	movs	r3, #2
  }
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3730      	adds	r7, #48	; 0x30
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
	...

08004ce4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	68da      	ldr	r2, [r3, #12]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689a      	ldr	r2, [r3, #8]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	431a      	orrs	r2, r3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004d1e:	f023 030c 	bic.w	r3, r3, #12
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	6812      	ldr	r2, [r2, #0]
 8004d26:	68b9      	ldr	r1, [r7, #8]
 8004d28:	430b      	orrs	r3, r1
 8004d2a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	699a      	ldr	r2, [r3, #24]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	430a      	orrs	r2, r1
 8004d40:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a2c      	ldr	r2, [pc, #176]	; (8004df8 <UART_SetConfig+0x114>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d103      	bne.n	8004d54 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004d4c:	f7ff fa9e 	bl	800428c <HAL_RCC_GetPCLK2Freq>
 8004d50:	60f8      	str	r0, [r7, #12]
 8004d52:	e002      	b.n	8004d5a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d54:	f7ff fa86 	bl	8004264 <HAL_RCC_GetPCLK1Freq>
 8004d58:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d5a:	68fa      	ldr	r2, [r7, #12]
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	4413      	add	r3, r2
 8004d62:	009a      	lsls	r2, r3, #2
 8004d64:	441a      	add	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d70:	4a22      	ldr	r2, [pc, #136]	; (8004dfc <UART_SetConfig+0x118>)
 8004d72:	fba2 2303 	umull	r2, r3, r2, r3
 8004d76:	095b      	lsrs	r3, r3, #5
 8004d78:	0119      	lsls	r1, r3, #4
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	4413      	add	r3, r2
 8004d82:	009a      	lsls	r2, r3, #2
 8004d84:	441a      	add	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d90:	4b1a      	ldr	r3, [pc, #104]	; (8004dfc <UART_SetConfig+0x118>)
 8004d92:	fba3 0302 	umull	r0, r3, r3, r2
 8004d96:	095b      	lsrs	r3, r3, #5
 8004d98:	2064      	movs	r0, #100	; 0x64
 8004d9a:	fb00 f303 	mul.w	r3, r0, r3
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	011b      	lsls	r3, r3, #4
 8004da2:	3332      	adds	r3, #50	; 0x32
 8004da4:	4a15      	ldr	r2, [pc, #84]	; (8004dfc <UART_SetConfig+0x118>)
 8004da6:	fba2 2303 	umull	r2, r3, r2, r3
 8004daa:	095b      	lsrs	r3, r3, #5
 8004dac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004db0:	4419      	add	r1, r3
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	4613      	mov	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	4413      	add	r3, r2
 8004dba:	009a      	lsls	r2, r3, #2
 8004dbc:	441a      	add	r2, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dc8:	4b0c      	ldr	r3, [pc, #48]	; (8004dfc <UART_SetConfig+0x118>)
 8004dca:	fba3 0302 	umull	r0, r3, r3, r2
 8004dce:	095b      	lsrs	r3, r3, #5
 8004dd0:	2064      	movs	r0, #100	; 0x64
 8004dd2:	fb00 f303 	mul.w	r3, r0, r3
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	011b      	lsls	r3, r3, #4
 8004dda:	3332      	adds	r3, #50	; 0x32
 8004ddc:	4a07      	ldr	r2, [pc, #28]	; (8004dfc <UART_SetConfig+0x118>)
 8004dde:	fba2 2303 	umull	r2, r3, r2, r3
 8004de2:	095b      	lsrs	r3, r3, #5
 8004de4:	f003 020f 	and.w	r2, r3, #15
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	440a      	add	r2, r1
 8004dee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004df0:	bf00      	nop
 8004df2:	3710      	adds	r7, #16
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	40013800 	.word	0x40013800
 8004dfc:	51eb851f 	.word	0x51eb851f

08004e00 <__errno>:
 8004e00:	4b01      	ldr	r3, [pc, #4]	; (8004e08 <__errno+0x8>)
 8004e02:	6818      	ldr	r0, [r3, #0]
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	20000098 	.word	0x20000098

08004e0c <__libc_init_array>:
 8004e0c:	b570      	push	{r4, r5, r6, lr}
 8004e0e:	2600      	movs	r6, #0
 8004e10:	4d0c      	ldr	r5, [pc, #48]	; (8004e44 <__libc_init_array+0x38>)
 8004e12:	4c0d      	ldr	r4, [pc, #52]	; (8004e48 <__libc_init_array+0x3c>)
 8004e14:	1b64      	subs	r4, r4, r5
 8004e16:	10a4      	asrs	r4, r4, #2
 8004e18:	42a6      	cmp	r6, r4
 8004e1a:	d109      	bne.n	8004e30 <__libc_init_array+0x24>
 8004e1c:	f001 f8a2 	bl	8005f64 <_init>
 8004e20:	2600      	movs	r6, #0
 8004e22:	4d0a      	ldr	r5, [pc, #40]	; (8004e4c <__libc_init_array+0x40>)
 8004e24:	4c0a      	ldr	r4, [pc, #40]	; (8004e50 <__libc_init_array+0x44>)
 8004e26:	1b64      	subs	r4, r4, r5
 8004e28:	10a4      	asrs	r4, r4, #2
 8004e2a:	42a6      	cmp	r6, r4
 8004e2c:	d105      	bne.n	8004e3a <__libc_init_array+0x2e>
 8004e2e:	bd70      	pop	{r4, r5, r6, pc}
 8004e30:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e34:	4798      	blx	r3
 8004e36:	3601      	adds	r6, #1
 8004e38:	e7ee      	b.n	8004e18 <__libc_init_array+0xc>
 8004e3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e3e:	4798      	blx	r3
 8004e40:	3601      	adds	r6, #1
 8004e42:	e7f2      	b.n	8004e2a <__libc_init_array+0x1e>
 8004e44:	080062f0 	.word	0x080062f0
 8004e48:	080062f0 	.word	0x080062f0
 8004e4c:	080062f0 	.word	0x080062f0
 8004e50:	080062f4 	.word	0x080062f4

08004e54 <memcpy>:
 8004e54:	440a      	add	r2, r1
 8004e56:	4291      	cmp	r1, r2
 8004e58:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e5c:	d100      	bne.n	8004e60 <memcpy+0xc>
 8004e5e:	4770      	bx	lr
 8004e60:	b510      	push	{r4, lr}
 8004e62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e66:	4291      	cmp	r1, r2
 8004e68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e6c:	d1f9      	bne.n	8004e62 <memcpy+0xe>
 8004e6e:	bd10      	pop	{r4, pc}

08004e70 <memset>:
 8004e70:	4603      	mov	r3, r0
 8004e72:	4402      	add	r2, r0
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d100      	bne.n	8004e7a <memset+0xa>
 8004e78:	4770      	bx	lr
 8004e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e7e:	e7f9      	b.n	8004e74 <memset+0x4>

08004e80 <strstr>:
 8004e80:	780a      	ldrb	r2, [r1, #0]
 8004e82:	b570      	push	{r4, r5, r6, lr}
 8004e84:	b96a      	cbnz	r2, 8004ea2 <strstr+0x22>
 8004e86:	bd70      	pop	{r4, r5, r6, pc}
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d109      	bne.n	8004ea0 <strstr+0x20>
 8004e8c:	460c      	mov	r4, r1
 8004e8e:	4605      	mov	r5, r0
 8004e90:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d0f6      	beq.n	8004e86 <strstr+0x6>
 8004e98:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004e9c:	429e      	cmp	r6, r3
 8004e9e:	d0f7      	beq.n	8004e90 <strstr+0x10>
 8004ea0:	3001      	adds	r0, #1
 8004ea2:	7803      	ldrb	r3, [r0, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d1ef      	bne.n	8004e88 <strstr+0x8>
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	e7ec      	b.n	8004e86 <strstr+0x6>

08004eac <strtok>:
 8004eac:	4b16      	ldr	r3, [pc, #88]	; (8004f08 <strtok+0x5c>)
 8004eae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004eb2:	681f      	ldr	r7, [r3, #0]
 8004eb4:	4605      	mov	r5, r0
 8004eb6:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8004eb8:	460e      	mov	r6, r1
 8004eba:	b9ec      	cbnz	r4, 8004ef8 <strtok+0x4c>
 8004ebc:	2050      	movs	r0, #80	; 0x50
 8004ebe:	f000 f881 	bl	8004fc4 <malloc>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	65b8      	str	r0, [r7, #88]	; 0x58
 8004ec6:	b920      	cbnz	r0, 8004ed2 <strtok+0x26>
 8004ec8:	2157      	movs	r1, #87	; 0x57
 8004eca:	4b10      	ldr	r3, [pc, #64]	; (8004f0c <strtok+0x60>)
 8004ecc:	4810      	ldr	r0, [pc, #64]	; (8004f10 <strtok+0x64>)
 8004ece:	f000 f849 	bl	8004f64 <__assert_func>
 8004ed2:	e9c0 4400 	strd	r4, r4, [r0]
 8004ed6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004eda:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004ede:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004ee2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004ee6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004eea:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8004eee:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004ef2:	6184      	str	r4, [r0, #24]
 8004ef4:	7704      	strb	r4, [r0, #28]
 8004ef6:	6244      	str	r4, [r0, #36]	; 0x24
 8004ef8:	4631      	mov	r1, r6
 8004efa:	4628      	mov	r0, r5
 8004efc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004efe:	2301      	movs	r3, #1
 8004f00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f04:	f000 b806 	b.w	8004f14 <__strtok_r>
 8004f08:	20000098 	.word	0x20000098
 8004f0c:	080061ac 	.word	0x080061ac
 8004f10:	080061c3 	.word	0x080061c3

08004f14 <__strtok_r>:
 8004f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f16:	b908      	cbnz	r0, 8004f1c <__strtok_r+0x8>
 8004f18:	6810      	ldr	r0, [r2, #0]
 8004f1a:	b188      	cbz	r0, 8004f40 <__strtok_r+0x2c>
 8004f1c:	4604      	mov	r4, r0
 8004f1e:	460f      	mov	r7, r1
 8004f20:	4620      	mov	r0, r4
 8004f22:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004f26:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004f2a:	b91e      	cbnz	r6, 8004f34 <__strtok_r+0x20>
 8004f2c:	b965      	cbnz	r5, 8004f48 <__strtok_r+0x34>
 8004f2e:	4628      	mov	r0, r5
 8004f30:	6015      	str	r5, [r2, #0]
 8004f32:	e005      	b.n	8004f40 <__strtok_r+0x2c>
 8004f34:	42b5      	cmp	r5, r6
 8004f36:	d1f6      	bne.n	8004f26 <__strtok_r+0x12>
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d1f0      	bne.n	8004f1e <__strtok_r+0xa>
 8004f3c:	6014      	str	r4, [r2, #0]
 8004f3e:	7003      	strb	r3, [r0, #0]
 8004f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f42:	461c      	mov	r4, r3
 8004f44:	e00c      	b.n	8004f60 <__strtok_r+0x4c>
 8004f46:	b915      	cbnz	r5, 8004f4e <__strtok_r+0x3a>
 8004f48:	460e      	mov	r6, r1
 8004f4a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004f4e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004f52:	42ab      	cmp	r3, r5
 8004f54:	d1f7      	bne.n	8004f46 <__strtok_r+0x32>
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d0f3      	beq.n	8004f42 <__strtok_r+0x2e>
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004f60:	6014      	str	r4, [r2, #0]
 8004f62:	e7ed      	b.n	8004f40 <__strtok_r+0x2c>

08004f64 <__assert_func>:
 8004f64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004f66:	4614      	mov	r4, r2
 8004f68:	461a      	mov	r2, r3
 8004f6a:	4b09      	ldr	r3, [pc, #36]	; (8004f90 <__assert_func+0x2c>)
 8004f6c:	4605      	mov	r5, r0
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	68d8      	ldr	r0, [r3, #12]
 8004f72:	b14c      	cbz	r4, 8004f88 <__assert_func+0x24>
 8004f74:	4b07      	ldr	r3, [pc, #28]	; (8004f94 <__assert_func+0x30>)
 8004f76:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004f7a:	9100      	str	r1, [sp, #0]
 8004f7c:	462b      	mov	r3, r5
 8004f7e:	4906      	ldr	r1, [pc, #24]	; (8004f98 <__assert_func+0x34>)
 8004f80:	f000 f80e 	bl	8004fa0 <fiprintf>
 8004f84:	f000 fcc0 	bl	8005908 <abort>
 8004f88:	4b04      	ldr	r3, [pc, #16]	; (8004f9c <__assert_func+0x38>)
 8004f8a:	461c      	mov	r4, r3
 8004f8c:	e7f3      	b.n	8004f76 <__assert_func+0x12>
 8004f8e:	bf00      	nop
 8004f90:	20000098 	.word	0x20000098
 8004f94:	08006220 	.word	0x08006220
 8004f98:	0800622d 	.word	0x0800622d
 8004f9c:	0800625b 	.word	0x0800625b

08004fa0 <fiprintf>:
 8004fa0:	b40e      	push	{r1, r2, r3}
 8004fa2:	b503      	push	{r0, r1, lr}
 8004fa4:	4601      	mov	r1, r0
 8004fa6:	ab03      	add	r3, sp, #12
 8004fa8:	4805      	ldr	r0, [pc, #20]	; (8004fc0 <fiprintf+0x20>)
 8004faa:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fae:	6800      	ldr	r0, [r0, #0]
 8004fb0:	9301      	str	r3, [sp, #4]
 8004fb2:	f000 f913 	bl	80051dc <_vfiprintf_r>
 8004fb6:	b002      	add	sp, #8
 8004fb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fbc:	b003      	add	sp, #12
 8004fbe:	4770      	bx	lr
 8004fc0:	20000098 	.word	0x20000098

08004fc4 <malloc>:
 8004fc4:	4b02      	ldr	r3, [pc, #8]	; (8004fd0 <malloc+0xc>)
 8004fc6:	4601      	mov	r1, r0
 8004fc8:	6818      	ldr	r0, [r3, #0]
 8004fca:	f000 b86b 	b.w	80050a4 <_malloc_r>
 8004fce:	bf00      	nop
 8004fd0:	20000098 	.word	0x20000098

08004fd4 <_free_r>:
 8004fd4:	b538      	push	{r3, r4, r5, lr}
 8004fd6:	4605      	mov	r5, r0
 8004fd8:	2900      	cmp	r1, #0
 8004fda:	d040      	beq.n	800505e <_free_r+0x8a>
 8004fdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fe0:	1f0c      	subs	r4, r1, #4
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	bfb8      	it	lt
 8004fe6:	18e4      	addlt	r4, r4, r3
 8004fe8:	f000 fec0 	bl	8005d6c <__malloc_lock>
 8004fec:	4a1c      	ldr	r2, [pc, #112]	; (8005060 <_free_r+0x8c>)
 8004fee:	6813      	ldr	r3, [r2, #0]
 8004ff0:	b933      	cbnz	r3, 8005000 <_free_r+0x2c>
 8004ff2:	6063      	str	r3, [r4, #4]
 8004ff4:	6014      	str	r4, [r2, #0]
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ffc:	f000 bebc 	b.w	8005d78 <__malloc_unlock>
 8005000:	42a3      	cmp	r3, r4
 8005002:	d908      	bls.n	8005016 <_free_r+0x42>
 8005004:	6820      	ldr	r0, [r4, #0]
 8005006:	1821      	adds	r1, r4, r0
 8005008:	428b      	cmp	r3, r1
 800500a:	bf01      	itttt	eq
 800500c:	6819      	ldreq	r1, [r3, #0]
 800500e:	685b      	ldreq	r3, [r3, #4]
 8005010:	1809      	addeq	r1, r1, r0
 8005012:	6021      	streq	r1, [r4, #0]
 8005014:	e7ed      	b.n	8004ff2 <_free_r+0x1e>
 8005016:	461a      	mov	r2, r3
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	b10b      	cbz	r3, 8005020 <_free_r+0x4c>
 800501c:	42a3      	cmp	r3, r4
 800501e:	d9fa      	bls.n	8005016 <_free_r+0x42>
 8005020:	6811      	ldr	r1, [r2, #0]
 8005022:	1850      	adds	r0, r2, r1
 8005024:	42a0      	cmp	r0, r4
 8005026:	d10b      	bne.n	8005040 <_free_r+0x6c>
 8005028:	6820      	ldr	r0, [r4, #0]
 800502a:	4401      	add	r1, r0
 800502c:	1850      	adds	r0, r2, r1
 800502e:	4283      	cmp	r3, r0
 8005030:	6011      	str	r1, [r2, #0]
 8005032:	d1e0      	bne.n	8004ff6 <_free_r+0x22>
 8005034:	6818      	ldr	r0, [r3, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	4401      	add	r1, r0
 800503a:	6011      	str	r1, [r2, #0]
 800503c:	6053      	str	r3, [r2, #4]
 800503e:	e7da      	b.n	8004ff6 <_free_r+0x22>
 8005040:	d902      	bls.n	8005048 <_free_r+0x74>
 8005042:	230c      	movs	r3, #12
 8005044:	602b      	str	r3, [r5, #0]
 8005046:	e7d6      	b.n	8004ff6 <_free_r+0x22>
 8005048:	6820      	ldr	r0, [r4, #0]
 800504a:	1821      	adds	r1, r4, r0
 800504c:	428b      	cmp	r3, r1
 800504e:	bf01      	itttt	eq
 8005050:	6819      	ldreq	r1, [r3, #0]
 8005052:	685b      	ldreq	r3, [r3, #4]
 8005054:	1809      	addeq	r1, r1, r0
 8005056:	6021      	streq	r1, [r4, #0]
 8005058:	6063      	str	r3, [r4, #4]
 800505a:	6054      	str	r4, [r2, #4]
 800505c:	e7cb      	b.n	8004ff6 <_free_r+0x22>
 800505e:	bd38      	pop	{r3, r4, r5, pc}
 8005060:	200002fc 	.word	0x200002fc

08005064 <sbrk_aligned>:
 8005064:	b570      	push	{r4, r5, r6, lr}
 8005066:	4e0e      	ldr	r6, [pc, #56]	; (80050a0 <sbrk_aligned+0x3c>)
 8005068:	460c      	mov	r4, r1
 800506a:	6831      	ldr	r1, [r6, #0]
 800506c:	4605      	mov	r5, r0
 800506e:	b911      	cbnz	r1, 8005076 <sbrk_aligned+0x12>
 8005070:	f000 fb7a 	bl	8005768 <_sbrk_r>
 8005074:	6030      	str	r0, [r6, #0]
 8005076:	4621      	mov	r1, r4
 8005078:	4628      	mov	r0, r5
 800507a:	f000 fb75 	bl	8005768 <_sbrk_r>
 800507e:	1c43      	adds	r3, r0, #1
 8005080:	d00a      	beq.n	8005098 <sbrk_aligned+0x34>
 8005082:	1cc4      	adds	r4, r0, #3
 8005084:	f024 0403 	bic.w	r4, r4, #3
 8005088:	42a0      	cmp	r0, r4
 800508a:	d007      	beq.n	800509c <sbrk_aligned+0x38>
 800508c:	1a21      	subs	r1, r4, r0
 800508e:	4628      	mov	r0, r5
 8005090:	f000 fb6a 	bl	8005768 <_sbrk_r>
 8005094:	3001      	adds	r0, #1
 8005096:	d101      	bne.n	800509c <sbrk_aligned+0x38>
 8005098:	f04f 34ff 	mov.w	r4, #4294967295
 800509c:	4620      	mov	r0, r4
 800509e:	bd70      	pop	{r4, r5, r6, pc}
 80050a0:	20000300 	.word	0x20000300

080050a4 <_malloc_r>:
 80050a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050a8:	1ccd      	adds	r5, r1, #3
 80050aa:	f025 0503 	bic.w	r5, r5, #3
 80050ae:	3508      	adds	r5, #8
 80050b0:	2d0c      	cmp	r5, #12
 80050b2:	bf38      	it	cc
 80050b4:	250c      	movcc	r5, #12
 80050b6:	2d00      	cmp	r5, #0
 80050b8:	4607      	mov	r7, r0
 80050ba:	db01      	blt.n	80050c0 <_malloc_r+0x1c>
 80050bc:	42a9      	cmp	r1, r5
 80050be:	d905      	bls.n	80050cc <_malloc_r+0x28>
 80050c0:	230c      	movs	r3, #12
 80050c2:	2600      	movs	r6, #0
 80050c4:	603b      	str	r3, [r7, #0]
 80050c6:	4630      	mov	r0, r6
 80050c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050cc:	4e2e      	ldr	r6, [pc, #184]	; (8005188 <_malloc_r+0xe4>)
 80050ce:	f000 fe4d 	bl	8005d6c <__malloc_lock>
 80050d2:	6833      	ldr	r3, [r6, #0]
 80050d4:	461c      	mov	r4, r3
 80050d6:	bb34      	cbnz	r4, 8005126 <_malloc_r+0x82>
 80050d8:	4629      	mov	r1, r5
 80050da:	4638      	mov	r0, r7
 80050dc:	f7ff ffc2 	bl	8005064 <sbrk_aligned>
 80050e0:	1c43      	adds	r3, r0, #1
 80050e2:	4604      	mov	r4, r0
 80050e4:	d14d      	bne.n	8005182 <_malloc_r+0xde>
 80050e6:	6834      	ldr	r4, [r6, #0]
 80050e8:	4626      	mov	r6, r4
 80050ea:	2e00      	cmp	r6, #0
 80050ec:	d140      	bne.n	8005170 <_malloc_r+0xcc>
 80050ee:	6823      	ldr	r3, [r4, #0]
 80050f0:	4631      	mov	r1, r6
 80050f2:	4638      	mov	r0, r7
 80050f4:	eb04 0803 	add.w	r8, r4, r3
 80050f8:	f000 fb36 	bl	8005768 <_sbrk_r>
 80050fc:	4580      	cmp	r8, r0
 80050fe:	d13a      	bne.n	8005176 <_malloc_r+0xd2>
 8005100:	6821      	ldr	r1, [r4, #0]
 8005102:	3503      	adds	r5, #3
 8005104:	1a6d      	subs	r5, r5, r1
 8005106:	f025 0503 	bic.w	r5, r5, #3
 800510a:	3508      	adds	r5, #8
 800510c:	2d0c      	cmp	r5, #12
 800510e:	bf38      	it	cc
 8005110:	250c      	movcc	r5, #12
 8005112:	4638      	mov	r0, r7
 8005114:	4629      	mov	r1, r5
 8005116:	f7ff ffa5 	bl	8005064 <sbrk_aligned>
 800511a:	3001      	adds	r0, #1
 800511c:	d02b      	beq.n	8005176 <_malloc_r+0xd2>
 800511e:	6823      	ldr	r3, [r4, #0]
 8005120:	442b      	add	r3, r5
 8005122:	6023      	str	r3, [r4, #0]
 8005124:	e00e      	b.n	8005144 <_malloc_r+0xa0>
 8005126:	6822      	ldr	r2, [r4, #0]
 8005128:	1b52      	subs	r2, r2, r5
 800512a:	d41e      	bmi.n	800516a <_malloc_r+0xc6>
 800512c:	2a0b      	cmp	r2, #11
 800512e:	d916      	bls.n	800515e <_malloc_r+0xba>
 8005130:	1961      	adds	r1, r4, r5
 8005132:	42a3      	cmp	r3, r4
 8005134:	6025      	str	r5, [r4, #0]
 8005136:	bf18      	it	ne
 8005138:	6059      	strne	r1, [r3, #4]
 800513a:	6863      	ldr	r3, [r4, #4]
 800513c:	bf08      	it	eq
 800513e:	6031      	streq	r1, [r6, #0]
 8005140:	5162      	str	r2, [r4, r5]
 8005142:	604b      	str	r3, [r1, #4]
 8005144:	4638      	mov	r0, r7
 8005146:	f104 060b 	add.w	r6, r4, #11
 800514a:	f000 fe15 	bl	8005d78 <__malloc_unlock>
 800514e:	f026 0607 	bic.w	r6, r6, #7
 8005152:	1d23      	adds	r3, r4, #4
 8005154:	1af2      	subs	r2, r6, r3
 8005156:	d0b6      	beq.n	80050c6 <_malloc_r+0x22>
 8005158:	1b9b      	subs	r3, r3, r6
 800515a:	50a3      	str	r3, [r4, r2]
 800515c:	e7b3      	b.n	80050c6 <_malloc_r+0x22>
 800515e:	6862      	ldr	r2, [r4, #4]
 8005160:	42a3      	cmp	r3, r4
 8005162:	bf0c      	ite	eq
 8005164:	6032      	streq	r2, [r6, #0]
 8005166:	605a      	strne	r2, [r3, #4]
 8005168:	e7ec      	b.n	8005144 <_malloc_r+0xa0>
 800516a:	4623      	mov	r3, r4
 800516c:	6864      	ldr	r4, [r4, #4]
 800516e:	e7b2      	b.n	80050d6 <_malloc_r+0x32>
 8005170:	4634      	mov	r4, r6
 8005172:	6876      	ldr	r6, [r6, #4]
 8005174:	e7b9      	b.n	80050ea <_malloc_r+0x46>
 8005176:	230c      	movs	r3, #12
 8005178:	4638      	mov	r0, r7
 800517a:	603b      	str	r3, [r7, #0]
 800517c:	f000 fdfc 	bl	8005d78 <__malloc_unlock>
 8005180:	e7a1      	b.n	80050c6 <_malloc_r+0x22>
 8005182:	6025      	str	r5, [r4, #0]
 8005184:	e7de      	b.n	8005144 <_malloc_r+0xa0>
 8005186:	bf00      	nop
 8005188:	200002fc 	.word	0x200002fc

0800518c <__sfputc_r>:
 800518c:	6893      	ldr	r3, [r2, #8]
 800518e:	b410      	push	{r4}
 8005190:	3b01      	subs	r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	6093      	str	r3, [r2, #8]
 8005196:	da07      	bge.n	80051a8 <__sfputc_r+0x1c>
 8005198:	6994      	ldr	r4, [r2, #24]
 800519a:	42a3      	cmp	r3, r4
 800519c:	db01      	blt.n	80051a2 <__sfputc_r+0x16>
 800519e:	290a      	cmp	r1, #10
 80051a0:	d102      	bne.n	80051a8 <__sfputc_r+0x1c>
 80051a2:	bc10      	pop	{r4}
 80051a4:	f000 baf0 	b.w	8005788 <__swbuf_r>
 80051a8:	6813      	ldr	r3, [r2, #0]
 80051aa:	1c58      	adds	r0, r3, #1
 80051ac:	6010      	str	r0, [r2, #0]
 80051ae:	7019      	strb	r1, [r3, #0]
 80051b0:	4608      	mov	r0, r1
 80051b2:	bc10      	pop	{r4}
 80051b4:	4770      	bx	lr

080051b6 <__sfputs_r>:
 80051b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051b8:	4606      	mov	r6, r0
 80051ba:	460f      	mov	r7, r1
 80051bc:	4614      	mov	r4, r2
 80051be:	18d5      	adds	r5, r2, r3
 80051c0:	42ac      	cmp	r4, r5
 80051c2:	d101      	bne.n	80051c8 <__sfputs_r+0x12>
 80051c4:	2000      	movs	r0, #0
 80051c6:	e007      	b.n	80051d8 <__sfputs_r+0x22>
 80051c8:	463a      	mov	r2, r7
 80051ca:	4630      	mov	r0, r6
 80051cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051d0:	f7ff ffdc 	bl	800518c <__sfputc_r>
 80051d4:	1c43      	adds	r3, r0, #1
 80051d6:	d1f3      	bne.n	80051c0 <__sfputs_r+0xa>
 80051d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080051dc <_vfiprintf_r>:
 80051dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051e0:	460d      	mov	r5, r1
 80051e2:	4614      	mov	r4, r2
 80051e4:	4698      	mov	r8, r3
 80051e6:	4606      	mov	r6, r0
 80051e8:	b09d      	sub	sp, #116	; 0x74
 80051ea:	b118      	cbz	r0, 80051f4 <_vfiprintf_r+0x18>
 80051ec:	6983      	ldr	r3, [r0, #24]
 80051ee:	b90b      	cbnz	r3, 80051f4 <_vfiprintf_r+0x18>
 80051f0:	f000 fca8 	bl	8005b44 <__sinit>
 80051f4:	4b89      	ldr	r3, [pc, #548]	; (800541c <_vfiprintf_r+0x240>)
 80051f6:	429d      	cmp	r5, r3
 80051f8:	d11b      	bne.n	8005232 <_vfiprintf_r+0x56>
 80051fa:	6875      	ldr	r5, [r6, #4]
 80051fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051fe:	07d9      	lsls	r1, r3, #31
 8005200:	d405      	bmi.n	800520e <_vfiprintf_r+0x32>
 8005202:	89ab      	ldrh	r3, [r5, #12]
 8005204:	059a      	lsls	r2, r3, #22
 8005206:	d402      	bmi.n	800520e <_vfiprintf_r+0x32>
 8005208:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800520a:	f000 fd39 	bl	8005c80 <__retarget_lock_acquire_recursive>
 800520e:	89ab      	ldrh	r3, [r5, #12]
 8005210:	071b      	lsls	r3, r3, #28
 8005212:	d501      	bpl.n	8005218 <_vfiprintf_r+0x3c>
 8005214:	692b      	ldr	r3, [r5, #16]
 8005216:	b9eb      	cbnz	r3, 8005254 <_vfiprintf_r+0x78>
 8005218:	4629      	mov	r1, r5
 800521a:	4630      	mov	r0, r6
 800521c:	f000 fb06 	bl	800582c <__swsetup_r>
 8005220:	b1c0      	cbz	r0, 8005254 <_vfiprintf_r+0x78>
 8005222:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005224:	07dc      	lsls	r4, r3, #31
 8005226:	d50e      	bpl.n	8005246 <_vfiprintf_r+0x6a>
 8005228:	f04f 30ff 	mov.w	r0, #4294967295
 800522c:	b01d      	add	sp, #116	; 0x74
 800522e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005232:	4b7b      	ldr	r3, [pc, #492]	; (8005420 <_vfiprintf_r+0x244>)
 8005234:	429d      	cmp	r5, r3
 8005236:	d101      	bne.n	800523c <_vfiprintf_r+0x60>
 8005238:	68b5      	ldr	r5, [r6, #8]
 800523a:	e7df      	b.n	80051fc <_vfiprintf_r+0x20>
 800523c:	4b79      	ldr	r3, [pc, #484]	; (8005424 <_vfiprintf_r+0x248>)
 800523e:	429d      	cmp	r5, r3
 8005240:	bf08      	it	eq
 8005242:	68f5      	ldreq	r5, [r6, #12]
 8005244:	e7da      	b.n	80051fc <_vfiprintf_r+0x20>
 8005246:	89ab      	ldrh	r3, [r5, #12]
 8005248:	0598      	lsls	r0, r3, #22
 800524a:	d4ed      	bmi.n	8005228 <_vfiprintf_r+0x4c>
 800524c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800524e:	f000 fd18 	bl	8005c82 <__retarget_lock_release_recursive>
 8005252:	e7e9      	b.n	8005228 <_vfiprintf_r+0x4c>
 8005254:	2300      	movs	r3, #0
 8005256:	9309      	str	r3, [sp, #36]	; 0x24
 8005258:	2320      	movs	r3, #32
 800525a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800525e:	2330      	movs	r3, #48	; 0x30
 8005260:	f04f 0901 	mov.w	r9, #1
 8005264:	f8cd 800c 	str.w	r8, [sp, #12]
 8005268:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005428 <_vfiprintf_r+0x24c>
 800526c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005270:	4623      	mov	r3, r4
 8005272:	469a      	mov	sl, r3
 8005274:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005278:	b10a      	cbz	r2, 800527e <_vfiprintf_r+0xa2>
 800527a:	2a25      	cmp	r2, #37	; 0x25
 800527c:	d1f9      	bne.n	8005272 <_vfiprintf_r+0x96>
 800527e:	ebba 0b04 	subs.w	fp, sl, r4
 8005282:	d00b      	beq.n	800529c <_vfiprintf_r+0xc0>
 8005284:	465b      	mov	r3, fp
 8005286:	4622      	mov	r2, r4
 8005288:	4629      	mov	r1, r5
 800528a:	4630      	mov	r0, r6
 800528c:	f7ff ff93 	bl	80051b6 <__sfputs_r>
 8005290:	3001      	adds	r0, #1
 8005292:	f000 80aa 	beq.w	80053ea <_vfiprintf_r+0x20e>
 8005296:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005298:	445a      	add	r2, fp
 800529a:	9209      	str	r2, [sp, #36]	; 0x24
 800529c:	f89a 3000 	ldrb.w	r3, [sl]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f000 80a2 	beq.w	80053ea <_vfiprintf_r+0x20e>
 80052a6:	2300      	movs	r3, #0
 80052a8:	f04f 32ff 	mov.w	r2, #4294967295
 80052ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052b0:	f10a 0a01 	add.w	sl, sl, #1
 80052b4:	9304      	str	r3, [sp, #16]
 80052b6:	9307      	str	r3, [sp, #28]
 80052b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052bc:	931a      	str	r3, [sp, #104]	; 0x68
 80052be:	4654      	mov	r4, sl
 80052c0:	2205      	movs	r2, #5
 80052c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052c6:	4858      	ldr	r0, [pc, #352]	; (8005428 <_vfiprintf_r+0x24c>)
 80052c8:	f000 fd42 	bl	8005d50 <memchr>
 80052cc:	9a04      	ldr	r2, [sp, #16]
 80052ce:	b9d8      	cbnz	r0, 8005308 <_vfiprintf_r+0x12c>
 80052d0:	06d1      	lsls	r1, r2, #27
 80052d2:	bf44      	itt	mi
 80052d4:	2320      	movmi	r3, #32
 80052d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052da:	0713      	lsls	r3, r2, #28
 80052dc:	bf44      	itt	mi
 80052de:	232b      	movmi	r3, #43	; 0x2b
 80052e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052e4:	f89a 3000 	ldrb.w	r3, [sl]
 80052e8:	2b2a      	cmp	r3, #42	; 0x2a
 80052ea:	d015      	beq.n	8005318 <_vfiprintf_r+0x13c>
 80052ec:	4654      	mov	r4, sl
 80052ee:	2000      	movs	r0, #0
 80052f0:	f04f 0c0a 	mov.w	ip, #10
 80052f4:	9a07      	ldr	r2, [sp, #28]
 80052f6:	4621      	mov	r1, r4
 80052f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052fc:	3b30      	subs	r3, #48	; 0x30
 80052fe:	2b09      	cmp	r3, #9
 8005300:	d94e      	bls.n	80053a0 <_vfiprintf_r+0x1c4>
 8005302:	b1b0      	cbz	r0, 8005332 <_vfiprintf_r+0x156>
 8005304:	9207      	str	r2, [sp, #28]
 8005306:	e014      	b.n	8005332 <_vfiprintf_r+0x156>
 8005308:	eba0 0308 	sub.w	r3, r0, r8
 800530c:	fa09 f303 	lsl.w	r3, r9, r3
 8005310:	4313      	orrs	r3, r2
 8005312:	46a2      	mov	sl, r4
 8005314:	9304      	str	r3, [sp, #16]
 8005316:	e7d2      	b.n	80052be <_vfiprintf_r+0xe2>
 8005318:	9b03      	ldr	r3, [sp, #12]
 800531a:	1d19      	adds	r1, r3, #4
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	9103      	str	r1, [sp, #12]
 8005320:	2b00      	cmp	r3, #0
 8005322:	bfbb      	ittet	lt
 8005324:	425b      	neglt	r3, r3
 8005326:	f042 0202 	orrlt.w	r2, r2, #2
 800532a:	9307      	strge	r3, [sp, #28]
 800532c:	9307      	strlt	r3, [sp, #28]
 800532e:	bfb8      	it	lt
 8005330:	9204      	strlt	r2, [sp, #16]
 8005332:	7823      	ldrb	r3, [r4, #0]
 8005334:	2b2e      	cmp	r3, #46	; 0x2e
 8005336:	d10c      	bne.n	8005352 <_vfiprintf_r+0x176>
 8005338:	7863      	ldrb	r3, [r4, #1]
 800533a:	2b2a      	cmp	r3, #42	; 0x2a
 800533c:	d135      	bne.n	80053aa <_vfiprintf_r+0x1ce>
 800533e:	9b03      	ldr	r3, [sp, #12]
 8005340:	3402      	adds	r4, #2
 8005342:	1d1a      	adds	r2, r3, #4
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	9203      	str	r2, [sp, #12]
 8005348:	2b00      	cmp	r3, #0
 800534a:	bfb8      	it	lt
 800534c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005350:	9305      	str	r3, [sp, #20]
 8005352:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800542c <_vfiprintf_r+0x250>
 8005356:	2203      	movs	r2, #3
 8005358:	4650      	mov	r0, sl
 800535a:	7821      	ldrb	r1, [r4, #0]
 800535c:	f000 fcf8 	bl	8005d50 <memchr>
 8005360:	b140      	cbz	r0, 8005374 <_vfiprintf_r+0x198>
 8005362:	2340      	movs	r3, #64	; 0x40
 8005364:	eba0 000a 	sub.w	r0, r0, sl
 8005368:	fa03 f000 	lsl.w	r0, r3, r0
 800536c:	9b04      	ldr	r3, [sp, #16]
 800536e:	3401      	adds	r4, #1
 8005370:	4303      	orrs	r3, r0
 8005372:	9304      	str	r3, [sp, #16]
 8005374:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005378:	2206      	movs	r2, #6
 800537a:	482d      	ldr	r0, [pc, #180]	; (8005430 <_vfiprintf_r+0x254>)
 800537c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005380:	f000 fce6 	bl	8005d50 <memchr>
 8005384:	2800      	cmp	r0, #0
 8005386:	d03f      	beq.n	8005408 <_vfiprintf_r+0x22c>
 8005388:	4b2a      	ldr	r3, [pc, #168]	; (8005434 <_vfiprintf_r+0x258>)
 800538a:	bb1b      	cbnz	r3, 80053d4 <_vfiprintf_r+0x1f8>
 800538c:	9b03      	ldr	r3, [sp, #12]
 800538e:	3307      	adds	r3, #7
 8005390:	f023 0307 	bic.w	r3, r3, #7
 8005394:	3308      	adds	r3, #8
 8005396:	9303      	str	r3, [sp, #12]
 8005398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800539a:	443b      	add	r3, r7
 800539c:	9309      	str	r3, [sp, #36]	; 0x24
 800539e:	e767      	b.n	8005270 <_vfiprintf_r+0x94>
 80053a0:	460c      	mov	r4, r1
 80053a2:	2001      	movs	r0, #1
 80053a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80053a8:	e7a5      	b.n	80052f6 <_vfiprintf_r+0x11a>
 80053aa:	2300      	movs	r3, #0
 80053ac:	f04f 0c0a 	mov.w	ip, #10
 80053b0:	4619      	mov	r1, r3
 80053b2:	3401      	adds	r4, #1
 80053b4:	9305      	str	r3, [sp, #20]
 80053b6:	4620      	mov	r0, r4
 80053b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053bc:	3a30      	subs	r2, #48	; 0x30
 80053be:	2a09      	cmp	r2, #9
 80053c0:	d903      	bls.n	80053ca <_vfiprintf_r+0x1ee>
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d0c5      	beq.n	8005352 <_vfiprintf_r+0x176>
 80053c6:	9105      	str	r1, [sp, #20]
 80053c8:	e7c3      	b.n	8005352 <_vfiprintf_r+0x176>
 80053ca:	4604      	mov	r4, r0
 80053cc:	2301      	movs	r3, #1
 80053ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80053d2:	e7f0      	b.n	80053b6 <_vfiprintf_r+0x1da>
 80053d4:	ab03      	add	r3, sp, #12
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	462a      	mov	r2, r5
 80053da:	4630      	mov	r0, r6
 80053dc:	4b16      	ldr	r3, [pc, #88]	; (8005438 <_vfiprintf_r+0x25c>)
 80053de:	a904      	add	r1, sp, #16
 80053e0:	f3af 8000 	nop.w
 80053e4:	4607      	mov	r7, r0
 80053e6:	1c78      	adds	r0, r7, #1
 80053e8:	d1d6      	bne.n	8005398 <_vfiprintf_r+0x1bc>
 80053ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053ec:	07d9      	lsls	r1, r3, #31
 80053ee:	d405      	bmi.n	80053fc <_vfiprintf_r+0x220>
 80053f0:	89ab      	ldrh	r3, [r5, #12]
 80053f2:	059a      	lsls	r2, r3, #22
 80053f4:	d402      	bmi.n	80053fc <_vfiprintf_r+0x220>
 80053f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053f8:	f000 fc43 	bl	8005c82 <__retarget_lock_release_recursive>
 80053fc:	89ab      	ldrh	r3, [r5, #12]
 80053fe:	065b      	lsls	r3, r3, #25
 8005400:	f53f af12 	bmi.w	8005228 <_vfiprintf_r+0x4c>
 8005404:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005406:	e711      	b.n	800522c <_vfiprintf_r+0x50>
 8005408:	ab03      	add	r3, sp, #12
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	462a      	mov	r2, r5
 800540e:	4630      	mov	r0, r6
 8005410:	4b09      	ldr	r3, [pc, #36]	; (8005438 <_vfiprintf_r+0x25c>)
 8005412:	a904      	add	r1, sp, #16
 8005414:	f000 f882 	bl	800551c <_printf_i>
 8005418:	e7e4      	b.n	80053e4 <_vfiprintf_r+0x208>
 800541a:	bf00      	nop
 800541c:	080062b0 	.word	0x080062b0
 8005420:	080062d0 	.word	0x080062d0
 8005424:	08006290 	.word	0x08006290
 8005428:	0800625c 	.word	0x0800625c
 800542c:	08006262 	.word	0x08006262
 8005430:	08006266 	.word	0x08006266
 8005434:	00000000 	.word	0x00000000
 8005438:	080051b7 	.word	0x080051b7

0800543c <_printf_common>:
 800543c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005440:	4616      	mov	r6, r2
 8005442:	4699      	mov	r9, r3
 8005444:	688a      	ldr	r2, [r1, #8]
 8005446:	690b      	ldr	r3, [r1, #16]
 8005448:	4607      	mov	r7, r0
 800544a:	4293      	cmp	r3, r2
 800544c:	bfb8      	it	lt
 800544e:	4613      	movlt	r3, r2
 8005450:	6033      	str	r3, [r6, #0]
 8005452:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005456:	460c      	mov	r4, r1
 8005458:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800545c:	b10a      	cbz	r2, 8005462 <_printf_common+0x26>
 800545e:	3301      	adds	r3, #1
 8005460:	6033      	str	r3, [r6, #0]
 8005462:	6823      	ldr	r3, [r4, #0]
 8005464:	0699      	lsls	r1, r3, #26
 8005466:	bf42      	ittt	mi
 8005468:	6833      	ldrmi	r3, [r6, #0]
 800546a:	3302      	addmi	r3, #2
 800546c:	6033      	strmi	r3, [r6, #0]
 800546e:	6825      	ldr	r5, [r4, #0]
 8005470:	f015 0506 	ands.w	r5, r5, #6
 8005474:	d106      	bne.n	8005484 <_printf_common+0x48>
 8005476:	f104 0a19 	add.w	sl, r4, #25
 800547a:	68e3      	ldr	r3, [r4, #12]
 800547c:	6832      	ldr	r2, [r6, #0]
 800547e:	1a9b      	subs	r3, r3, r2
 8005480:	42ab      	cmp	r3, r5
 8005482:	dc28      	bgt.n	80054d6 <_printf_common+0x9a>
 8005484:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005488:	1e13      	subs	r3, r2, #0
 800548a:	6822      	ldr	r2, [r4, #0]
 800548c:	bf18      	it	ne
 800548e:	2301      	movne	r3, #1
 8005490:	0692      	lsls	r2, r2, #26
 8005492:	d42d      	bmi.n	80054f0 <_printf_common+0xb4>
 8005494:	4649      	mov	r1, r9
 8005496:	4638      	mov	r0, r7
 8005498:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800549c:	47c0      	blx	r8
 800549e:	3001      	adds	r0, #1
 80054a0:	d020      	beq.n	80054e4 <_printf_common+0xa8>
 80054a2:	6823      	ldr	r3, [r4, #0]
 80054a4:	68e5      	ldr	r5, [r4, #12]
 80054a6:	f003 0306 	and.w	r3, r3, #6
 80054aa:	2b04      	cmp	r3, #4
 80054ac:	bf18      	it	ne
 80054ae:	2500      	movne	r5, #0
 80054b0:	6832      	ldr	r2, [r6, #0]
 80054b2:	f04f 0600 	mov.w	r6, #0
 80054b6:	68a3      	ldr	r3, [r4, #8]
 80054b8:	bf08      	it	eq
 80054ba:	1aad      	subeq	r5, r5, r2
 80054bc:	6922      	ldr	r2, [r4, #16]
 80054be:	bf08      	it	eq
 80054c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054c4:	4293      	cmp	r3, r2
 80054c6:	bfc4      	itt	gt
 80054c8:	1a9b      	subgt	r3, r3, r2
 80054ca:	18ed      	addgt	r5, r5, r3
 80054cc:	341a      	adds	r4, #26
 80054ce:	42b5      	cmp	r5, r6
 80054d0:	d11a      	bne.n	8005508 <_printf_common+0xcc>
 80054d2:	2000      	movs	r0, #0
 80054d4:	e008      	b.n	80054e8 <_printf_common+0xac>
 80054d6:	2301      	movs	r3, #1
 80054d8:	4652      	mov	r2, sl
 80054da:	4649      	mov	r1, r9
 80054dc:	4638      	mov	r0, r7
 80054de:	47c0      	blx	r8
 80054e0:	3001      	adds	r0, #1
 80054e2:	d103      	bne.n	80054ec <_printf_common+0xb0>
 80054e4:	f04f 30ff 	mov.w	r0, #4294967295
 80054e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ec:	3501      	adds	r5, #1
 80054ee:	e7c4      	b.n	800547a <_printf_common+0x3e>
 80054f0:	2030      	movs	r0, #48	; 0x30
 80054f2:	18e1      	adds	r1, r4, r3
 80054f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054fe:	4422      	add	r2, r4
 8005500:	3302      	adds	r3, #2
 8005502:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005506:	e7c5      	b.n	8005494 <_printf_common+0x58>
 8005508:	2301      	movs	r3, #1
 800550a:	4622      	mov	r2, r4
 800550c:	4649      	mov	r1, r9
 800550e:	4638      	mov	r0, r7
 8005510:	47c0      	blx	r8
 8005512:	3001      	adds	r0, #1
 8005514:	d0e6      	beq.n	80054e4 <_printf_common+0xa8>
 8005516:	3601      	adds	r6, #1
 8005518:	e7d9      	b.n	80054ce <_printf_common+0x92>
	...

0800551c <_printf_i>:
 800551c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005520:	7e0f      	ldrb	r7, [r1, #24]
 8005522:	4691      	mov	r9, r2
 8005524:	2f78      	cmp	r7, #120	; 0x78
 8005526:	4680      	mov	r8, r0
 8005528:	460c      	mov	r4, r1
 800552a:	469a      	mov	sl, r3
 800552c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800552e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005532:	d807      	bhi.n	8005544 <_printf_i+0x28>
 8005534:	2f62      	cmp	r7, #98	; 0x62
 8005536:	d80a      	bhi.n	800554e <_printf_i+0x32>
 8005538:	2f00      	cmp	r7, #0
 800553a:	f000 80d9 	beq.w	80056f0 <_printf_i+0x1d4>
 800553e:	2f58      	cmp	r7, #88	; 0x58
 8005540:	f000 80a4 	beq.w	800568c <_printf_i+0x170>
 8005544:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005548:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800554c:	e03a      	b.n	80055c4 <_printf_i+0xa8>
 800554e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005552:	2b15      	cmp	r3, #21
 8005554:	d8f6      	bhi.n	8005544 <_printf_i+0x28>
 8005556:	a101      	add	r1, pc, #4	; (adr r1, 800555c <_printf_i+0x40>)
 8005558:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800555c:	080055b5 	.word	0x080055b5
 8005560:	080055c9 	.word	0x080055c9
 8005564:	08005545 	.word	0x08005545
 8005568:	08005545 	.word	0x08005545
 800556c:	08005545 	.word	0x08005545
 8005570:	08005545 	.word	0x08005545
 8005574:	080055c9 	.word	0x080055c9
 8005578:	08005545 	.word	0x08005545
 800557c:	08005545 	.word	0x08005545
 8005580:	08005545 	.word	0x08005545
 8005584:	08005545 	.word	0x08005545
 8005588:	080056d7 	.word	0x080056d7
 800558c:	080055f9 	.word	0x080055f9
 8005590:	080056b9 	.word	0x080056b9
 8005594:	08005545 	.word	0x08005545
 8005598:	08005545 	.word	0x08005545
 800559c:	080056f9 	.word	0x080056f9
 80055a0:	08005545 	.word	0x08005545
 80055a4:	080055f9 	.word	0x080055f9
 80055a8:	08005545 	.word	0x08005545
 80055ac:	08005545 	.word	0x08005545
 80055b0:	080056c1 	.word	0x080056c1
 80055b4:	682b      	ldr	r3, [r5, #0]
 80055b6:	1d1a      	adds	r2, r3, #4
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	602a      	str	r2, [r5, #0]
 80055bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055c4:	2301      	movs	r3, #1
 80055c6:	e0a4      	b.n	8005712 <_printf_i+0x1f6>
 80055c8:	6820      	ldr	r0, [r4, #0]
 80055ca:	6829      	ldr	r1, [r5, #0]
 80055cc:	0606      	lsls	r6, r0, #24
 80055ce:	f101 0304 	add.w	r3, r1, #4
 80055d2:	d50a      	bpl.n	80055ea <_printf_i+0xce>
 80055d4:	680e      	ldr	r6, [r1, #0]
 80055d6:	602b      	str	r3, [r5, #0]
 80055d8:	2e00      	cmp	r6, #0
 80055da:	da03      	bge.n	80055e4 <_printf_i+0xc8>
 80055dc:	232d      	movs	r3, #45	; 0x2d
 80055de:	4276      	negs	r6, r6
 80055e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055e4:	230a      	movs	r3, #10
 80055e6:	485e      	ldr	r0, [pc, #376]	; (8005760 <_printf_i+0x244>)
 80055e8:	e019      	b.n	800561e <_printf_i+0x102>
 80055ea:	680e      	ldr	r6, [r1, #0]
 80055ec:	f010 0f40 	tst.w	r0, #64	; 0x40
 80055f0:	602b      	str	r3, [r5, #0]
 80055f2:	bf18      	it	ne
 80055f4:	b236      	sxthne	r6, r6
 80055f6:	e7ef      	b.n	80055d8 <_printf_i+0xbc>
 80055f8:	682b      	ldr	r3, [r5, #0]
 80055fa:	6820      	ldr	r0, [r4, #0]
 80055fc:	1d19      	adds	r1, r3, #4
 80055fe:	6029      	str	r1, [r5, #0]
 8005600:	0601      	lsls	r1, r0, #24
 8005602:	d501      	bpl.n	8005608 <_printf_i+0xec>
 8005604:	681e      	ldr	r6, [r3, #0]
 8005606:	e002      	b.n	800560e <_printf_i+0xf2>
 8005608:	0646      	lsls	r6, r0, #25
 800560a:	d5fb      	bpl.n	8005604 <_printf_i+0xe8>
 800560c:	881e      	ldrh	r6, [r3, #0]
 800560e:	2f6f      	cmp	r7, #111	; 0x6f
 8005610:	bf0c      	ite	eq
 8005612:	2308      	moveq	r3, #8
 8005614:	230a      	movne	r3, #10
 8005616:	4852      	ldr	r0, [pc, #328]	; (8005760 <_printf_i+0x244>)
 8005618:	2100      	movs	r1, #0
 800561a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800561e:	6865      	ldr	r5, [r4, #4]
 8005620:	2d00      	cmp	r5, #0
 8005622:	bfa8      	it	ge
 8005624:	6821      	ldrge	r1, [r4, #0]
 8005626:	60a5      	str	r5, [r4, #8]
 8005628:	bfa4      	itt	ge
 800562a:	f021 0104 	bicge.w	r1, r1, #4
 800562e:	6021      	strge	r1, [r4, #0]
 8005630:	b90e      	cbnz	r6, 8005636 <_printf_i+0x11a>
 8005632:	2d00      	cmp	r5, #0
 8005634:	d04d      	beq.n	80056d2 <_printf_i+0x1b6>
 8005636:	4615      	mov	r5, r2
 8005638:	fbb6 f1f3 	udiv	r1, r6, r3
 800563c:	fb03 6711 	mls	r7, r3, r1, r6
 8005640:	5dc7      	ldrb	r7, [r0, r7]
 8005642:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005646:	4637      	mov	r7, r6
 8005648:	42bb      	cmp	r3, r7
 800564a:	460e      	mov	r6, r1
 800564c:	d9f4      	bls.n	8005638 <_printf_i+0x11c>
 800564e:	2b08      	cmp	r3, #8
 8005650:	d10b      	bne.n	800566a <_printf_i+0x14e>
 8005652:	6823      	ldr	r3, [r4, #0]
 8005654:	07de      	lsls	r6, r3, #31
 8005656:	d508      	bpl.n	800566a <_printf_i+0x14e>
 8005658:	6923      	ldr	r3, [r4, #16]
 800565a:	6861      	ldr	r1, [r4, #4]
 800565c:	4299      	cmp	r1, r3
 800565e:	bfde      	ittt	le
 8005660:	2330      	movle	r3, #48	; 0x30
 8005662:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005666:	f105 35ff 	addle.w	r5, r5, #4294967295
 800566a:	1b52      	subs	r2, r2, r5
 800566c:	6122      	str	r2, [r4, #16]
 800566e:	464b      	mov	r3, r9
 8005670:	4621      	mov	r1, r4
 8005672:	4640      	mov	r0, r8
 8005674:	f8cd a000 	str.w	sl, [sp]
 8005678:	aa03      	add	r2, sp, #12
 800567a:	f7ff fedf 	bl	800543c <_printf_common>
 800567e:	3001      	adds	r0, #1
 8005680:	d14c      	bne.n	800571c <_printf_i+0x200>
 8005682:	f04f 30ff 	mov.w	r0, #4294967295
 8005686:	b004      	add	sp, #16
 8005688:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800568c:	4834      	ldr	r0, [pc, #208]	; (8005760 <_printf_i+0x244>)
 800568e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005692:	6829      	ldr	r1, [r5, #0]
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	f851 6b04 	ldr.w	r6, [r1], #4
 800569a:	6029      	str	r1, [r5, #0]
 800569c:	061d      	lsls	r5, r3, #24
 800569e:	d514      	bpl.n	80056ca <_printf_i+0x1ae>
 80056a0:	07df      	lsls	r7, r3, #31
 80056a2:	bf44      	itt	mi
 80056a4:	f043 0320 	orrmi.w	r3, r3, #32
 80056a8:	6023      	strmi	r3, [r4, #0]
 80056aa:	b91e      	cbnz	r6, 80056b4 <_printf_i+0x198>
 80056ac:	6823      	ldr	r3, [r4, #0]
 80056ae:	f023 0320 	bic.w	r3, r3, #32
 80056b2:	6023      	str	r3, [r4, #0]
 80056b4:	2310      	movs	r3, #16
 80056b6:	e7af      	b.n	8005618 <_printf_i+0xfc>
 80056b8:	6823      	ldr	r3, [r4, #0]
 80056ba:	f043 0320 	orr.w	r3, r3, #32
 80056be:	6023      	str	r3, [r4, #0]
 80056c0:	2378      	movs	r3, #120	; 0x78
 80056c2:	4828      	ldr	r0, [pc, #160]	; (8005764 <_printf_i+0x248>)
 80056c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80056c8:	e7e3      	b.n	8005692 <_printf_i+0x176>
 80056ca:	0659      	lsls	r1, r3, #25
 80056cc:	bf48      	it	mi
 80056ce:	b2b6      	uxthmi	r6, r6
 80056d0:	e7e6      	b.n	80056a0 <_printf_i+0x184>
 80056d2:	4615      	mov	r5, r2
 80056d4:	e7bb      	b.n	800564e <_printf_i+0x132>
 80056d6:	682b      	ldr	r3, [r5, #0]
 80056d8:	6826      	ldr	r6, [r4, #0]
 80056da:	1d18      	adds	r0, r3, #4
 80056dc:	6961      	ldr	r1, [r4, #20]
 80056de:	6028      	str	r0, [r5, #0]
 80056e0:	0635      	lsls	r5, r6, #24
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	d501      	bpl.n	80056ea <_printf_i+0x1ce>
 80056e6:	6019      	str	r1, [r3, #0]
 80056e8:	e002      	b.n	80056f0 <_printf_i+0x1d4>
 80056ea:	0670      	lsls	r0, r6, #25
 80056ec:	d5fb      	bpl.n	80056e6 <_printf_i+0x1ca>
 80056ee:	8019      	strh	r1, [r3, #0]
 80056f0:	2300      	movs	r3, #0
 80056f2:	4615      	mov	r5, r2
 80056f4:	6123      	str	r3, [r4, #16]
 80056f6:	e7ba      	b.n	800566e <_printf_i+0x152>
 80056f8:	682b      	ldr	r3, [r5, #0]
 80056fa:	2100      	movs	r1, #0
 80056fc:	1d1a      	adds	r2, r3, #4
 80056fe:	602a      	str	r2, [r5, #0]
 8005700:	681d      	ldr	r5, [r3, #0]
 8005702:	6862      	ldr	r2, [r4, #4]
 8005704:	4628      	mov	r0, r5
 8005706:	f000 fb23 	bl	8005d50 <memchr>
 800570a:	b108      	cbz	r0, 8005710 <_printf_i+0x1f4>
 800570c:	1b40      	subs	r0, r0, r5
 800570e:	6060      	str	r0, [r4, #4]
 8005710:	6863      	ldr	r3, [r4, #4]
 8005712:	6123      	str	r3, [r4, #16]
 8005714:	2300      	movs	r3, #0
 8005716:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800571a:	e7a8      	b.n	800566e <_printf_i+0x152>
 800571c:	462a      	mov	r2, r5
 800571e:	4649      	mov	r1, r9
 8005720:	4640      	mov	r0, r8
 8005722:	6923      	ldr	r3, [r4, #16]
 8005724:	47d0      	blx	sl
 8005726:	3001      	adds	r0, #1
 8005728:	d0ab      	beq.n	8005682 <_printf_i+0x166>
 800572a:	6823      	ldr	r3, [r4, #0]
 800572c:	079b      	lsls	r3, r3, #30
 800572e:	d413      	bmi.n	8005758 <_printf_i+0x23c>
 8005730:	68e0      	ldr	r0, [r4, #12]
 8005732:	9b03      	ldr	r3, [sp, #12]
 8005734:	4298      	cmp	r0, r3
 8005736:	bfb8      	it	lt
 8005738:	4618      	movlt	r0, r3
 800573a:	e7a4      	b.n	8005686 <_printf_i+0x16a>
 800573c:	2301      	movs	r3, #1
 800573e:	4632      	mov	r2, r6
 8005740:	4649      	mov	r1, r9
 8005742:	4640      	mov	r0, r8
 8005744:	47d0      	blx	sl
 8005746:	3001      	adds	r0, #1
 8005748:	d09b      	beq.n	8005682 <_printf_i+0x166>
 800574a:	3501      	adds	r5, #1
 800574c:	68e3      	ldr	r3, [r4, #12]
 800574e:	9903      	ldr	r1, [sp, #12]
 8005750:	1a5b      	subs	r3, r3, r1
 8005752:	42ab      	cmp	r3, r5
 8005754:	dcf2      	bgt.n	800573c <_printf_i+0x220>
 8005756:	e7eb      	b.n	8005730 <_printf_i+0x214>
 8005758:	2500      	movs	r5, #0
 800575a:	f104 0619 	add.w	r6, r4, #25
 800575e:	e7f5      	b.n	800574c <_printf_i+0x230>
 8005760:	0800626d 	.word	0x0800626d
 8005764:	0800627e 	.word	0x0800627e

08005768 <_sbrk_r>:
 8005768:	b538      	push	{r3, r4, r5, lr}
 800576a:	2300      	movs	r3, #0
 800576c:	4d05      	ldr	r5, [pc, #20]	; (8005784 <_sbrk_r+0x1c>)
 800576e:	4604      	mov	r4, r0
 8005770:	4608      	mov	r0, r1
 8005772:	602b      	str	r3, [r5, #0]
 8005774:	f7fc fba8 	bl	8001ec8 <_sbrk>
 8005778:	1c43      	adds	r3, r0, #1
 800577a:	d102      	bne.n	8005782 <_sbrk_r+0x1a>
 800577c:	682b      	ldr	r3, [r5, #0]
 800577e:	b103      	cbz	r3, 8005782 <_sbrk_r+0x1a>
 8005780:	6023      	str	r3, [r4, #0]
 8005782:	bd38      	pop	{r3, r4, r5, pc}
 8005784:	20000308 	.word	0x20000308

08005788 <__swbuf_r>:
 8005788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800578a:	460e      	mov	r6, r1
 800578c:	4614      	mov	r4, r2
 800578e:	4605      	mov	r5, r0
 8005790:	b118      	cbz	r0, 800579a <__swbuf_r+0x12>
 8005792:	6983      	ldr	r3, [r0, #24]
 8005794:	b90b      	cbnz	r3, 800579a <__swbuf_r+0x12>
 8005796:	f000 f9d5 	bl	8005b44 <__sinit>
 800579a:	4b21      	ldr	r3, [pc, #132]	; (8005820 <__swbuf_r+0x98>)
 800579c:	429c      	cmp	r4, r3
 800579e:	d12b      	bne.n	80057f8 <__swbuf_r+0x70>
 80057a0:	686c      	ldr	r4, [r5, #4]
 80057a2:	69a3      	ldr	r3, [r4, #24]
 80057a4:	60a3      	str	r3, [r4, #8]
 80057a6:	89a3      	ldrh	r3, [r4, #12]
 80057a8:	071a      	lsls	r2, r3, #28
 80057aa:	d52f      	bpl.n	800580c <__swbuf_r+0x84>
 80057ac:	6923      	ldr	r3, [r4, #16]
 80057ae:	b36b      	cbz	r3, 800580c <__swbuf_r+0x84>
 80057b0:	6923      	ldr	r3, [r4, #16]
 80057b2:	6820      	ldr	r0, [r4, #0]
 80057b4:	b2f6      	uxtb	r6, r6
 80057b6:	1ac0      	subs	r0, r0, r3
 80057b8:	6963      	ldr	r3, [r4, #20]
 80057ba:	4637      	mov	r7, r6
 80057bc:	4283      	cmp	r3, r0
 80057be:	dc04      	bgt.n	80057ca <__swbuf_r+0x42>
 80057c0:	4621      	mov	r1, r4
 80057c2:	4628      	mov	r0, r5
 80057c4:	f000 f92a 	bl	8005a1c <_fflush_r>
 80057c8:	bb30      	cbnz	r0, 8005818 <__swbuf_r+0x90>
 80057ca:	68a3      	ldr	r3, [r4, #8]
 80057cc:	3001      	adds	r0, #1
 80057ce:	3b01      	subs	r3, #1
 80057d0:	60a3      	str	r3, [r4, #8]
 80057d2:	6823      	ldr	r3, [r4, #0]
 80057d4:	1c5a      	adds	r2, r3, #1
 80057d6:	6022      	str	r2, [r4, #0]
 80057d8:	701e      	strb	r6, [r3, #0]
 80057da:	6963      	ldr	r3, [r4, #20]
 80057dc:	4283      	cmp	r3, r0
 80057de:	d004      	beq.n	80057ea <__swbuf_r+0x62>
 80057e0:	89a3      	ldrh	r3, [r4, #12]
 80057e2:	07db      	lsls	r3, r3, #31
 80057e4:	d506      	bpl.n	80057f4 <__swbuf_r+0x6c>
 80057e6:	2e0a      	cmp	r6, #10
 80057e8:	d104      	bne.n	80057f4 <__swbuf_r+0x6c>
 80057ea:	4621      	mov	r1, r4
 80057ec:	4628      	mov	r0, r5
 80057ee:	f000 f915 	bl	8005a1c <_fflush_r>
 80057f2:	b988      	cbnz	r0, 8005818 <__swbuf_r+0x90>
 80057f4:	4638      	mov	r0, r7
 80057f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057f8:	4b0a      	ldr	r3, [pc, #40]	; (8005824 <__swbuf_r+0x9c>)
 80057fa:	429c      	cmp	r4, r3
 80057fc:	d101      	bne.n	8005802 <__swbuf_r+0x7a>
 80057fe:	68ac      	ldr	r4, [r5, #8]
 8005800:	e7cf      	b.n	80057a2 <__swbuf_r+0x1a>
 8005802:	4b09      	ldr	r3, [pc, #36]	; (8005828 <__swbuf_r+0xa0>)
 8005804:	429c      	cmp	r4, r3
 8005806:	bf08      	it	eq
 8005808:	68ec      	ldreq	r4, [r5, #12]
 800580a:	e7ca      	b.n	80057a2 <__swbuf_r+0x1a>
 800580c:	4621      	mov	r1, r4
 800580e:	4628      	mov	r0, r5
 8005810:	f000 f80c 	bl	800582c <__swsetup_r>
 8005814:	2800      	cmp	r0, #0
 8005816:	d0cb      	beq.n	80057b0 <__swbuf_r+0x28>
 8005818:	f04f 37ff 	mov.w	r7, #4294967295
 800581c:	e7ea      	b.n	80057f4 <__swbuf_r+0x6c>
 800581e:	bf00      	nop
 8005820:	080062b0 	.word	0x080062b0
 8005824:	080062d0 	.word	0x080062d0
 8005828:	08006290 	.word	0x08006290

0800582c <__swsetup_r>:
 800582c:	4b32      	ldr	r3, [pc, #200]	; (80058f8 <__swsetup_r+0xcc>)
 800582e:	b570      	push	{r4, r5, r6, lr}
 8005830:	681d      	ldr	r5, [r3, #0]
 8005832:	4606      	mov	r6, r0
 8005834:	460c      	mov	r4, r1
 8005836:	b125      	cbz	r5, 8005842 <__swsetup_r+0x16>
 8005838:	69ab      	ldr	r3, [r5, #24]
 800583a:	b913      	cbnz	r3, 8005842 <__swsetup_r+0x16>
 800583c:	4628      	mov	r0, r5
 800583e:	f000 f981 	bl	8005b44 <__sinit>
 8005842:	4b2e      	ldr	r3, [pc, #184]	; (80058fc <__swsetup_r+0xd0>)
 8005844:	429c      	cmp	r4, r3
 8005846:	d10f      	bne.n	8005868 <__swsetup_r+0x3c>
 8005848:	686c      	ldr	r4, [r5, #4]
 800584a:	89a3      	ldrh	r3, [r4, #12]
 800584c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005850:	0719      	lsls	r1, r3, #28
 8005852:	d42c      	bmi.n	80058ae <__swsetup_r+0x82>
 8005854:	06dd      	lsls	r5, r3, #27
 8005856:	d411      	bmi.n	800587c <__swsetup_r+0x50>
 8005858:	2309      	movs	r3, #9
 800585a:	6033      	str	r3, [r6, #0]
 800585c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005860:	f04f 30ff 	mov.w	r0, #4294967295
 8005864:	81a3      	strh	r3, [r4, #12]
 8005866:	e03e      	b.n	80058e6 <__swsetup_r+0xba>
 8005868:	4b25      	ldr	r3, [pc, #148]	; (8005900 <__swsetup_r+0xd4>)
 800586a:	429c      	cmp	r4, r3
 800586c:	d101      	bne.n	8005872 <__swsetup_r+0x46>
 800586e:	68ac      	ldr	r4, [r5, #8]
 8005870:	e7eb      	b.n	800584a <__swsetup_r+0x1e>
 8005872:	4b24      	ldr	r3, [pc, #144]	; (8005904 <__swsetup_r+0xd8>)
 8005874:	429c      	cmp	r4, r3
 8005876:	bf08      	it	eq
 8005878:	68ec      	ldreq	r4, [r5, #12]
 800587a:	e7e6      	b.n	800584a <__swsetup_r+0x1e>
 800587c:	0758      	lsls	r0, r3, #29
 800587e:	d512      	bpl.n	80058a6 <__swsetup_r+0x7a>
 8005880:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005882:	b141      	cbz	r1, 8005896 <__swsetup_r+0x6a>
 8005884:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005888:	4299      	cmp	r1, r3
 800588a:	d002      	beq.n	8005892 <__swsetup_r+0x66>
 800588c:	4630      	mov	r0, r6
 800588e:	f7ff fba1 	bl	8004fd4 <_free_r>
 8005892:	2300      	movs	r3, #0
 8005894:	6363      	str	r3, [r4, #52]	; 0x34
 8005896:	89a3      	ldrh	r3, [r4, #12]
 8005898:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800589c:	81a3      	strh	r3, [r4, #12]
 800589e:	2300      	movs	r3, #0
 80058a0:	6063      	str	r3, [r4, #4]
 80058a2:	6923      	ldr	r3, [r4, #16]
 80058a4:	6023      	str	r3, [r4, #0]
 80058a6:	89a3      	ldrh	r3, [r4, #12]
 80058a8:	f043 0308 	orr.w	r3, r3, #8
 80058ac:	81a3      	strh	r3, [r4, #12]
 80058ae:	6923      	ldr	r3, [r4, #16]
 80058b0:	b94b      	cbnz	r3, 80058c6 <__swsetup_r+0x9a>
 80058b2:	89a3      	ldrh	r3, [r4, #12]
 80058b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80058b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058bc:	d003      	beq.n	80058c6 <__swsetup_r+0x9a>
 80058be:	4621      	mov	r1, r4
 80058c0:	4630      	mov	r0, r6
 80058c2:	f000 fa05 	bl	8005cd0 <__smakebuf_r>
 80058c6:	89a0      	ldrh	r0, [r4, #12]
 80058c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058cc:	f010 0301 	ands.w	r3, r0, #1
 80058d0:	d00a      	beq.n	80058e8 <__swsetup_r+0xbc>
 80058d2:	2300      	movs	r3, #0
 80058d4:	60a3      	str	r3, [r4, #8]
 80058d6:	6963      	ldr	r3, [r4, #20]
 80058d8:	425b      	negs	r3, r3
 80058da:	61a3      	str	r3, [r4, #24]
 80058dc:	6923      	ldr	r3, [r4, #16]
 80058de:	b943      	cbnz	r3, 80058f2 <__swsetup_r+0xc6>
 80058e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80058e4:	d1ba      	bne.n	800585c <__swsetup_r+0x30>
 80058e6:	bd70      	pop	{r4, r5, r6, pc}
 80058e8:	0781      	lsls	r1, r0, #30
 80058ea:	bf58      	it	pl
 80058ec:	6963      	ldrpl	r3, [r4, #20]
 80058ee:	60a3      	str	r3, [r4, #8]
 80058f0:	e7f4      	b.n	80058dc <__swsetup_r+0xb0>
 80058f2:	2000      	movs	r0, #0
 80058f4:	e7f7      	b.n	80058e6 <__swsetup_r+0xba>
 80058f6:	bf00      	nop
 80058f8:	20000098 	.word	0x20000098
 80058fc:	080062b0 	.word	0x080062b0
 8005900:	080062d0 	.word	0x080062d0
 8005904:	08006290 	.word	0x08006290

08005908 <abort>:
 8005908:	2006      	movs	r0, #6
 800590a:	b508      	push	{r3, lr}
 800590c:	f000 fa62 	bl	8005dd4 <raise>
 8005910:	2001      	movs	r0, #1
 8005912:	f7fc fa66 	bl	8001de2 <_exit>
	...

08005918 <__sflush_r>:
 8005918:	898a      	ldrh	r2, [r1, #12]
 800591a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591c:	4605      	mov	r5, r0
 800591e:	0710      	lsls	r0, r2, #28
 8005920:	460c      	mov	r4, r1
 8005922:	d457      	bmi.n	80059d4 <__sflush_r+0xbc>
 8005924:	684b      	ldr	r3, [r1, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	dc04      	bgt.n	8005934 <__sflush_r+0x1c>
 800592a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800592c:	2b00      	cmp	r3, #0
 800592e:	dc01      	bgt.n	8005934 <__sflush_r+0x1c>
 8005930:	2000      	movs	r0, #0
 8005932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005934:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005936:	2e00      	cmp	r6, #0
 8005938:	d0fa      	beq.n	8005930 <__sflush_r+0x18>
 800593a:	2300      	movs	r3, #0
 800593c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005940:	682f      	ldr	r7, [r5, #0]
 8005942:	602b      	str	r3, [r5, #0]
 8005944:	d032      	beq.n	80059ac <__sflush_r+0x94>
 8005946:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005948:	89a3      	ldrh	r3, [r4, #12]
 800594a:	075a      	lsls	r2, r3, #29
 800594c:	d505      	bpl.n	800595a <__sflush_r+0x42>
 800594e:	6863      	ldr	r3, [r4, #4]
 8005950:	1ac0      	subs	r0, r0, r3
 8005952:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005954:	b10b      	cbz	r3, 800595a <__sflush_r+0x42>
 8005956:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005958:	1ac0      	subs	r0, r0, r3
 800595a:	2300      	movs	r3, #0
 800595c:	4602      	mov	r2, r0
 800595e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005960:	4628      	mov	r0, r5
 8005962:	6a21      	ldr	r1, [r4, #32]
 8005964:	47b0      	blx	r6
 8005966:	1c43      	adds	r3, r0, #1
 8005968:	89a3      	ldrh	r3, [r4, #12]
 800596a:	d106      	bne.n	800597a <__sflush_r+0x62>
 800596c:	6829      	ldr	r1, [r5, #0]
 800596e:	291d      	cmp	r1, #29
 8005970:	d82c      	bhi.n	80059cc <__sflush_r+0xb4>
 8005972:	4a29      	ldr	r2, [pc, #164]	; (8005a18 <__sflush_r+0x100>)
 8005974:	40ca      	lsrs	r2, r1
 8005976:	07d6      	lsls	r6, r2, #31
 8005978:	d528      	bpl.n	80059cc <__sflush_r+0xb4>
 800597a:	2200      	movs	r2, #0
 800597c:	6062      	str	r2, [r4, #4]
 800597e:	6922      	ldr	r2, [r4, #16]
 8005980:	04d9      	lsls	r1, r3, #19
 8005982:	6022      	str	r2, [r4, #0]
 8005984:	d504      	bpl.n	8005990 <__sflush_r+0x78>
 8005986:	1c42      	adds	r2, r0, #1
 8005988:	d101      	bne.n	800598e <__sflush_r+0x76>
 800598a:	682b      	ldr	r3, [r5, #0]
 800598c:	b903      	cbnz	r3, 8005990 <__sflush_r+0x78>
 800598e:	6560      	str	r0, [r4, #84]	; 0x54
 8005990:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005992:	602f      	str	r7, [r5, #0]
 8005994:	2900      	cmp	r1, #0
 8005996:	d0cb      	beq.n	8005930 <__sflush_r+0x18>
 8005998:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800599c:	4299      	cmp	r1, r3
 800599e:	d002      	beq.n	80059a6 <__sflush_r+0x8e>
 80059a0:	4628      	mov	r0, r5
 80059a2:	f7ff fb17 	bl	8004fd4 <_free_r>
 80059a6:	2000      	movs	r0, #0
 80059a8:	6360      	str	r0, [r4, #52]	; 0x34
 80059aa:	e7c2      	b.n	8005932 <__sflush_r+0x1a>
 80059ac:	6a21      	ldr	r1, [r4, #32]
 80059ae:	2301      	movs	r3, #1
 80059b0:	4628      	mov	r0, r5
 80059b2:	47b0      	blx	r6
 80059b4:	1c41      	adds	r1, r0, #1
 80059b6:	d1c7      	bne.n	8005948 <__sflush_r+0x30>
 80059b8:	682b      	ldr	r3, [r5, #0]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0c4      	beq.n	8005948 <__sflush_r+0x30>
 80059be:	2b1d      	cmp	r3, #29
 80059c0:	d001      	beq.n	80059c6 <__sflush_r+0xae>
 80059c2:	2b16      	cmp	r3, #22
 80059c4:	d101      	bne.n	80059ca <__sflush_r+0xb2>
 80059c6:	602f      	str	r7, [r5, #0]
 80059c8:	e7b2      	b.n	8005930 <__sflush_r+0x18>
 80059ca:	89a3      	ldrh	r3, [r4, #12]
 80059cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059d0:	81a3      	strh	r3, [r4, #12]
 80059d2:	e7ae      	b.n	8005932 <__sflush_r+0x1a>
 80059d4:	690f      	ldr	r7, [r1, #16]
 80059d6:	2f00      	cmp	r7, #0
 80059d8:	d0aa      	beq.n	8005930 <__sflush_r+0x18>
 80059da:	0793      	lsls	r3, r2, #30
 80059dc:	bf18      	it	ne
 80059de:	2300      	movne	r3, #0
 80059e0:	680e      	ldr	r6, [r1, #0]
 80059e2:	bf08      	it	eq
 80059e4:	694b      	ldreq	r3, [r1, #20]
 80059e6:	1bf6      	subs	r6, r6, r7
 80059e8:	600f      	str	r7, [r1, #0]
 80059ea:	608b      	str	r3, [r1, #8]
 80059ec:	2e00      	cmp	r6, #0
 80059ee:	dd9f      	ble.n	8005930 <__sflush_r+0x18>
 80059f0:	4633      	mov	r3, r6
 80059f2:	463a      	mov	r2, r7
 80059f4:	4628      	mov	r0, r5
 80059f6:	6a21      	ldr	r1, [r4, #32]
 80059f8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80059fc:	47e0      	blx	ip
 80059fe:	2800      	cmp	r0, #0
 8005a00:	dc06      	bgt.n	8005a10 <__sflush_r+0xf8>
 8005a02:	89a3      	ldrh	r3, [r4, #12]
 8005a04:	f04f 30ff 	mov.w	r0, #4294967295
 8005a08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a0c:	81a3      	strh	r3, [r4, #12]
 8005a0e:	e790      	b.n	8005932 <__sflush_r+0x1a>
 8005a10:	4407      	add	r7, r0
 8005a12:	1a36      	subs	r6, r6, r0
 8005a14:	e7ea      	b.n	80059ec <__sflush_r+0xd4>
 8005a16:	bf00      	nop
 8005a18:	20400001 	.word	0x20400001

08005a1c <_fflush_r>:
 8005a1c:	b538      	push	{r3, r4, r5, lr}
 8005a1e:	690b      	ldr	r3, [r1, #16]
 8005a20:	4605      	mov	r5, r0
 8005a22:	460c      	mov	r4, r1
 8005a24:	b913      	cbnz	r3, 8005a2c <_fflush_r+0x10>
 8005a26:	2500      	movs	r5, #0
 8005a28:	4628      	mov	r0, r5
 8005a2a:	bd38      	pop	{r3, r4, r5, pc}
 8005a2c:	b118      	cbz	r0, 8005a36 <_fflush_r+0x1a>
 8005a2e:	6983      	ldr	r3, [r0, #24]
 8005a30:	b90b      	cbnz	r3, 8005a36 <_fflush_r+0x1a>
 8005a32:	f000 f887 	bl	8005b44 <__sinit>
 8005a36:	4b14      	ldr	r3, [pc, #80]	; (8005a88 <_fflush_r+0x6c>)
 8005a38:	429c      	cmp	r4, r3
 8005a3a:	d11b      	bne.n	8005a74 <_fflush_r+0x58>
 8005a3c:	686c      	ldr	r4, [r5, #4]
 8005a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d0ef      	beq.n	8005a26 <_fflush_r+0xa>
 8005a46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a48:	07d0      	lsls	r0, r2, #31
 8005a4a:	d404      	bmi.n	8005a56 <_fflush_r+0x3a>
 8005a4c:	0599      	lsls	r1, r3, #22
 8005a4e:	d402      	bmi.n	8005a56 <_fflush_r+0x3a>
 8005a50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a52:	f000 f915 	bl	8005c80 <__retarget_lock_acquire_recursive>
 8005a56:	4628      	mov	r0, r5
 8005a58:	4621      	mov	r1, r4
 8005a5a:	f7ff ff5d 	bl	8005918 <__sflush_r>
 8005a5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a60:	4605      	mov	r5, r0
 8005a62:	07da      	lsls	r2, r3, #31
 8005a64:	d4e0      	bmi.n	8005a28 <_fflush_r+0xc>
 8005a66:	89a3      	ldrh	r3, [r4, #12]
 8005a68:	059b      	lsls	r3, r3, #22
 8005a6a:	d4dd      	bmi.n	8005a28 <_fflush_r+0xc>
 8005a6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a6e:	f000 f908 	bl	8005c82 <__retarget_lock_release_recursive>
 8005a72:	e7d9      	b.n	8005a28 <_fflush_r+0xc>
 8005a74:	4b05      	ldr	r3, [pc, #20]	; (8005a8c <_fflush_r+0x70>)
 8005a76:	429c      	cmp	r4, r3
 8005a78:	d101      	bne.n	8005a7e <_fflush_r+0x62>
 8005a7a:	68ac      	ldr	r4, [r5, #8]
 8005a7c:	e7df      	b.n	8005a3e <_fflush_r+0x22>
 8005a7e:	4b04      	ldr	r3, [pc, #16]	; (8005a90 <_fflush_r+0x74>)
 8005a80:	429c      	cmp	r4, r3
 8005a82:	bf08      	it	eq
 8005a84:	68ec      	ldreq	r4, [r5, #12]
 8005a86:	e7da      	b.n	8005a3e <_fflush_r+0x22>
 8005a88:	080062b0 	.word	0x080062b0
 8005a8c:	080062d0 	.word	0x080062d0
 8005a90:	08006290 	.word	0x08006290

08005a94 <std>:
 8005a94:	2300      	movs	r3, #0
 8005a96:	b510      	push	{r4, lr}
 8005a98:	4604      	mov	r4, r0
 8005a9a:	e9c0 3300 	strd	r3, r3, [r0]
 8005a9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005aa2:	6083      	str	r3, [r0, #8]
 8005aa4:	8181      	strh	r1, [r0, #12]
 8005aa6:	6643      	str	r3, [r0, #100]	; 0x64
 8005aa8:	81c2      	strh	r2, [r0, #14]
 8005aaa:	6183      	str	r3, [r0, #24]
 8005aac:	4619      	mov	r1, r3
 8005aae:	2208      	movs	r2, #8
 8005ab0:	305c      	adds	r0, #92	; 0x5c
 8005ab2:	f7ff f9dd 	bl	8004e70 <memset>
 8005ab6:	4b05      	ldr	r3, [pc, #20]	; (8005acc <std+0x38>)
 8005ab8:	6224      	str	r4, [r4, #32]
 8005aba:	6263      	str	r3, [r4, #36]	; 0x24
 8005abc:	4b04      	ldr	r3, [pc, #16]	; (8005ad0 <std+0x3c>)
 8005abe:	62a3      	str	r3, [r4, #40]	; 0x28
 8005ac0:	4b04      	ldr	r3, [pc, #16]	; (8005ad4 <std+0x40>)
 8005ac2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005ac4:	4b04      	ldr	r3, [pc, #16]	; (8005ad8 <std+0x44>)
 8005ac6:	6323      	str	r3, [r4, #48]	; 0x30
 8005ac8:	bd10      	pop	{r4, pc}
 8005aca:	bf00      	nop
 8005acc:	08005e0d 	.word	0x08005e0d
 8005ad0:	08005e2f 	.word	0x08005e2f
 8005ad4:	08005e67 	.word	0x08005e67
 8005ad8:	08005e8b 	.word	0x08005e8b

08005adc <_cleanup_r>:
 8005adc:	4901      	ldr	r1, [pc, #4]	; (8005ae4 <_cleanup_r+0x8>)
 8005ade:	f000 b8af 	b.w	8005c40 <_fwalk_reent>
 8005ae2:	bf00      	nop
 8005ae4:	08005a1d 	.word	0x08005a1d

08005ae8 <__sfmoreglue>:
 8005ae8:	2268      	movs	r2, #104	; 0x68
 8005aea:	b570      	push	{r4, r5, r6, lr}
 8005aec:	1e4d      	subs	r5, r1, #1
 8005aee:	4355      	muls	r5, r2
 8005af0:	460e      	mov	r6, r1
 8005af2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005af6:	f7ff fad5 	bl	80050a4 <_malloc_r>
 8005afa:	4604      	mov	r4, r0
 8005afc:	b140      	cbz	r0, 8005b10 <__sfmoreglue+0x28>
 8005afe:	2100      	movs	r1, #0
 8005b00:	e9c0 1600 	strd	r1, r6, [r0]
 8005b04:	300c      	adds	r0, #12
 8005b06:	60a0      	str	r0, [r4, #8]
 8005b08:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005b0c:	f7ff f9b0 	bl	8004e70 <memset>
 8005b10:	4620      	mov	r0, r4
 8005b12:	bd70      	pop	{r4, r5, r6, pc}

08005b14 <__sfp_lock_acquire>:
 8005b14:	4801      	ldr	r0, [pc, #4]	; (8005b1c <__sfp_lock_acquire+0x8>)
 8005b16:	f000 b8b3 	b.w	8005c80 <__retarget_lock_acquire_recursive>
 8005b1a:	bf00      	nop
 8005b1c:	20000305 	.word	0x20000305

08005b20 <__sfp_lock_release>:
 8005b20:	4801      	ldr	r0, [pc, #4]	; (8005b28 <__sfp_lock_release+0x8>)
 8005b22:	f000 b8ae 	b.w	8005c82 <__retarget_lock_release_recursive>
 8005b26:	bf00      	nop
 8005b28:	20000305 	.word	0x20000305

08005b2c <__sinit_lock_acquire>:
 8005b2c:	4801      	ldr	r0, [pc, #4]	; (8005b34 <__sinit_lock_acquire+0x8>)
 8005b2e:	f000 b8a7 	b.w	8005c80 <__retarget_lock_acquire_recursive>
 8005b32:	bf00      	nop
 8005b34:	20000306 	.word	0x20000306

08005b38 <__sinit_lock_release>:
 8005b38:	4801      	ldr	r0, [pc, #4]	; (8005b40 <__sinit_lock_release+0x8>)
 8005b3a:	f000 b8a2 	b.w	8005c82 <__retarget_lock_release_recursive>
 8005b3e:	bf00      	nop
 8005b40:	20000306 	.word	0x20000306

08005b44 <__sinit>:
 8005b44:	b510      	push	{r4, lr}
 8005b46:	4604      	mov	r4, r0
 8005b48:	f7ff fff0 	bl	8005b2c <__sinit_lock_acquire>
 8005b4c:	69a3      	ldr	r3, [r4, #24]
 8005b4e:	b11b      	cbz	r3, 8005b58 <__sinit+0x14>
 8005b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b54:	f7ff bff0 	b.w	8005b38 <__sinit_lock_release>
 8005b58:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005b5c:	6523      	str	r3, [r4, #80]	; 0x50
 8005b5e:	4b13      	ldr	r3, [pc, #76]	; (8005bac <__sinit+0x68>)
 8005b60:	4a13      	ldr	r2, [pc, #76]	; (8005bb0 <__sinit+0x6c>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	62a2      	str	r2, [r4, #40]	; 0x28
 8005b66:	42a3      	cmp	r3, r4
 8005b68:	bf08      	it	eq
 8005b6a:	2301      	moveq	r3, #1
 8005b6c:	4620      	mov	r0, r4
 8005b6e:	bf08      	it	eq
 8005b70:	61a3      	streq	r3, [r4, #24]
 8005b72:	f000 f81f 	bl	8005bb4 <__sfp>
 8005b76:	6060      	str	r0, [r4, #4]
 8005b78:	4620      	mov	r0, r4
 8005b7a:	f000 f81b 	bl	8005bb4 <__sfp>
 8005b7e:	60a0      	str	r0, [r4, #8]
 8005b80:	4620      	mov	r0, r4
 8005b82:	f000 f817 	bl	8005bb4 <__sfp>
 8005b86:	2200      	movs	r2, #0
 8005b88:	2104      	movs	r1, #4
 8005b8a:	60e0      	str	r0, [r4, #12]
 8005b8c:	6860      	ldr	r0, [r4, #4]
 8005b8e:	f7ff ff81 	bl	8005a94 <std>
 8005b92:	2201      	movs	r2, #1
 8005b94:	2109      	movs	r1, #9
 8005b96:	68a0      	ldr	r0, [r4, #8]
 8005b98:	f7ff ff7c 	bl	8005a94 <std>
 8005b9c:	2202      	movs	r2, #2
 8005b9e:	2112      	movs	r1, #18
 8005ba0:	68e0      	ldr	r0, [r4, #12]
 8005ba2:	f7ff ff77 	bl	8005a94 <std>
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	61a3      	str	r3, [r4, #24]
 8005baa:	e7d1      	b.n	8005b50 <__sinit+0xc>
 8005bac:	080061a8 	.word	0x080061a8
 8005bb0:	08005add 	.word	0x08005add

08005bb4 <__sfp>:
 8005bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bb6:	4607      	mov	r7, r0
 8005bb8:	f7ff ffac 	bl	8005b14 <__sfp_lock_acquire>
 8005bbc:	4b1e      	ldr	r3, [pc, #120]	; (8005c38 <__sfp+0x84>)
 8005bbe:	681e      	ldr	r6, [r3, #0]
 8005bc0:	69b3      	ldr	r3, [r6, #24]
 8005bc2:	b913      	cbnz	r3, 8005bca <__sfp+0x16>
 8005bc4:	4630      	mov	r0, r6
 8005bc6:	f7ff ffbd 	bl	8005b44 <__sinit>
 8005bca:	3648      	adds	r6, #72	; 0x48
 8005bcc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	d503      	bpl.n	8005bdc <__sfp+0x28>
 8005bd4:	6833      	ldr	r3, [r6, #0]
 8005bd6:	b30b      	cbz	r3, 8005c1c <__sfp+0x68>
 8005bd8:	6836      	ldr	r6, [r6, #0]
 8005bda:	e7f7      	b.n	8005bcc <__sfp+0x18>
 8005bdc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005be0:	b9d5      	cbnz	r5, 8005c18 <__sfp+0x64>
 8005be2:	4b16      	ldr	r3, [pc, #88]	; (8005c3c <__sfp+0x88>)
 8005be4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005be8:	60e3      	str	r3, [r4, #12]
 8005bea:	6665      	str	r5, [r4, #100]	; 0x64
 8005bec:	f000 f847 	bl	8005c7e <__retarget_lock_init_recursive>
 8005bf0:	f7ff ff96 	bl	8005b20 <__sfp_lock_release>
 8005bf4:	2208      	movs	r2, #8
 8005bf6:	4629      	mov	r1, r5
 8005bf8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005bfc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005c00:	6025      	str	r5, [r4, #0]
 8005c02:	61a5      	str	r5, [r4, #24]
 8005c04:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005c08:	f7ff f932 	bl	8004e70 <memset>
 8005c0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005c10:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005c14:	4620      	mov	r0, r4
 8005c16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c18:	3468      	adds	r4, #104	; 0x68
 8005c1a:	e7d9      	b.n	8005bd0 <__sfp+0x1c>
 8005c1c:	2104      	movs	r1, #4
 8005c1e:	4638      	mov	r0, r7
 8005c20:	f7ff ff62 	bl	8005ae8 <__sfmoreglue>
 8005c24:	4604      	mov	r4, r0
 8005c26:	6030      	str	r0, [r6, #0]
 8005c28:	2800      	cmp	r0, #0
 8005c2a:	d1d5      	bne.n	8005bd8 <__sfp+0x24>
 8005c2c:	f7ff ff78 	bl	8005b20 <__sfp_lock_release>
 8005c30:	230c      	movs	r3, #12
 8005c32:	603b      	str	r3, [r7, #0]
 8005c34:	e7ee      	b.n	8005c14 <__sfp+0x60>
 8005c36:	bf00      	nop
 8005c38:	080061a8 	.word	0x080061a8
 8005c3c:	ffff0001 	.word	0xffff0001

08005c40 <_fwalk_reent>:
 8005c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c44:	4606      	mov	r6, r0
 8005c46:	4688      	mov	r8, r1
 8005c48:	2700      	movs	r7, #0
 8005c4a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005c4e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c52:	f1b9 0901 	subs.w	r9, r9, #1
 8005c56:	d505      	bpl.n	8005c64 <_fwalk_reent+0x24>
 8005c58:	6824      	ldr	r4, [r4, #0]
 8005c5a:	2c00      	cmp	r4, #0
 8005c5c:	d1f7      	bne.n	8005c4e <_fwalk_reent+0xe>
 8005c5e:	4638      	mov	r0, r7
 8005c60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c64:	89ab      	ldrh	r3, [r5, #12]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d907      	bls.n	8005c7a <_fwalk_reent+0x3a>
 8005c6a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c6e:	3301      	adds	r3, #1
 8005c70:	d003      	beq.n	8005c7a <_fwalk_reent+0x3a>
 8005c72:	4629      	mov	r1, r5
 8005c74:	4630      	mov	r0, r6
 8005c76:	47c0      	blx	r8
 8005c78:	4307      	orrs	r7, r0
 8005c7a:	3568      	adds	r5, #104	; 0x68
 8005c7c:	e7e9      	b.n	8005c52 <_fwalk_reent+0x12>

08005c7e <__retarget_lock_init_recursive>:
 8005c7e:	4770      	bx	lr

08005c80 <__retarget_lock_acquire_recursive>:
 8005c80:	4770      	bx	lr

08005c82 <__retarget_lock_release_recursive>:
 8005c82:	4770      	bx	lr

08005c84 <__swhatbuf_r>:
 8005c84:	b570      	push	{r4, r5, r6, lr}
 8005c86:	460e      	mov	r6, r1
 8005c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c8c:	4614      	mov	r4, r2
 8005c8e:	2900      	cmp	r1, #0
 8005c90:	461d      	mov	r5, r3
 8005c92:	b096      	sub	sp, #88	; 0x58
 8005c94:	da08      	bge.n	8005ca8 <__swhatbuf_r+0x24>
 8005c96:	2200      	movs	r2, #0
 8005c98:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005c9c:	602a      	str	r2, [r5, #0]
 8005c9e:	061a      	lsls	r2, r3, #24
 8005ca0:	d410      	bmi.n	8005cc4 <__swhatbuf_r+0x40>
 8005ca2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ca6:	e00e      	b.n	8005cc6 <__swhatbuf_r+0x42>
 8005ca8:	466a      	mov	r2, sp
 8005caa:	f000 f915 	bl	8005ed8 <_fstat_r>
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	dbf1      	blt.n	8005c96 <__swhatbuf_r+0x12>
 8005cb2:	9a01      	ldr	r2, [sp, #4]
 8005cb4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005cb8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005cbc:	425a      	negs	r2, r3
 8005cbe:	415a      	adcs	r2, r3
 8005cc0:	602a      	str	r2, [r5, #0]
 8005cc2:	e7ee      	b.n	8005ca2 <__swhatbuf_r+0x1e>
 8005cc4:	2340      	movs	r3, #64	; 0x40
 8005cc6:	2000      	movs	r0, #0
 8005cc8:	6023      	str	r3, [r4, #0]
 8005cca:	b016      	add	sp, #88	; 0x58
 8005ccc:	bd70      	pop	{r4, r5, r6, pc}
	...

08005cd0 <__smakebuf_r>:
 8005cd0:	898b      	ldrh	r3, [r1, #12]
 8005cd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005cd4:	079d      	lsls	r5, r3, #30
 8005cd6:	4606      	mov	r6, r0
 8005cd8:	460c      	mov	r4, r1
 8005cda:	d507      	bpl.n	8005cec <__smakebuf_r+0x1c>
 8005cdc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	6123      	str	r3, [r4, #16]
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	6163      	str	r3, [r4, #20]
 8005ce8:	b002      	add	sp, #8
 8005cea:	bd70      	pop	{r4, r5, r6, pc}
 8005cec:	466a      	mov	r2, sp
 8005cee:	ab01      	add	r3, sp, #4
 8005cf0:	f7ff ffc8 	bl	8005c84 <__swhatbuf_r>
 8005cf4:	9900      	ldr	r1, [sp, #0]
 8005cf6:	4605      	mov	r5, r0
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	f7ff f9d3 	bl	80050a4 <_malloc_r>
 8005cfe:	b948      	cbnz	r0, 8005d14 <__smakebuf_r+0x44>
 8005d00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d04:	059a      	lsls	r2, r3, #22
 8005d06:	d4ef      	bmi.n	8005ce8 <__smakebuf_r+0x18>
 8005d08:	f023 0303 	bic.w	r3, r3, #3
 8005d0c:	f043 0302 	orr.w	r3, r3, #2
 8005d10:	81a3      	strh	r3, [r4, #12]
 8005d12:	e7e3      	b.n	8005cdc <__smakebuf_r+0xc>
 8005d14:	4b0d      	ldr	r3, [pc, #52]	; (8005d4c <__smakebuf_r+0x7c>)
 8005d16:	62b3      	str	r3, [r6, #40]	; 0x28
 8005d18:	89a3      	ldrh	r3, [r4, #12]
 8005d1a:	6020      	str	r0, [r4, #0]
 8005d1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d20:	81a3      	strh	r3, [r4, #12]
 8005d22:	9b00      	ldr	r3, [sp, #0]
 8005d24:	6120      	str	r0, [r4, #16]
 8005d26:	6163      	str	r3, [r4, #20]
 8005d28:	9b01      	ldr	r3, [sp, #4]
 8005d2a:	b15b      	cbz	r3, 8005d44 <__smakebuf_r+0x74>
 8005d2c:	4630      	mov	r0, r6
 8005d2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d32:	f000 f8e3 	bl	8005efc <_isatty_r>
 8005d36:	b128      	cbz	r0, 8005d44 <__smakebuf_r+0x74>
 8005d38:	89a3      	ldrh	r3, [r4, #12]
 8005d3a:	f023 0303 	bic.w	r3, r3, #3
 8005d3e:	f043 0301 	orr.w	r3, r3, #1
 8005d42:	81a3      	strh	r3, [r4, #12]
 8005d44:	89a0      	ldrh	r0, [r4, #12]
 8005d46:	4305      	orrs	r5, r0
 8005d48:	81a5      	strh	r5, [r4, #12]
 8005d4a:	e7cd      	b.n	8005ce8 <__smakebuf_r+0x18>
 8005d4c:	08005add 	.word	0x08005add

08005d50 <memchr>:
 8005d50:	4603      	mov	r3, r0
 8005d52:	b510      	push	{r4, lr}
 8005d54:	b2c9      	uxtb	r1, r1
 8005d56:	4402      	add	r2, r0
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	d101      	bne.n	8005d62 <memchr+0x12>
 8005d5e:	2000      	movs	r0, #0
 8005d60:	e003      	b.n	8005d6a <memchr+0x1a>
 8005d62:	7804      	ldrb	r4, [r0, #0]
 8005d64:	3301      	adds	r3, #1
 8005d66:	428c      	cmp	r4, r1
 8005d68:	d1f6      	bne.n	8005d58 <memchr+0x8>
 8005d6a:	bd10      	pop	{r4, pc}

08005d6c <__malloc_lock>:
 8005d6c:	4801      	ldr	r0, [pc, #4]	; (8005d74 <__malloc_lock+0x8>)
 8005d6e:	f7ff bf87 	b.w	8005c80 <__retarget_lock_acquire_recursive>
 8005d72:	bf00      	nop
 8005d74:	20000304 	.word	0x20000304

08005d78 <__malloc_unlock>:
 8005d78:	4801      	ldr	r0, [pc, #4]	; (8005d80 <__malloc_unlock+0x8>)
 8005d7a:	f7ff bf82 	b.w	8005c82 <__retarget_lock_release_recursive>
 8005d7e:	bf00      	nop
 8005d80:	20000304 	.word	0x20000304

08005d84 <_raise_r>:
 8005d84:	291f      	cmp	r1, #31
 8005d86:	b538      	push	{r3, r4, r5, lr}
 8005d88:	4604      	mov	r4, r0
 8005d8a:	460d      	mov	r5, r1
 8005d8c:	d904      	bls.n	8005d98 <_raise_r+0x14>
 8005d8e:	2316      	movs	r3, #22
 8005d90:	6003      	str	r3, [r0, #0]
 8005d92:	f04f 30ff 	mov.w	r0, #4294967295
 8005d96:	bd38      	pop	{r3, r4, r5, pc}
 8005d98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005d9a:	b112      	cbz	r2, 8005da2 <_raise_r+0x1e>
 8005d9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005da0:	b94b      	cbnz	r3, 8005db6 <_raise_r+0x32>
 8005da2:	4620      	mov	r0, r4
 8005da4:	f000 f830 	bl	8005e08 <_getpid_r>
 8005da8:	462a      	mov	r2, r5
 8005daa:	4601      	mov	r1, r0
 8005dac:	4620      	mov	r0, r4
 8005dae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005db2:	f000 b817 	b.w	8005de4 <_kill_r>
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d00a      	beq.n	8005dd0 <_raise_r+0x4c>
 8005dba:	1c59      	adds	r1, r3, #1
 8005dbc:	d103      	bne.n	8005dc6 <_raise_r+0x42>
 8005dbe:	2316      	movs	r3, #22
 8005dc0:	6003      	str	r3, [r0, #0]
 8005dc2:	2001      	movs	r0, #1
 8005dc4:	e7e7      	b.n	8005d96 <_raise_r+0x12>
 8005dc6:	2400      	movs	r4, #0
 8005dc8:	4628      	mov	r0, r5
 8005dca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005dce:	4798      	blx	r3
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	e7e0      	b.n	8005d96 <_raise_r+0x12>

08005dd4 <raise>:
 8005dd4:	4b02      	ldr	r3, [pc, #8]	; (8005de0 <raise+0xc>)
 8005dd6:	4601      	mov	r1, r0
 8005dd8:	6818      	ldr	r0, [r3, #0]
 8005dda:	f7ff bfd3 	b.w	8005d84 <_raise_r>
 8005dde:	bf00      	nop
 8005de0:	20000098 	.word	0x20000098

08005de4 <_kill_r>:
 8005de4:	b538      	push	{r3, r4, r5, lr}
 8005de6:	2300      	movs	r3, #0
 8005de8:	4d06      	ldr	r5, [pc, #24]	; (8005e04 <_kill_r+0x20>)
 8005dea:	4604      	mov	r4, r0
 8005dec:	4608      	mov	r0, r1
 8005dee:	4611      	mov	r1, r2
 8005df0:	602b      	str	r3, [r5, #0]
 8005df2:	f7fb ffe6 	bl	8001dc2 <_kill>
 8005df6:	1c43      	adds	r3, r0, #1
 8005df8:	d102      	bne.n	8005e00 <_kill_r+0x1c>
 8005dfa:	682b      	ldr	r3, [r5, #0]
 8005dfc:	b103      	cbz	r3, 8005e00 <_kill_r+0x1c>
 8005dfe:	6023      	str	r3, [r4, #0]
 8005e00:	bd38      	pop	{r3, r4, r5, pc}
 8005e02:	bf00      	nop
 8005e04:	20000308 	.word	0x20000308

08005e08 <_getpid_r>:
 8005e08:	f7fb bfd4 	b.w	8001db4 <_getpid>

08005e0c <__sread>:
 8005e0c:	b510      	push	{r4, lr}
 8005e0e:	460c      	mov	r4, r1
 8005e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e14:	f000 f894 	bl	8005f40 <_read_r>
 8005e18:	2800      	cmp	r0, #0
 8005e1a:	bfab      	itete	ge
 8005e1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005e1e:	89a3      	ldrhlt	r3, [r4, #12]
 8005e20:	181b      	addge	r3, r3, r0
 8005e22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e26:	bfac      	ite	ge
 8005e28:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e2a:	81a3      	strhlt	r3, [r4, #12]
 8005e2c:	bd10      	pop	{r4, pc}

08005e2e <__swrite>:
 8005e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e32:	461f      	mov	r7, r3
 8005e34:	898b      	ldrh	r3, [r1, #12]
 8005e36:	4605      	mov	r5, r0
 8005e38:	05db      	lsls	r3, r3, #23
 8005e3a:	460c      	mov	r4, r1
 8005e3c:	4616      	mov	r6, r2
 8005e3e:	d505      	bpl.n	8005e4c <__swrite+0x1e>
 8005e40:	2302      	movs	r3, #2
 8005e42:	2200      	movs	r2, #0
 8005e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e48:	f000 f868 	bl	8005f1c <_lseek_r>
 8005e4c:	89a3      	ldrh	r3, [r4, #12]
 8005e4e:	4632      	mov	r2, r6
 8005e50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e54:	81a3      	strh	r3, [r4, #12]
 8005e56:	4628      	mov	r0, r5
 8005e58:	463b      	mov	r3, r7
 8005e5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e62:	f000 b817 	b.w	8005e94 <_write_r>

08005e66 <__sseek>:
 8005e66:	b510      	push	{r4, lr}
 8005e68:	460c      	mov	r4, r1
 8005e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e6e:	f000 f855 	bl	8005f1c <_lseek_r>
 8005e72:	1c43      	adds	r3, r0, #1
 8005e74:	89a3      	ldrh	r3, [r4, #12]
 8005e76:	bf15      	itete	ne
 8005e78:	6560      	strne	r0, [r4, #84]	; 0x54
 8005e7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005e7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005e82:	81a3      	strheq	r3, [r4, #12]
 8005e84:	bf18      	it	ne
 8005e86:	81a3      	strhne	r3, [r4, #12]
 8005e88:	bd10      	pop	{r4, pc}

08005e8a <__sclose>:
 8005e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e8e:	f000 b813 	b.w	8005eb8 <_close_r>
	...

08005e94 <_write_r>:
 8005e94:	b538      	push	{r3, r4, r5, lr}
 8005e96:	4604      	mov	r4, r0
 8005e98:	4608      	mov	r0, r1
 8005e9a:	4611      	mov	r1, r2
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	4d05      	ldr	r5, [pc, #20]	; (8005eb4 <_write_r+0x20>)
 8005ea0:	602a      	str	r2, [r5, #0]
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	f7fb ffc4 	bl	8001e30 <_write>
 8005ea8:	1c43      	adds	r3, r0, #1
 8005eaa:	d102      	bne.n	8005eb2 <_write_r+0x1e>
 8005eac:	682b      	ldr	r3, [r5, #0]
 8005eae:	b103      	cbz	r3, 8005eb2 <_write_r+0x1e>
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	bd38      	pop	{r3, r4, r5, pc}
 8005eb4:	20000308 	.word	0x20000308

08005eb8 <_close_r>:
 8005eb8:	b538      	push	{r3, r4, r5, lr}
 8005eba:	2300      	movs	r3, #0
 8005ebc:	4d05      	ldr	r5, [pc, #20]	; (8005ed4 <_close_r+0x1c>)
 8005ebe:	4604      	mov	r4, r0
 8005ec0:	4608      	mov	r0, r1
 8005ec2:	602b      	str	r3, [r5, #0]
 8005ec4:	f7fb ffd0 	bl	8001e68 <_close>
 8005ec8:	1c43      	adds	r3, r0, #1
 8005eca:	d102      	bne.n	8005ed2 <_close_r+0x1a>
 8005ecc:	682b      	ldr	r3, [r5, #0]
 8005ece:	b103      	cbz	r3, 8005ed2 <_close_r+0x1a>
 8005ed0:	6023      	str	r3, [r4, #0]
 8005ed2:	bd38      	pop	{r3, r4, r5, pc}
 8005ed4:	20000308 	.word	0x20000308

08005ed8 <_fstat_r>:
 8005ed8:	b538      	push	{r3, r4, r5, lr}
 8005eda:	2300      	movs	r3, #0
 8005edc:	4d06      	ldr	r5, [pc, #24]	; (8005ef8 <_fstat_r+0x20>)
 8005ede:	4604      	mov	r4, r0
 8005ee0:	4608      	mov	r0, r1
 8005ee2:	4611      	mov	r1, r2
 8005ee4:	602b      	str	r3, [r5, #0]
 8005ee6:	f7fb ffca 	bl	8001e7e <_fstat>
 8005eea:	1c43      	adds	r3, r0, #1
 8005eec:	d102      	bne.n	8005ef4 <_fstat_r+0x1c>
 8005eee:	682b      	ldr	r3, [r5, #0]
 8005ef0:	b103      	cbz	r3, 8005ef4 <_fstat_r+0x1c>
 8005ef2:	6023      	str	r3, [r4, #0]
 8005ef4:	bd38      	pop	{r3, r4, r5, pc}
 8005ef6:	bf00      	nop
 8005ef8:	20000308 	.word	0x20000308

08005efc <_isatty_r>:
 8005efc:	b538      	push	{r3, r4, r5, lr}
 8005efe:	2300      	movs	r3, #0
 8005f00:	4d05      	ldr	r5, [pc, #20]	; (8005f18 <_isatty_r+0x1c>)
 8005f02:	4604      	mov	r4, r0
 8005f04:	4608      	mov	r0, r1
 8005f06:	602b      	str	r3, [r5, #0]
 8005f08:	f7fb ffc8 	bl	8001e9c <_isatty>
 8005f0c:	1c43      	adds	r3, r0, #1
 8005f0e:	d102      	bne.n	8005f16 <_isatty_r+0x1a>
 8005f10:	682b      	ldr	r3, [r5, #0]
 8005f12:	b103      	cbz	r3, 8005f16 <_isatty_r+0x1a>
 8005f14:	6023      	str	r3, [r4, #0]
 8005f16:	bd38      	pop	{r3, r4, r5, pc}
 8005f18:	20000308 	.word	0x20000308

08005f1c <_lseek_r>:
 8005f1c:	b538      	push	{r3, r4, r5, lr}
 8005f1e:	4604      	mov	r4, r0
 8005f20:	4608      	mov	r0, r1
 8005f22:	4611      	mov	r1, r2
 8005f24:	2200      	movs	r2, #0
 8005f26:	4d05      	ldr	r5, [pc, #20]	; (8005f3c <_lseek_r+0x20>)
 8005f28:	602a      	str	r2, [r5, #0]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	f7fb ffc0 	bl	8001eb0 <_lseek>
 8005f30:	1c43      	adds	r3, r0, #1
 8005f32:	d102      	bne.n	8005f3a <_lseek_r+0x1e>
 8005f34:	682b      	ldr	r3, [r5, #0]
 8005f36:	b103      	cbz	r3, 8005f3a <_lseek_r+0x1e>
 8005f38:	6023      	str	r3, [r4, #0]
 8005f3a:	bd38      	pop	{r3, r4, r5, pc}
 8005f3c:	20000308 	.word	0x20000308

08005f40 <_read_r>:
 8005f40:	b538      	push	{r3, r4, r5, lr}
 8005f42:	4604      	mov	r4, r0
 8005f44:	4608      	mov	r0, r1
 8005f46:	4611      	mov	r1, r2
 8005f48:	2200      	movs	r2, #0
 8005f4a:	4d05      	ldr	r5, [pc, #20]	; (8005f60 <_read_r+0x20>)
 8005f4c:	602a      	str	r2, [r5, #0]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	f7fb ff51 	bl	8001df6 <_read>
 8005f54:	1c43      	adds	r3, r0, #1
 8005f56:	d102      	bne.n	8005f5e <_read_r+0x1e>
 8005f58:	682b      	ldr	r3, [r5, #0]
 8005f5a:	b103      	cbz	r3, 8005f5e <_read_r+0x1e>
 8005f5c:	6023      	str	r3, [r4, #0]
 8005f5e:	bd38      	pop	{r3, r4, r5, pc}
 8005f60:	20000308 	.word	0x20000308

08005f64 <_init>:
 8005f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f66:	bf00      	nop
 8005f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f6a:	bc08      	pop	{r3}
 8005f6c:	469e      	mov	lr, r3
 8005f6e:	4770      	bx	lr

08005f70 <_fini>:
 8005f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f72:	bf00      	nop
 8005f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f76:	bc08      	pop	{r3}
 8005f78:	469e      	mov	lr, r3
 8005f7a:	4770      	bx	lr
