Loading db file '/home/user60/.sheshLabVLSI/VLSI-Project-Part1/CSA-Work/ref/models/saed90nm_typ_ht.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -analysis_effort low
Design : carrySelectAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 17:24:35 2023
****************************************


Library(s) Used:

    saed90nm_typ_ht (File: /home/user60/.sheshLabVLSI/VLSI-Project-Part1/CSA-Work/ref/models/saed90nm_typ_ht.db)


Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
carrySelectAdder       8000              saed90nm_typ_ht
carry_select_4bit_0    8000              saed90nm_typ_ht
fullAdder_0            ForQA             saed90nm_typ_ht
carry_select_4bit_1    8000              saed90nm_typ_ht
carry_select_4bit_2    8000              saed90nm_typ_ht
carry_select_4bit_3    8000              saed90nm_typ_ht
carry_select_4bit_4    8000              saed90nm_typ_ht
carry_select_4bit_5    8000              saed90nm_typ_ht
carry_select_4bit_6    8000              saed90nm_typ_ht
carry_select_4bit_7    8000              saed90nm_typ_ht
fullAdder_1            ForQA             saed90nm_typ_ht
fullAdder_2            ForQA             saed90nm_typ_ht
fullAdder_3            ForQA             saed90nm_typ_ht
fullAdder_4            ForQA             saed90nm_typ_ht
fullAdder_5            ForQA             saed90nm_typ_ht
fullAdder_6            ForQA             saed90nm_typ_ht
fullAdder_7            ForQA             saed90nm_typ_ht
fullAdder_8            ForQA             saed90nm_typ_ht
fullAdder_9            ForQA             saed90nm_typ_ht
fullAdder_10           ForQA             saed90nm_typ_ht
fullAdder_11           ForQA             saed90nm_typ_ht
fullAdder_12           ForQA             saed90nm_typ_ht
fullAdder_13           ForQA             saed90nm_typ_ht
fullAdder_14           ForQA             saed90nm_typ_ht
fullAdder_15           ForQA             saed90nm_typ_ht
fullAdder_16           ForQA             saed90nm_typ_ht
fullAdder_17           ForQA             saed90nm_typ_ht
fullAdder_18           ForQA             saed90nm_typ_ht
fullAdder_19           ForQA             saed90nm_typ_ht
fullAdder_20           ForQA             saed90nm_typ_ht
fullAdder_21           ForQA             saed90nm_typ_ht
fullAdder_22           ForQA             saed90nm_typ_ht
fullAdder_23           ForQA             saed90nm_typ_ht
fullAdder_24           ForQA             saed90nm_typ_ht
fullAdder_25           ForQA             saed90nm_typ_ht
fullAdder_26           ForQA             saed90nm_typ_ht
fullAdder_27           ForQA             saed90nm_typ_ht
fullAdder_28           ForQA             saed90nm_typ_ht
fullAdder_29           ForQA             saed90nm_typ_ht
fullAdder_30           ForQA             saed90nm_typ_ht
fullAdder_31           ForQA             saed90nm_typ_ht
fullAdder_32           ForQA             saed90nm_typ_ht
fullAdder_33           ForQA             saed90nm_typ_ht
fullAdder_34           ForQA             saed90nm_typ_ht
fullAdder_35           ForQA             saed90nm_typ_ht
fullAdder_36           ForQA             saed90nm_typ_ht
fullAdder_37           ForQA             saed90nm_typ_ht
fullAdder_38           ForQA             saed90nm_typ_ht
fullAdder_39           ForQA             saed90nm_typ_ht
fullAdder_40           ForQA             saed90nm_typ_ht
fullAdder_41           ForQA             saed90nm_typ_ht
fullAdder_42           ForQA             saed90nm_typ_ht
fullAdder_43           ForQA             saed90nm_typ_ht
fullAdder_44           ForQA             saed90nm_typ_ht
fullAdder_45           ForQA             saed90nm_typ_ht
fullAdder_46           ForQA             saed90nm_typ_ht
fullAdder_47           ForQA             saed90nm_typ_ht
fullAdder_48           ForQA             saed90nm_typ_ht
fullAdder_49           ForQA             saed90nm_typ_ht
fullAdder_50           ForQA             saed90nm_typ_ht
fullAdder_51           ForQA             saed90nm_typ_ht
fullAdder_52           ForQA             saed90nm_typ_ht
fullAdder_53           ForQA             saed90nm_typ_ht
fullAdder_54           ForQA             saed90nm_typ_ht
fullAdder_55           ForQA             saed90nm_typ_ht
fullAdder_56           ForQA             saed90nm_typ_ht
fullAdder_57           ForQA             saed90nm_typ_ht
fullAdder_58           ForQA             saed90nm_typ_ht
fullAdder_59           ForQA             saed90nm_typ_ht
fullAdder_60           ForQA             saed90nm_typ_ht
fullAdder_61           ForQA             saed90nm_typ_ht
fullAdder_62           ForQA             saed90nm_typ_ht
fullAdder_63           ForQA             saed90nm_typ_ht


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 892.5142 uW   (81%)
  Net Switching Power  = 207.5671 uW   (19%)
                         ---------
Total Dynamic Power    =   1.1001 mW  (100%)

Cell Leakage Power     =  51.8062 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    892.5142          207.5672        5.1806e+07        1.1519e+03  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total            892.5142 uW       207.5672 uW     5.1806e+07 pW     1.1519e+03 uW
1
