{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 09:33:53 2006 " "Info: Processing started: Fri Dec 08 09:33:53 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off t51_elektor -c t51_elektor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off t51_elektor -c t51_elektor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 memory T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a1~portb_address_reg7 memory T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|ram_block3a0~porta_address_reg8 1.807 ns " "Info: Slack time is 1.807 ns for clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" between source memory \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a1~portb_address_reg7\" and destination memory \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|ram_block3a0~porta_address_reg8\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "52.65 MHz 18.993 ns " "Info: Fmax is 52.65 MHz (period= 18.993 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.231 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 20.231 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.800 ns + " "Info: + Setup relationship between source and destination is 20.800 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 19.220 ns " "Info: + Latch edge is 19.220 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 20.800 ns -1.580 ns  50 " "Info: Clock period of Destination clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 20.800 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.580 ns " "Info: - Launch edge is -1.580 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 20.800 ns -1.580 ns  50 " "Info: Clock period of Source clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 20.800 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 destination 1.903 ns + Shortest memory " "Info: + Shortest clock path from clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to destination memory is 1.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3273 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3273; CLK Node = 'altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.556 ns) 1.903 ns T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|ram_block3a0~porta_address_reg8 2 MEM M4K_X33_Y21 1 " "Info: 2: + IC(1.347 ns) + CELL(0.556 ns) = 1.903 ns; Loc. = M4K_X33_Y21; Fanout = 1; MEM Node = 'T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|ram_block3a0~porta_address_reg8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.903 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_unn2.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_unn2.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.556 ns ( 29.22 % ) " "Info: Total cell delay = 0.556 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 70.78 % ) " "Info: Total interconnect delay = 1.347 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.903 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.903 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } { 0.000ns 1.347ns } { 0.000ns 0.556ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 source 1.900 ns - Longest memory " "Info: - Longest clock path from clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to source memory is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3273 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3273; CLK Node = 'altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.553 ns) 1.900 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a1~portb_address_reg7 2 MEM M4K_X33_Y24 8 " "Info: 2: + IC(1.347 ns) + CELL(0.553 ns) = 1.900 ns; Loc. = M4K_X33_Y24; Fanout = 8; MEM Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a1~portb_address_reg7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_49p1.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 29.11 % ) " "Info: Total cell delay = 0.553 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 70.89 % ) " "Info: Total interconnect delay = 1.347 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.900 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 } { 0.000ns 1.347ns } { 0.000ns 0.553ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.903 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.903 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } { 0.000ns 1.347ns } { 0.000ns 0.556ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.900 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 } { 0.000ns 1.347ns } { 0.000ns 0.553ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_49p1.tdf" 78 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns - " "Info: - Micro setup delay of destination is 0.072 ns" {  } { { "db/altsyncram_unn2.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_unn2.tdf" 62 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.903 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.903 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } { 0.000ns 1.347ns } { 0.000ns 0.556ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.900 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 } { 0.000ns 1.347ns } { 0.000ns 0.553ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.424 ns - Longest memory memory " "Info: - Longest memory to memory delay is 18.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a1~portb_address_reg7 1 MEM M4K_X33_Y24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y24; Fanout = 8; MEM Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a1~portb_address_reg7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_49p1.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.321 ns) 3.321 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|q_b\[0\] 2 MEM M4K_X33_Y24 2 " "Info: 2: + IC(0.000 ns) + CELL(3.321 ns) = 3.321 ns; Loc. = M4K_X33_Y24; Fanout = 2; MEM Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|q_b\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.321 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_49p1.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.088 ns) 4.203 ns T8052:u0\|T51:core51\|Op_A\[0\]~715 3 COMB LC_X37_Y24_N8 7 " "Info: 3: + IC(0.794 ns) + CELL(0.088 ns) = 4.203 ns; Loc. = LC_X37_Y24_N8; Fanout = 7; COMB Node = 'T8052:u0\|T51:core51\|Op_A\[0\]~715'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.882 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] T8052:u0|T51:core51|Op_A[0]~715 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 4.431 ns T8052:u0\|T51:core51\|T51_ALU:alu\|AOP2\[0\]~694 4 COMB LC_X37_Y24_N9 3 " "Info: 4: + IC(0.140 ns) + CELL(0.088 ns) = 4.431 ns; Loc. = LC_X37_Y24_N9; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|AOP2\[0\]~694'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|Op_A[0]~715 T8052:u0|T51:core51|T51_ALU:alu|AOP2[0]~694 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_ALU.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.088 ns) 5.061 ns T8052:u0\|T51:core51\|T51_ALU:alu\|B_i~696 5 COMB LC_X36_Y24_N0 3 " "Info: 5: + IC(0.542 ns) + CELL(0.088 ns) = 5.061 ns; Loc. = LC_X36_Y24_N0; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|B_i~696'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.630 ns" { T8052:u0|T51:core51|T51_ALU:alu|AOP2[0]~694 T8052:u0|T51:core51|T51_ALU:alu|B_i~696 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.326 ns) 5.693 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~122 6 COMB LC_X36_Y24_N2 2 " "Info: 6: + IC(0.306 ns) + CELL(0.326 ns) = 5.693 ns; Loc. = LC_X36_Y24_N2; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~122'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.632 ns" { T8052:u0|T51:core51|T51_ALU:alu|B_i~696 T8052:u0|T51:core51|T51_ALU:alu|Add0~122 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 5.753 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~120 7 COMB LC_X36_Y24_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.060 ns) = 5.753 ns; Loc. = LC_X36_Y24_N3; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~120'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.060 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~122 T8052:u0|T51:core51|T51_ALU:alu|Add0~120 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.137 ns) 5.890 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~116 8 COMB LC_X36_Y24_N4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.137 ns) = 5.890 ns; Loc. = LC_X36_Y24_N4; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~116'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.137 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~120 T8052:u0|T51:core51|T51_ALU:alu|Add0~116 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 6.368 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~125 9 COMB LC_X36_Y24_N6 3 " "Info: 9: + IC(0.000 ns) + CELL(0.478 ns) = 6.368 ns; Loc. = LC_X36_Y24_N6; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~125'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.478 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~116 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.443 ns) 7.764 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~102COUT1_115 10 COMB LC_X36_Y20_N5 2 " "Info: 10: + IC(0.953 ns) + CELL(0.443 ns) = 7.764 ns; Loc. = LC_X36_Y20_N5; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~102COUT1_115'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.396 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_115 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 7.826 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~98COUT1_117 11 COMB LC_X36_Y20_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.062 ns) = 7.826 ns; Loc. = LC_X36_Y20_N6; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~98COUT1_117'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_115 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_117 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 7.888 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~96COUT1_119 12 COMB LC_X36_Y20_N7 2 " "Info: 12: + IC(0.000 ns) + CELL(0.062 ns) = 7.888 ns; Loc. = LC_X36_Y20_N7; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~96COUT1_119'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_117 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_119 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 7.950 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~100COUT1_121 13 COMB LC_X36_Y20_N8 1 " "Info: 13: + IC(0.000 ns) + CELL(0.062 ns) = 7.950 ns; Loc. = LC_X36_Y20_N8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~100COUT1_121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_119 T8052:u0|T51:core51|T51_ALU:alu|Add2~100COUT1_121 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.468 ns) 8.418 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~93 14 COMB LC_X36_Y20_N9 4 " "Info: 14: + IC(0.000 ns) + CELL(0.468 ns) = 8.418 ns; Loc. = LC_X36_Y20_N9; Fanout = 4; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~93'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.468 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~100COUT1_121 T8052:u0|T51:core51|T51_ALU:alu|Add2~93 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.225 ns) 8.987 ns T8052:u0\|T51:core51\|T51_ALU:alu\|CY_Out~21 15 COMB LC_X36_Y20_N4 1 " "Info: 15: + IC(0.344 ns) + CELL(0.225 ns) = 8.987 ns; Loc. = LC_X36_Y20_N4; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|CY_Out~21'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.569 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~93 T8052:u0|T51:core51|T51_ALU:alu|CY_Out~21 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_ALU.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.225 ns) 10.080 ns T8052:u0\|T51:core51\|Next_PSW7~432 16 COMB LC_X39_Y20_N4 2 " "Info: 16: + IC(0.868 ns) + CELL(0.225 ns) = 10.080 ns; Loc. = LC_X39_Y20_N4; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|Next_PSW7~432'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.093 ns" { T8052:u0|T51:core51|T51_ALU:alu|CY_Out~21 T8052:u0|T51:core51|Next_PSW7~432 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.088 ns) 10.430 ns T8052:u0\|T51:core51\|process12~1434 17 COMB LC_X39_Y20_N5 2 " "Info: 17: + IC(0.262 ns) + CELL(0.088 ns) = 10.430 ns; Loc. = LC_X39_Y20_N5; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|process12~1434'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.350 ns" { T8052:u0|T51:core51|Next_PSW7~432 T8052:u0|T51:core51|process12~1434 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.088 ns) 11.715 ns T8052:u0\|T51:core51\|process12~1435 18 COMB LC_X31_Y20_N7 13 " "Info: 18: + IC(1.197 ns) + CELL(0.088 ns) = 11.715 ns; Loc. = LC_X31_Y20_N7; Fanout = 13; COMB Node = 'T8052:u0\|T51:core51\|process12~1435'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.285 ns" { T8052:u0|T51:core51|process12~1434 T8052:u0|T51:core51|process12~1435 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.225 ns) 13.455 ns T8052:u0\|T51:core51\|ROM_Addr\[2\]~9658 19 COMB LC_X23_Y20_N8 5 " "Info: 19: + IC(1.515 ns) + CELL(0.225 ns) = 13.455 ns; Loc. = LC_X23_Y20_N8; Fanout = 5; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[2\]~9658'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.740 ns" { T8052:u0|T51:core51|process12~1435 T8052:u0|T51:core51|ROM_Addr[2]~9658 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.225 ns) 14.030 ns T8052:u0\|T51:core51\|ROM_Addr\[2\]~9659 20 COMB LC_X23_Y20_N5 6 " "Info: 20: + IC(0.350 ns) + CELL(0.225 ns) = 14.030 ns; Loc. = LC_X23_Y20_N5; Fanout = 6; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[2\]~9659'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.575 ns" { T8052:u0|T51:core51|ROM_Addr[2]~9658 T8052:u0|T51:core51|ROM_Addr[2]~9659 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.340 ns) 15.318 ns T8052:u0\|T51:core51\|ROM_Addr\[8\]~9737 21 COMB LC_X24_Y18_N6 2 " "Info: 21: + IC(0.948 ns) + CELL(0.340 ns) = 15.318 ns; Loc. = LC_X24_Y18_N6; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[8\]~9737'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.288 ns" { T8052:u0|T51:core51|ROM_Addr[2]~9659 T8052:u0|T51:core51|ROM_Addr[8]~9737 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 15.546 ns T8052:u0\|T51:core51\|ROM_Addr\[8\]~9741 22 COMB LC_X24_Y18_N7 16 " "Info: 22: + IC(0.140 ns) + CELL(0.088 ns) = 15.546 ns; Loc. = LC_X24_Y18_N7; Fanout = 16; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[8\]~9741'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|ROM_Addr[8]~9737 T8052:u0|T51:core51|ROM_Addr[8]~9741 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.295 ns) 18.424 ns T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|ram_block3a0~porta_address_reg8 23 MEM M4K_X33_Y21 1 " "Info: 23: + IC(2.583 ns) + CELL(0.295 ns) = 18.424 ns; Loc. = M4K_X33_Y21; Fanout = 1; MEM Node = 'T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|ram_block3a0~porta_address_reg8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.878 ns" { T8052:u0|T51:core51|ROM_Addr[8]~9741 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_unn2.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_unn2.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.482 ns ( 40.61 % ) " "Info: Total cell delay = 7.482 ns ( 40.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.942 ns ( 59.39 % ) " "Info: Total interconnect delay = 10.942 ns ( 59.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "18.424 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] T8052:u0|T51:core51|Op_A[0]~715 T8052:u0|T51:core51|T51_ALU:alu|AOP2[0]~694 T8052:u0|T51:core51|T51_ALU:alu|B_i~696 T8052:u0|T51:core51|T51_ALU:alu|Add0~122 T8052:u0|T51:core51|T51_ALU:alu|Add0~120 T8052:u0|T51:core51|T51_ALU:alu|Add0~116 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_115 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_117 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_119 T8052:u0|T51:core51|T51_ALU:alu|Add2~100COUT1_121 T8052:u0|T51:core51|T51_ALU:alu|Add2~93 T8052:u0|T51:core51|T51_ALU:alu|CY_Out~21 T8052:u0|T51:core51|Next_PSW7~432 T8052:u0|T51:core51|process12~1434 T8052:u0|T51:core51|process12~1435 T8052:u0|T51:core51|ROM_Addr[2]~9658 T8052:u0|T51:core51|ROM_Addr[2]~9659 T8052:u0|T51:core51|ROM_Addr[8]~9737 T8052:u0|T51:core51|ROM_Addr[8]~9741 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "18.424 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] T8052:u0|T51:core51|Op_A[0]~715 T8052:u0|T51:core51|T51_ALU:alu|AOP2[0]~694 T8052:u0|T51:core51|T51_ALU:alu|B_i~696 T8052:u0|T51:core51|T51_ALU:alu|Add0~122 T8052:u0|T51:core51|T51_ALU:alu|Add0~120 T8052:u0|T51:core51|T51_ALU:alu|Add0~116 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_115 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_117 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_119 T8052:u0|T51:core51|T51_ALU:alu|Add2~100COUT1_121 T8052:u0|T51:core51|T51_ALU:alu|Add2~93 T8052:u0|T51:core51|T51_ALU:alu|CY_Out~21 T8052:u0|T51:core51|Next_PSW7~432 T8052:u0|T51:core51|process12~1434 T8052:u0|T51:core51|process12~1435 T8052:u0|T51:core51|ROM_Addr[2]~9658 T8052:u0|T51:core51|ROM_Addr[2]~9659 T8052:u0|T51:core51|ROM_Addr[8]~9737 T8052:u0|T51:core51|ROM_Addr[8]~9741 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } { 0.000ns 0.000ns 0.794ns 0.140ns 0.542ns 0.306ns 0.000ns 0.000ns 0.000ns 0.953ns 0.000ns 0.000ns 0.000ns 0.000ns 0.344ns 0.868ns 0.262ns 1.197ns 1.515ns 0.350ns 0.948ns 0.140ns 2.583ns } { 0.000ns 3.321ns 0.088ns 0.088ns 0.088ns 0.326ns 0.060ns 0.137ns 0.478ns 0.443ns 0.062ns 0.062ns 0.062ns 0.468ns 0.225ns 0.225ns 0.088ns 0.088ns 0.225ns 0.225ns 0.340ns 0.088ns 0.295ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.903 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.903 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } { 0.000ns 1.347ns } { 0.000ns 0.556ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.900 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 } { 0.000ns 1.347ns } { 0.000ns 0.553ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "18.424 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] T8052:u0|T51:core51|Op_A[0]~715 T8052:u0|T51:core51|T51_ALU:alu|AOP2[0]~694 T8052:u0|T51:core51|T51_ALU:alu|B_i~696 T8052:u0|T51:core51|T51_ALU:alu|Add0~122 T8052:u0|T51:core51|T51_ALU:alu|Add0~120 T8052:u0|T51:core51|T51_ALU:alu|Add0~116 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_115 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_117 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_119 T8052:u0|T51:core51|T51_ALU:alu|Add2~100COUT1_121 T8052:u0|T51:core51|T51_ALU:alu|Add2~93 T8052:u0|T51:core51|T51_ALU:alu|CY_Out~21 T8052:u0|T51:core51|Next_PSW7~432 T8052:u0|T51:core51|process12~1434 T8052:u0|T51:core51|process12~1435 T8052:u0|T51:core51|ROM_Addr[2]~9658 T8052:u0|T51:core51|ROM_Addr[2]~9659 T8052:u0|T51:core51|ROM_Addr[8]~9737 T8052:u0|T51:core51|ROM_Addr[8]~9741 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "18.424 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a1~portb_address_reg7 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] T8052:u0|T51:core51|Op_A[0]~715 T8052:u0|T51:core51|T51_ALU:alu|AOP2[0]~694 T8052:u0|T51:core51|T51_ALU:alu|B_i~696 T8052:u0|T51:core51|T51_ALU:alu|Add0~122 T8052:u0|T51:core51|T51_ALU:alu|Add0~120 T8052:u0|T51:core51|T51_ALU:alu|Add0~116 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_115 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_117 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_119 T8052:u0|T51:core51|T51_ALU:alu|Add2~100COUT1_121 T8052:u0|T51:core51|T51_ALU:alu|Add2~93 T8052:u0|T51:core51|T51_ALU:alu|CY_Out~21 T8052:u0|T51:core51|Next_PSW7~432 T8052:u0|T51:core51|process12~1434 T8052:u0|T51:core51|process12~1435 T8052:u0|T51:core51|ROM_Addr[2]~9658 T8052:u0|T51:core51|ROM_Addr[2]~9659 T8052:u0|T51:core51|ROM_Addr[8]~9737 T8052:u0|T51:core51|ROM_Addr[8]~9741 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a0~porta_address_reg8 } { 0.000ns 0.000ns 0.794ns 0.140ns 0.542ns 0.306ns 0.000ns 0.000ns 0.000ns 0.953ns 0.000ns 0.000ns 0.000ns 0.000ns 0.344ns 0.868ns 0.262ns 1.197ns 1.515ns 0.350ns 0.948ns 0.140ns 2.583ns } { 0.000ns 3.321ns 0.088ns 0.088ns 0.088ns 0.326ns 0.060ns 0.137ns 0.478ns 0.443ns 0.062ns 0.062ns 0.062ns 0.468ns 0.225ns 0.225ns 0.088ns 0.088ns 0.225ns 0.225ns 0.340ns 0.088ns 0.295ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_50MHz " "Info: No valid register-to-register data paths exist for clock \"clk_50MHz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] register sld_hub:sld_hub_inst\|hub_tdo 84.56 MHz 11.826 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 84.56 MHz between source register \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo\" (period= 11.826 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.711 ns + Longest register register " "Info: + Longest register to register delay is 5.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] 1 REG LC_X21_Y22_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y22_N9; Fanout = 4; REG Node = 'T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.454 ns) 2.968 ns sld_hub:sld_hub_inst\|hub_tdo~1406 2 COMB LC_X22_Y17_N6 1 " "Info: 2: + IC(2.514 ns) + CELL(0.454 ns) = 2.968 ns; Loc. = LC_X22_Y17_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1406'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.968 ns" { T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1406 } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.454 ns) 3.763 ns sld_hub:sld_hub_inst\|hub_tdo~1407 3 COMB LC_X22_Y17_N7 1 " "Info: 3: + IC(0.341 ns) + CELL(0.454 ns) = 3.763 ns; Loc. = LC_X22_Y17_N7; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1407'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.795 ns" { sld_hub:sld_hub_inst|hub_tdo~1406 sld_hub:sld_hub_inst|hub_tdo~1407 } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.225 ns) 4.332 ns sld_hub:sld_hub_inst\|hub_tdo~1409 4 COMB LC_X22_Y17_N9 1 " "Info: 4: + IC(0.344 ns) + CELL(0.225 ns) = 4.332 ns; Loc. = LC_X22_Y17_N9; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1409'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.569 ns" { sld_hub:sld_hub_inst|hub_tdo~1407 sld_hub:sld_hub_inst|hub_tdo~1409 } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.467 ns) 5.711 ns sld_hub:sld_hub_inst\|hub_tdo 5 REG LC_X21_Y18_N0 1 " "Info: 5: + IC(0.912 ns) + CELL(0.467 ns) = 5.711 ns; Loc. = LC_X21_Y18_N0; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.379 ns" { sld_hub:sld_hub_inst|hub_tdo~1409 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 28.02 % ) " "Info: Total cell delay = 1.600 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.111 ns ( 71.98 % ) " "Info: Total interconnect delay = 4.111 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.711 ns" { T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1406 sld_hub:sld_hub_inst|hub_tdo~1407 sld_hub:sld_hub_inst|hub_tdo~1409 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.711 ns" { T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1406 sld_hub:sld_hub_inst|hub_tdo~1407 sld_hub:sld_hub_inst|hub_tdo~1409 sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 2.514ns 0.341ns 0.344ns 0.912ns } { 0.000ns 0.454ns 0.454ns 0.225ns 0.467ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.168 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 522 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 522; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.621 ns) + CELL(0.547 ns) 4.168 ns sld_hub:sld_hub_inst\|hub_tdo 2 REG LC_X21_Y18_N0 1 " "Info: 2: + IC(3.621 ns) + CELL(0.547 ns) = 4.168 ns; Loc. = LC_X21_Y18_N0; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 13.12 % ) " "Info: Total cell delay = 0.547 ns ( 13.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.621 ns ( 86.88 % ) " "Info: Total interconnect delay = 3.621 ns ( 86.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.168 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 3.621ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.168 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 522 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 522; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.621 ns) + CELL(0.547 ns) 4.168 ns T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] 2 REG LC_X21_Y22_N9 4 " "Info: 2: + IC(3.621 ns) + CELL(0.547 ns) = 4.168 ns; Loc. = LC_X21_Y22_N9; Fanout = 4; REG Node = 'T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 13.12 % ) " "Info: Total cell delay = 0.547 ns ( 13.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.621 ns ( 86.88 % ) " "Info: Total interconnect delay = 3.621 ns ( 86.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } { 0.000ns 3.621ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.168 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 3.621ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } { 0.000ns 3.621ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.711 ns" { T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1406 sld_hub:sld_hub_inst|hub_tdo~1407 sld_hub:sld_hub_inst|hub_tdo~1409 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.711 ns" { T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1406 sld_hub:sld_hub_inst|hub_tdo~1407 sld_hub:sld_hub_inst|hub_tdo~1409 sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 2.514ns 0.341ns 0.344ns 0.912ns } { 0.000ns 0.454ns 0.454ns 0.225ns 0.467ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.168 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 3.621ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } { 0.000ns 3.621ns } { 0.000ns 0.547ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 register USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\] register USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\] 633 ps " "Info: Minimum slack time is 633 ps for clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" between source register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\]\" and destination register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.472 ns + Shortest register register " "Info: + Shortest register to register delay is 0.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\] 1 REG LC_X13_Y15_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y15_N4; Fanout = 2; REG Node = 'USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 0.472 ns USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\] 2 REG LC_X13_Y15_N4 2 " "Info: 2: + IC(0.000 ns) + CELL(0.472 ns) = 0.472 ns; Loc. = LC_X13_Y15_N4; Fanout = 2; REG Node = 'USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.472 ns" { USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.472 ns ( 100.00 % ) " "Info: Total cell delay = 0.472 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.472 ns" { USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.472 ns" { USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } { 0.000ns 0.000ns } { 0.000ns 0.472ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.580 ns " "Info: + Latch edge is -1.580 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 20.800 ns -1.580 ns  50 " "Info: Clock period of Destination clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 20.800 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.580 ns " "Info: - Launch edge is -1.580 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 20.800 ns -1.580 ns  50 " "Info: Clock period of Source clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 20.800 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 destination 1.912 ns + Longest register " "Info: + Longest clock path from clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to destination register is 1.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3273 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3273; CLK Node = 'altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.547 ns) 1.912 ns USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\] 2 REG LC_X13_Y15_N4 2 " "Info: 2: + IC(1.365 ns) + CELL(0.547 ns) = 1.912 ns; Loc. = LC_X13_Y15_N4; Fanout = 2; REG Node = 'USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.61 % ) " "Info: Total cell delay = 0.547 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.365 ns ( 71.39 % ) " "Info: Total interconnect delay = 1.365 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } { 0.000ns 1.365ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 source 1.912 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to source register is 1.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3273 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3273; CLK Node = 'altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.547 ns) 1.912 ns USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\] 2 REG LC_X13_Y15_N4 2 " "Info: 2: + IC(1.365 ns) + CELL(0.547 ns) = 1.912 ns; Loc. = LC_X13_Y15_N4; Fanout = 2; REG Node = 'USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortData\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.61 % ) " "Info: Total cell delay = 0.547 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.365 ns ( 71.39 % ) " "Info: Total interconnect delay = 1.365 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } { 0.000ns 1.365ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } { 0.000ns 1.365ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } { 0.000ns 1.365ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 370 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } { 0.000ns 1.365ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } { 0.000ns 1.365ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.472 ns" { USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.472 ns" { USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } { 0.000ns 0.000ns } { 0.000ns 0.472ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } { 0.000ns 1.365ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.912 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[7] } { 0.000ns 1.365ns } { 0.000ns 0.547ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\] SWITCH1 clk_50MHz 14.885 ns register " "Info: tsu for register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\]\" (data pin = \"SWITCH1\", clock pin = \"clk_50MHz\") is 14.885 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.170 ns + Longest pin register " "Info: + Longest pin to register delay is 15.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns SWITCH1 1 PIN PIN_T15 7 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T15; Fanout = 7; PIN Node = 'SWITCH1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SWITCH1 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.866 ns) + CELL(0.340 ns) 9.341 ns Reset_n 2 COMB LC_X8_Y13_N7 568 " "Info: 2: + IC(7.866 ns) + CELL(0.340 ns) = 9.341 ns; Loc. = LC_X8_Y13_N7; Fanout = 568; COMB Node = 'Reset_n'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.206 ns" { SWITCH1 Reset_n } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.162 ns) + CELL(0.667 ns) 15.170 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\] 3 REG LC_X35_Y24_N7 3 " "Info: 3: + IC(5.162 ns) + CELL(0.667 ns) = 15.170 ns; Loc. = LC_X35_Y24_N7; Fanout = 3; REG Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.829 ns" { Reset_n T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] } "NODE_NAME" } } { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 14.12 % ) " "Info: Total cell delay = 2.142 ns ( 14.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.028 ns ( 85.88 % ) " "Info: Total interconnect delay = 13.028 ns ( 85.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.170 ns" { SWITCH1 Reset_n T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.170 ns" { SWITCH1 SWITCH1~out0 Reset_n T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] } { 0.000ns 0.000ns 7.866ns 5.162ns } { 0.000ns 1.135ns 0.340ns 0.667ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk_50MHz altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 -1.580 ns - " "Info: - Offset between input clock \"clk_50MHz\" and output clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is -1.580 ns" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 24 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 destination 1.894 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to destination register is 1.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3273 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3273; CLK Node = 'altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.547 ns) 1.894 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\] 2 REG LC_X35_Y24_N7 3 " "Info: 2: + IC(1.347 ns) + CELL(0.547 ns) = 1.894 ns; Loc. = LC_X35_Y24_N7; Fanout = 3; REG Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.894 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] } "NODE_NAME" } } { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.88 % ) " "Info: Total cell delay = 0.547 ns ( 28.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 71.12 % ) " "Info: Total interconnect delay = 1.347 ns ( 71.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.894 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.894 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] } { 0.000ns 1.347ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.170 ns" { SWITCH1 Reset_n T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.170 ns" { SWITCH1 SWITCH1~out0 Reset_n T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] } { 0.000ns 0.000ns 7.866ns 5.162ns } { 0.000ns 1.135ns 0.340ns 0.667ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.894 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.894 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] } { 0.000ns 1.347ns } { 0.000ns 0.547ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50MHz SevenSeg_D_o\[1\] T8052:u0\|sevenseg_if:SevSeg\|SevenSegMux\[1\] 9.708 ns register " "Info: tco from clock \"clk_50MHz\" to destination pin \"SevenSeg_D_o\[1\]\" through register \"T8052:u0\|sevenseg_if:SevSeg\|SevenSegMux\[1\]\" is 9.708 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_50MHz altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 -1.580 ns + " "Info: + Offset between input clock \"clk_50MHz\" and output clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is -1.580 ns" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 24 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 source 1.894 ns + Longest register " "Info: + Longest clock path from clock \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to source register is 1.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3273 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3273; CLK Node = 'altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.547 ns) 1.894 ns T8052:u0\|sevenseg_if:SevSeg\|SevenSegMux\[1\] 2 REG LC_X49_Y19_N3 26 " "Info: 2: + IC(1.347 ns) + CELL(0.547 ns) = 1.894 ns; Loc. = LC_X49_Y19_N3; Fanout = 26; REG Node = 'T8052:u0\|sevenseg_if:SevSeg\|SevenSegMux\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.894 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] } "NODE_NAME" } } { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.88 % ) " "Info: Total cell delay = 0.547 ns ( 28.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 71.12 % ) " "Info: Total interconnect delay = 1.347 ns ( 71.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.894 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.894 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] } { 0.000ns 1.347ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 130 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.221 ns + Longest register pin " "Info: + Longest register to pin delay is 9.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|sevenseg_if:SevSeg\|SevenSegMux\[1\] 1 REG LC_X49_Y19_N3 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X49_Y19_N3; Fanout = 26; REG Node = 'T8052:u0\|sevenseg_if:SevSeg\|SevenSegMux\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] } "NODE_NAME" } } { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.454 ns) 1.827 ns T8052:u0\|sevenseg_if:SevSeg\|Mux15~12 2 COMB LC_X45_Y17_N4 1 " "Info: 2: + IC(1.373 ns) + CELL(0.454 ns) = 1.827 ns; Loc. = LC_X45_Y17_N4; Fanout = 1; COMB Node = 'T8052:u0\|sevenseg_if:SevSeg\|Mux15~12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.827 ns" { T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] T8052:u0|sevenseg_if:SevSeg|Mux15~12 } "NODE_NAME" } } { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.088 ns) 2.855 ns T8052:u0\|sevenseg_if:SevSeg\|Mux15~13 3 COMB LC_X45_Y18_N1 1 " "Info: 3: + IC(0.940 ns) + CELL(0.088 ns) = 2.855 ns; Loc. = LC_X45_Y18_N1; Fanout = 1; COMB Node = 'T8052:u0\|sevenseg_if:SevSeg\|Mux15~13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.028 ns" { T8052:u0|sevenseg_if:SevSeg|Mux15~12 T8052:u0|sevenseg_if:SevSeg|Mux15~13 } "NODE_NAME" } } { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.340 ns) 4.121 ns T8052:u0\|sevenseg_if:SevSeg\|SevenSeg_D_o\[1\]~1573 4 COMB LC_X45_Y17_N3 1 " "Info: 4: + IC(0.926 ns) + CELL(0.340 ns) = 4.121 ns; Loc. = LC_X45_Y17_N3; Fanout = 1; COMB Node = 'T8052:u0\|sevenseg_if:SevSeg\|SevenSeg_D_o\[1\]~1573'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.266 ns" { T8052:u0|sevenseg_if:SevSeg|Mux15~13 T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1573 } "NODE_NAME" } } { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.454 ns) 5.758 ns T8052:u0\|sevenseg_if:SevSeg\|SevenSeg_D_o\[1\]~1574 5 COMB LC_X50_Y18_N6 1 " "Info: 5: + IC(1.183 ns) + CELL(0.454 ns) = 5.758 ns; Loc. = LC_X50_Y18_N6; Fanout = 1; COMB Node = 'T8052:u0\|sevenseg_if:SevSeg\|SevenSeg_D_o\[1\]~1574'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.637 ns" { T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1573 T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1574 } "NODE_NAME" } } { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(1.622 ns) 9.221 ns SevenSeg_D_o\[1\] 6 PIN PIN_A15 0 " "Info: 6: + IC(1.841 ns) + CELL(1.622 ns) = 9.221 ns; Loc. = PIN_A15; Fanout = 0; PIN Node = 'SevenSeg_D_o\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.463 ns" { T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1574 SevenSeg_D_o[1] } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 32.08 % ) " "Info: Total cell delay = 2.958 ns ( 32.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.263 ns ( 67.92 % ) " "Info: Total interconnect delay = 6.263 ns ( 67.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.221 ns" { T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] T8052:u0|sevenseg_if:SevSeg|Mux15~12 T8052:u0|sevenseg_if:SevSeg|Mux15~13 T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1573 T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1574 SevenSeg_D_o[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.221 ns" { T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] T8052:u0|sevenseg_if:SevSeg|Mux15~12 T8052:u0|sevenseg_if:SevSeg|Mux15~13 T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1573 T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1574 SevenSeg_D_o[1] } { 0.000ns 1.373ns 0.940ns 0.926ns 1.183ns 1.841ns } { 0.000ns 0.454ns 0.088ns 0.340ns 0.454ns 1.622ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.894 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.894 ns" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] } { 0.000ns 1.347ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.221 ns" { T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] T8052:u0|sevenseg_if:SevSeg|Mux15~12 T8052:u0|sevenseg_if:SevSeg|Mux15~13 T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1573 T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1574 SevenSeg_D_o[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.221 ns" { T8052:u0|sevenseg_if:SevSeg|SevenSegMux[1] T8052:u0|sevenseg_if:SevSeg|Mux15~12 T8052:u0|sevenseg_if:SevSeg|Mux15~13 T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1573 T8052:u0|sevenseg_if:SevSeg|SevenSeg_D_o[1]~1574 SevenSeg_D_o[1] } { 0.000ns 1.373ns 0.940ns 0.926ns 1.183ns 1.841ns } { 0.000ns 0.454ns 0.088ns 0.340ns 0.454ns 1.622ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.634 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.634 ns) 1.634 ns altera_reserved_tdo 2 PIN PIN_H15 0 " "Info: 2: + IC(0.000 ns) + CELL(1.634 ns) = 1.634 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.634 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 100.00 % ) " "Info: Total cell delay = 1.634 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.634 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.634 ns" { altera_internal_jtag~TDO altera_reserved_tdo } { 0.000ns 0.000ns } { 0.000ns 1.634ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\] altera_internal_jtag altera_internal_jtag~TCKUTAP 2.138 ns register " "Info: th for register \"T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.138 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.168 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 522 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 522; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.621 ns) + CELL(0.547 ns) 4.168 ns T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\] 2 REG LC_X18_Y19_N9 1 " "Info: 2: + IC(3.621 ns) + CELL(0.547 ns) = 4.168 ns; Loc. = LC_X18_Y19_N9; Fanout = 1; REG Node = 'T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 13.12 % ) " "Info: Total cell delay = 0.547 ns ( 13.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.621 ns ( 86.88 % ) " "Info: Total interconnect delay = 3.621 ns ( 86.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } { 0.000ns 3.621ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y13_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 16; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.089 ns) 2.042 ns T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\] 2 REG LC_X18_Y19_N9 1 " "Info: 2: + IC(1.953 ns) + CELL(0.089 ns) = 2.042 ns; Loc. = LC_X18_Y19_N9; Fanout = 1; REG Node = 'T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { altera_internal_jtag T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 4.36 % ) " "Info: Total cell delay = 0.089 ns ( 4.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.953 ns ( 95.64 % ) " "Info: Total interconnect delay = 1.953 ns ( 95.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { altera_internal_jtag T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.042 ns" { altera_internal_jtag T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } { 0.000ns 1.953ns } { 0.000ns 0.089ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.168 ns" { altera_internal_jtag~TCKUTAP T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } { 0.000ns 3.621ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { altera_internal_jtag T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.042 ns" { altera_internal_jtag T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } { 0.000ns 1.953ns } { 0.000ns 0.089ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 09:34:06 2006 " "Info: Processing ended: Fri Dec 08 09:34:06 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
