

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Nov 11 20:36:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        DFT
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.519 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10503169|  10503169|  52.516 ms|  52.516 ms|  10503170|  10503170|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_19_2_fu_78  |dft_Pipeline_VITIS_LOOP_19_2  |    10253|    10253|  51.265 us|  51.265 us|  10253|  10253|       no|
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |  10503168|  10503168|     10257|          -|          -|  1024|        no|
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    5|    1049|   1092|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     155|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|    1204|   1230|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_19_2_fu_78  |dft_Pipeline_VITIS_LOOP_19_2  |        4|   5|  1049|  1092|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                   |                              |        4|   5|  1049|  1092|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_110_p2   |         +|   0|  0|  12|          11|           1|
    |icmp_ln17_fu_104_p2  |      icmp|   0|  0|  12|          11|          12|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|          22|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  31|          6|    1|          6|
    |imag_op_address0  |  14|          3|   10|         30|
    |imag_op_ce0       |  14|          3|    1|          3|
    |imag_op_we0       |   9|          2|    1|          2|
    |k_fu_48           |   9|          2|   11|         22|
    |real_op_address0  |  14|          3|   10|         30|
    |real_op_ce0       |  14|          3|    1|          3|
    |real_op_we0       |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 114|         24|   36|         98|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   5|   0|    5|          0|
    |bitcast_ln21_reg_175                                 |  32|   0|   32|          0|
    |bitcast_ln22_reg_180                                 |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_19_2_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |imag_op_load_reg_170                                 |  32|   0|   32|          0|
    |k_fu_48                                              |  11|   0|   11|          0|
    |real_op_load_reg_165                                 |  32|   0|   32|          0|
    |trunc_ln20_reg_149                                   |  10|   0|   10|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 155|   0|  155|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|   10|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|   10|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_address1  |  out|   10|   ap_memory|   imag_sample|         array|
|imag_sample_ce1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d1        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q1        |   in|   32|   ap_memory|   imag_sample|         array|
|real_op_address0      |  out|   10|   ap_memory|       real_op|         array|
|real_op_ce0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_we0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_d0            |  out|   32|   ap_memory|       real_op|         array|
|real_op_q0            |   in|   32|   ap_memory|       real_op|         array|
|imag_op_address0      |  out|   10|   ap_memory|       imag_op|         array|
|imag_op_ce0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_we0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_d0            |  out|   32|   ap_memory|       imag_op|         array|
|imag_op_q0            |   in|   32|   ap_memory|       imag_op|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [DFT/dft.cpp:5]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln17 = store i11 0, i11 %k" [DFT/dft.cpp:17]   --->   Operation 16 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_19_2" [DFT/dft.cpp:17]   --->   Operation 17 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%k_1 = load i11 %k" [DFT/dft.cpp:20]   --->   Operation 18 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln17 = icmp_eq  i11 %k_1, i11 1024" [DFT/dft.cpp:17]   --->   Operation 19 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.63ns)   --->   "%add_ln17 = add i11 %k_1, i11 1" [DFT/dft.cpp:17]   --->   Operation 21 'add' 'add_ln17' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %VITIS_LOOP_19_2.split, void %for.end19" [DFT/dft.cpp:17]   --->   Operation 22 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i11 %k_1" [DFT/dft.cpp:17]   --->   Operation 23 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i11 %k_1" [DFT/dft.cpp:20]   --->   Operation 24 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%real_op_addr = getelementptr i32 %real_op, i64 0, i64 %zext_ln17" [DFT/dft.cpp:21]   --->   Operation 25 'getelementptr' 'real_op_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%real_op_load = load i10 %real_op_addr" [DFT/dft.cpp:21]   --->   Operation 26 'load' 'real_op_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%imag_op_addr = getelementptr i32 %imag_op, i64 0, i64 %zext_ln17" [DFT/dft.cpp:22]   --->   Operation 27 'getelementptr' 'imag_op_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%imag_op_load = load i10 %imag_op_addr" [DFT/dft.cpp:22]   --->   Operation 28 'load' 'imag_op_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln17 = store i11 %add_ln17, i11 %k" [DFT/dft.cpp:17]   --->   Operation 29 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [DFT/dft.cpp:30]   --->   Operation 30 'ret' 'ret_ln30' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%real_op_load = load i10 %real_op_addr" [DFT/dft.cpp:21]   --->   Operation 31 'load' 'real_op_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%imag_op_load = load i10 %imag_op_addr" [DFT/dft.cpp:22]   --->   Operation 32 'load' 'imag_op_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.31>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %real_op_load" [DFT/dft.cpp:21]   --->   Operation 33 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %imag_op_load" [DFT/dft.cpp:22]   --->   Operation 34 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (3.31ns)   --->   "%call_ln22 = call void @dft_Pipeline_VITIS_LOOP_19_2, i32 %bitcast_ln22, i32 %bitcast_ln21, i32 %imag_op, i10 %trunc_ln20, i32 %real_op, i10 %trunc_ln20, i32 %real_sample, i32 %cos_coefficients_table, i32 %sin_coefficients_table" [DFT/dft.cpp:22]   --->   Operation 35 'call' 'call_ln22' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [DFT/dft.cpp:7]   --->   Operation 36 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln22 = call void @dft_Pipeline_VITIS_LOOP_19_2, i32 %bitcast_ln22, i32 %bitcast_ln21, i32 %imag_op, i10 %trunc_ln20, i32 %real_op, i10 %trunc_ln20, i32 %real_sample, i32 %cos_coefficients_table, i32 %sin_coefficients_table" [DFT/dft.cpp:22]   --->   Operation 37 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_19_2" [DFT/dft.cpp:17]   --->   Operation 38 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_sample]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imag_sample]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ real_op]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ imag_op]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cos_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                 (alloca           ) [ 011111]
spectopmodule_ln5 (spectopmodule    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
store_ln17        (store            ) [ 000000]
br_ln17           (br               ) [ 000000]
k_1               (load             ) [ 000000]
icmp_ln17         (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
add_ln17          (add              ) [ 000000]
br_ln17           (br               ) [ 000000]
zext_ln17         (zext             ) [ 000000]
trunc_ln20        (trunc            ) [ 000111]
real_op_addr      (getelementptr    ) [ 000100]
imag_op_addr      (getelementptr    ) [ 000100]
store_ln17        (store            ) [ 000000]
ret_ln30          (ret              ) [ 000000]
real_op_load      (load             ) [ 000010]
imag_op_load      (load             ) [ 000010]
bitcast_ln21      (bitcast          ) [ 000001]
bitcast_ln22      (bitcast          ) [ 000001]
specloopname_ln7  (specloopname     ) [ 000000]
call_ln22         (call             ) [ 000000]
br_ln17           (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_sample">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_sample"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag_sample">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_sample"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imag_op">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cos_coefficients_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_coefficients_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_VITIS_LOOP_19_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="k_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="real_op_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="11" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="10" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_op_load/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="imag_op_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="11" slack="0"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imag_op_load/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_dft_Pipeline_VITIS_LOOP_19_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="10" slack="2"/>
<pin id="84" dir="0" index="5" bw="32" slack="0"/>
<pin id="85" dir="0" index="6" bw="10" slack="2"/>
<pin id="86" dir="0" index="7" bw="32" slack="0"/>
<pin id="87" dir="0" index="8" bw="32" slack="0"/>
<pin id="88" dir="0" index="9" bw="32" slack="0"/>
<pin id="89" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln17_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="k_1_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="1"/>
<pin id="103" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln17_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln17_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln17_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln20_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln17_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="1"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="bitcast_ln21_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="bitcast_ln22_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="k_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="149" class="1005" name="trunc_ln20_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="2"/>
<pin id="151" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="155" class="1005" name="real_op_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="1"/>
<pin id="157" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="real_op_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="imag_op_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="1"/>
<pin id="162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="real_op_load_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_load "/>
</bind>
</comp>

<comp id="170" class="1005" name="imag_op_load_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_load "/>
</bind>
</comp>

<comp id="175" class="1005" name="bitcast_ln21_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21 "/>
</bind>
</comp>

<comp id="180" class="1005" name="bitcast_ln22_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="101" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="125"><net_src comp="101" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="110" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="131" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="138"><net_src comp="135" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="142"><net_src comp="48" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="152"><net_src comp="122" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="78" pin=6"/></net>

<net id="158"><net_src comp="52" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="163"><net_src comp="65" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="168"><net_src comp="59" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="173"><net_src comp="72" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="178"><net_src comp="131" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="183"><net_src comp="135" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_op | {4 5 }
	Port: imag_op | {4 5 }
 - Input state : 
	Port: dft : real_sample | {4 5 }
	Port: dft : real_op | {2 3 }
	Port: dft : imag_op | {2 3 }
	Port: dft : cos_coefficients_table | {4 5 }
	Port: dft : sin_coefficients_table | {4 5 }
  - Chain level:
	State 1
		store_ln17 : 1
	State 2
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		zext_ln17 : 1
		trunc_ln20 : 1
		real_op_addr : 2
		real_op_load : 3
		imag_op_addr : 2
		imag_op_load : 3
		store_ln17 : 2
	State 3
	State 4
		call_ln22 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_dft_Pipeline_VITIS_LOOP_19_2_fu_78 |    5    | 11.3546 |   989   |   866   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln17_fu_110            |    0    |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   icmp   |            icmp_ln17_fu_104            |    0    |    0    |    0    |    11   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   zext   |            zext_ln17_fu_116            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln20_fu_122           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    5    | 11.3546 |   989   |   889   |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|cos_coefficients_table|    2   |    0   |    0   |
|sin_coefficients_table|    2   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |    4   |    0   |    0   |
+----------------------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|bitcast_ln21_reg_175|   32   |
|bitcast_ln22_reg_180|   32   |
|imag_op_addr_reg_160|   10   |
|imag_op_load_reg_170|   32   |
|      k_reg_139     |   11   |
|real_op_addr_reg_155|   10   |
|real_op_load_reg_165|   32   |
| trunc_ln20_reg_149 |   10   |
+--------------------+--------+
|        Total       |   169  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_59            |  p0  |   2  |  10  |   20   ||    9    |
|            grp_access_fu_72            |  p0  |   2  |  10  |   20   ||    9    |
| grp_dft_Pipeline_VITIS_LOOP_19_2_fu_78 |  p1  |   2  |  32  |   64   ||    9    |
| grp_dft_Pipeline_VITIS_LOOP_19_2_fu_78 |  p2  |   2  |  32  |   64   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   168  ||  6.352  ||    36   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   11   |   989  |   889  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |    -   |   169  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   17   |  1158  |   925  |
+-----------+--------+--------+--------+--------+--------+
