Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : FPM_final
Version: U-2022.12-SP7
Date   : Thu Dec 28 23:36:34 2023
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: operand1_reg/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: B1/product[31]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPM_final          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  operand1_reg/out_reg[31]/CK (DFF_X1)                    0.00       0.00 r
  operand1_reg/out_reg[31]/Q (DFF_X1)                     0.08       0.08 f
  operand1_reg/out[31] (Registers_0)                      0.00       0.08 f
  B1/A[31] (FPM)                                          0.00       0.08 f
  B1/U97/ZN (XNOR2_X1)                                    0.04       0.12 r
  B1/U111/ZN (NOR2_X1)                                    0.02       0.14 f
  B1/product[31] (FPM)                                    0.00       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.35       0.35
  output external delay                                  -0.21       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: operand2_reg/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: B1/product[1]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPM_final          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  operand2_reg/out_reg[31]/CK (DFF_X1)                    0.00       0.00 r
  operand2_reg/out_reg[31]/Q (DFF_X1)                     0.08       0.08 r
  operand2_reg/out[31] (Registers_2)                      0.00       0.08 r
  B1/B[31] (FPM)                                          0.00       0.08 r
  B1/U76/ZN (OAI22_X1)                                    0.04       0.12 f
  B1/U58/ZN (OAI21_X1)                                    0.04       0.16 r
  B1/N_instance/A_mantissa[23] (normalizer)               0.00       0.16 r
  B1/N_instance/U16/ZN (OR2_X1)                           0.04       0.20 r
  B1/N_instance/U5/Z (BUF_X1)                             0.06       0.26 r
  B1/N_instance/U597/ZN (OAI22_X1)                        0.04       0.30 f
  B1/N_instance/O_mantissa[1] (normalizer)                0.00       0.30 f
  B1/product[1] (FPM)                                     0.00       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.35       0.35
  output external delay                                  -0.21       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: operand2_reg/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: B1/product[2]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPM_final          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  operand2_reg/out_reg[31]/CK (DFF_X1)                    0.00       0.00 r
  operand2_reg/out_reg[31]/Q (DFF_X1)                     0.08       0.08 r
  operand2_reg/out[31] (Registers_2)                      0.00       0.08 r
  B1/B[31] (FPM)                                          0.00       0.08 r
  B1/U76/ZN (OAI22_X1)                                    0.04       0.12 f
  B1/U58/ZN (OAI21_X1)                                    0.04       0.16 r
  B1/N_instance/A_mantissa[23] (normalizer)               0.00       0.16 r
  B1/N_instance/U16/ZN (OR2_X1)                           0.04       0.20 r
  B1/N_instance/U5/Z (BUF_X1)                             0.06       0.26 r
  B1/N_instance/U594/ZN (OAI222_X1)                       0.05       0.31 f
  B1/N_instance/O_mantissa[2] (normalizer)                0.00       0.31 f
  B1/product[2] (FPM)                                     0.00       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.35       0.35
  output external delay                                  -0.21       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: operand2_reg/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: B1/product[3]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPM_final          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  operand2_reg/out_reg[31]/CK (DFF_X1)                    0.00       0.00 r
  operand2_reg/out_reg[31]/Q (DFF_X1)                     0.08       0.08 r
  operand2_reg/out[31] (Registers_2)                      0.00       0.08 r
  B1/B[31] (FPM)                                          0.00       0.08 r
  B1/U76/ZN (OAI22_X1)                                    0.04       0.12 f
  B1/U58/ZN (OAI21_X1)                                    0.04       0.16 r
  B1/N_instance/A_mantissa[23] (normalizer)               0.00       0.16 r
  B1/N_instance/U552/ZN (NOR2_X1)                         0.03       0.20 f
  B1/N_instance/U209/ZN (NAND3_X1)                        0.06       0.26 r
  B1/N_instance/U596/ZN (OAI221_X1)                       0.05       0.31 f
  B1/N_instance/O_mantissa[3] (normalizer)                0.00       0.31 f
  B1/product[3] (FPM)                                     0.00       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.35       0.35
  output external delay                                  -0.21       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: operand2_reg/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: B1/product[4]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPM_final          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  operand2_reg/out_reg[31]/CK (DFF_X1)                    0.00       0.00 r
  operand2_reg/out_reg[31]/Q (DFF_X1)                     0.08       0.08 r
  operand2_reg/out[31] (Registers_2)                      0.00       0.08 r
  B1/B[31] (FPM)                                          0.00       0.08 r
  B1/U76/ZN (OAI22_X1)                                    0.04       0.12 f
  B1/U58/ZN (OAI21_X1)                                    0.04       0.16 r
  B1/N_instance/A_mantissa[23] (normalizer)               0.00       0.16 r
  B1/N_instance/U552/ZN (NOR2_X1)                         0.03       0.20 f
  B1/N_instance/U209/ZN (NAND3_X1)                        0.06       0.26 r
  B1/N_instance/U595/ZN (OAI221_X1)                       0.05       0.31 f
  B1/N_instance/O_mantissa[4] (normalizer)                0.00       0.31 f
  B1/product[4] (FPM)                                     0.00       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.35       0.35
  output external delay                                  -0.21       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: operand2_reg/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: B1/product[5]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPM_final          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  operand2_reg/out_reg[31]/CK (DFF_X1)                    0.00       0.00 r
  operand2_reg/out_reg[31]/Q (DFF_X1)                     0.08       0.08 r
  operand2_reg/out[31] (Registers_2)                      0.00       0.08 r
  B1/B[31] (FPM)                                          0.00       0.08 r
  B1/U76/ZN (OAI22_X1)                                    0.04       0.12 f
  B1/U58/ZN (OAI21_X1)                                    0.04       0.16 r
  B1/N_instance/A_mantissa[23] (normalizer)               0.00       0.16 r
  B1/N_instance/U552/ZN (NOR2_X1)                         0.03       0.20 f
  B1/N_instance/U210/ZN (NAND2_X1)                        0.08       0.28 r
  B1/N_instance/U598/ZN (OAI211_X1)                       0.06       0.33 f
  B1/N_instance/O_mantissa[5] (normalizer)                0.00       0.33 f
  B1/product[5] (FPM)                                     0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.35       0.35
  output external delay                                  -0.21       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: operand2_reg/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: B1/product[16]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPM_final          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  operand2_reg/out_reg[0]/CK (DFF_X1)                     0.00       0.00 r
  operand2_reg/out_reg[0]/Q (DFF_X1)                      0.09       0.09 r
  operand2_reg/out[0] (Registers_2)                       0.00       0.09 r
  B1/B[0] (FPM)                                           0.00       0.09 r
  B1/mult_50/B[0] (FPM_DW02_mult_0)                       0.00       0.09 r
  B1/mult_50/S4_0/S (FA_X1)                               0.08       0.17 r
  B1/mult_50/FS_1/A[21] (FPM_DW01_add_0)                  0.00       0.17 r
  B1/mult_50/FS_1/SUM[21] (FPM_DW01_add_0)                0.00       0.17 r
  B1/mult_50/PRODUCT[23] (FPM_DW02_mult_0)                0.00       0.17 r
  B1/U54/ZN (AOI22_X1)                                    0.03       0.20 f
  B1/U53/ZN (INV_X1)                                      0.07       0.27 r
  B1/N_instance/A_mantissa[0] (normalizer)                0.00       0.27 r
  B1/N_instance/U545/ZN (AOI221_X1)                       0.05       0.33 f
  B1/N_instance/U608/ZN (NAND4_X1)                        0.02       0.35 r
  B1/N_instance/O_mantissa[16] (normalizer)               0.00       0.35 r
  B1/product[16] (FPM)                                    0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.35       0.35
  output external delay                                  -0.21       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: operand2_reg/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: B1/product[19]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPM_final          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  operand2_reg/out_reg[0]/CK (DFF_X1)                     0.00       0.00 r
  operand2_reg/out_reg[0]/Q (DFF_X1)                      0.09       0.09 r
  operand2_reg/out[0] (Registers_2)                       0.00       0.09 r
  B1/B[0] (FPM)                                           0.00       0.09 r
  B1/mult_50/B[0] (FPM_DW02_mult_0)                       0.00       0.09 r
  B1/mult_50/S4_0/S (FA_X1)                               0.08       0.17 r
  B1/mult_50/FS_1/A[21] (FPM_DW01_add_0)                  0.00       0.17 r
  B1/mult_50/FS_1/SUM[21] (FPM_DW01_add_0)                0.00       0.17 r
  B1/mult_50/PRODUCT[23] (FPM_DW02_mult_0)                0.00       0.17 r
  B1/U54/ZN (AOI22_X1)                                    0.03       0.20 f
  B1/U53/ZN (INV_X1)                                      0.07       0.27 r
  B1/N_instance/A_mantissa[0] (normalizer)                0.00       0.27 r
  B1/N_instance/U547/ZN (AOI221_X1)                       0.05       0.33 f
  B1/N_instance/U609/ZN (NAND4_X1)                        0.02       0.35 r
  B1/N_instance/O_mantissa[19] (normalizer)               0.00       0.35 r
  B1/product[19] (FPM)                                    0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.35       0.35
  output external delay                                  -0.21       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: operand2_reg/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: B1/product[20]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPM_final          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  operand2_reg/out_reg[0]/CK (DFF_X1)                     0.00       0.00 r
  operand2_reg/out_reg[0]/Q (DFF_X1)                      0.09       0.09 r
  operand2_reg/out[0] (Registers_2)                       0.00       0.09 r
  B1/B[0] (FPM)                                           0.00       0.09 r
  B1/mult_50/B[0] (FPM_DW02_mult_0)                       0.00       0.09 r
  B1/mult_50/S4_0/S (FA_X1)                               0.08       0.17 r
  B1/mult_50/FS_1/A[21] (FPM_DW01_add_0)                  0.00       0.17 r
  B1/mult_50/FS_1/SUM[21] (FPM_DW01_add_0)                0.00       0.17 r
  B1/mult_50/PRODUCT[23] (FPM_DW02_mult_0)                0.00       0.17 r
  B1/U54/ZN (AOI22_X1)                                    0.03       0.20 f
  B1/U53/ZN (INV_X1)                                      0.07       0.27 r
  B1/N_instance/A_mantissa[0] (normalizer)                0.00       0.27 r
  B1/N_instance/U549/ZN (AOI221_X1)                       0.05       0.33 f
  B1/N_instance/U610/ZN (NAND4_X1)                        0.02       0.35 r
  B1/N_instance/O_mantissa[20] (normalizer)               0.00       0.35 r
  B1/product[20] (FPM)                                    0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.35       0.35
  output external delay                                  -0.21       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: operand2_reg/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: B1/product[8]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPM_final          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  operand2_reg/out_reg[0]/CK (DFF_X1)                     0.00       0.00 r
  operand2_reg/out_reg[0]/Q (DFF_X1)                      0.09       0.09 r
  operand2_reg/out[0] (Registers_2)                       0.00       0.09 r
  B1/B[0] (FPM)                                           0.00       0.09 r
  B1/mult_50/B[0] (FPM_DW02_mult_0)                       0.00       0.09 r
  B1/mult_50/S4_0/S (FA_X1)                               0.08       0.17 r
  B1/mult_50/FS_1/A[21] (FPM_DW01_add_0)                  0.00       0.17 r
  B1/mult_50/FS_1/SUM[21] (FPM_DW01_add_0)                0.00       0.17 r
  B1/mult_50/PRODUCT[23] (FPM_DW02_mult_0)                0.00       0.17 r
  B1/U54/ZN (AOI22_X1)                                    0.03       0.20 f
  B1/U53/ZN (INV_X1)                                      0.07       0.27 r
  B1/N_instance/A_mantissa[0] (normalizer)                0.00       0.27 r
  B1/N_instance/U539/ZN (AOI221_X1)                       0.05       0.33 f
  B1/N_instance/U614/ZN (NAND3_X1)                        0.03       0.35 r
  B1/N_instance/O_mantissa[8] (normalizer)                0.00       0.35 r
  B1/product[8] (FPM)                                     0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.35       0.35
  output external delay                                  -0.21       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


1
