{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519131677112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519131677113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 14:01:16 2018 " "Processing started: Tue Feb 20 14:01:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519131677113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519131677113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519131677113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519131677284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519131677284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-rtl " "Found design unit 1: uart_top-rtl" {  } { { "../../vhdl/uart_top.vhdl" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519131687695 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../../vhdl/uart_top.vhdl" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519131687695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519131687695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "UartMain.v(340) " "Verilog HDL warning at UartMain.v(340): extended using \"x\" or \"z\"" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 340 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1519131687700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v 6 6 " "Found 6 design units, including 6 entities, in source file /home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519131687701 ""} { "Info" "ISGN_ENTITY_NAME" "2 Buffer " "Found entity 2: Buffer" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519131687701 ""} { "Info" "ISGN_ENTITY_NAME" "3 BufferedTx " "Found entity 3: BufferedTx" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519131687701 ""} { "Info" "ISGN_ENTITY_NAME" "4 Sender2 " "Found entity 4: Sender2" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519131687701 ""} { "Info" "ISGN_ENTITY_NAME" "5 Led " "Found entity 5: Led" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519131687701 ""} { "Info" "ISGN_ENTITY_NAME" "6 UartMain " "Found entity 6: UartMain" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519131687701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519131687701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_top " "Elaborating entity \"uart_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519131687758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartMain UartMain:u " "Elaborating entity \"UartMain\" for hierarchy \"UartMain:u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sender2 UartMain:u\|Sender2:u " "Elaborating entity \"Sender2\" for hierarchy \"UartMain:u\|Sender2:u\"" {  } { { "../../generated/UartMain.v" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687775 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T14 UartMain.v(280) " "Verilog HDL or VHDL warning at UartMain.v(280): object \"T14\" assigned a value but never read" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519131687776 "|uart_top|UartMain:u|Sender2:u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T15 UartMain.v(286) " "Verilog HDL or VHDL warning at UartMain.v(286): object \"T15\" assigned a value but never read" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519131687776 "|uart_top|UartMain:u|Sender2:u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T17 UartMain.v(297) " "Verilog HDL or VHDL warning at UartMain.v(297): object \"T17\" assigned a value but never read" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519131687776 "|uart_top|UartMain:u|Sender2:u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferedTx UartMain:u\|Sender2:u\|BufferedTx:tx " "Elaborating entity \"BufferedTx\" for hierarchy \"UartMain:u\|Sender2:u\|BufferedTx:tx\"" {  } { { "../../generated/UartMain.v" "tx" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx UartMain:u\|Sender2:u\|BufferedTx:tx\|Tx:tx " "Elaborating entity \"Tx\" for hierarchy \"UartMain:u\|Sender2:u\|BufferedTx:tx\|Tx:tx\"" {  } { { "../../generated/UartMain.v" "tx" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687781 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T44 UartMain.v(9) " "Verilog HDL or VHDL warning at UartMain.v(9): object \"T44\" assigned a value but never read" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519131687782 "|uart_top|UartMain:u|Sender2:u|BufferedTx:tx|Tx:tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T46 UartMain.v(22) " "Verilog HDL or VHDL warning at UartMain.v(22): object \"T46\" assigned a value but never read" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519131687782 "|uart_top|UartMain:u|Sender2:u|BufferedTx:tx|Tx:tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T47 UartMain.v(28) " "Verilog HDL or VHDL warning at UartMain.v(28): object \"T47\" assigned a value but never read" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519131687782 "|uart_top|UartMain:u|Sender2:u|BufferedTx:tx|Tx:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 UartMain.v(92) " "Verilog HDL assignment warning at UartMain.v(92): truncated value with size 12 to match size of target (11)" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519131687782 "|uart_top|UartMain:u|Sender2:u|BufferedTx:tx|Tx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer UartMain:u\|Sender2:u\|BufferedTx:tx\|Buffer:buf_ " "Elaborating entity \"Buffer\" for hierarchy \"UartMain:u\|Sender2:u\|BufferedTx:tx\|Buffer:buf_\"" {  } { { "../../generated/UartMain.v" "buf_" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T9 UartMain.v(187) " "Verilog HDL or VHDL warning at UartMain.v(187): object \"T9\" assigned a value but never read" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519131687792 "|uart_top|UartMain:u|Sender2:u|BufferedTx:tx|Buffer:buf_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T10 UartMain.v(195) " "Verilog HDL or VHDL warning at UartMain.v(195): object \"T10\" assigned a value but never read" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519131687792 "|uart_top|UartMain:u|Sender2:u|BufferedTx:tx|Buffer:buf_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led UartMain:u\|Led:l " "Elaborating entity \"Led\" for hierarchy \"UartMain:u\|Led:l\"" {  } { { "../../generated/UartMain.v" "l" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T5 UartMain.v(384) " "Verilog HDL or VHDL warning at UartMain.v(384): object \"T5\" assigned a value but never read" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519131687795 "|uart_top|UartMain:u|Led:l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6 UartMain.v(389) " "Verilog HDL or VHDL warning at UartMain.v(389): object \"T6\" assigned a value but never read" {  } { { "../../generated/UartMain.v" "" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/generated/UartMain.v" 389 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519131687796 "|uart_top|UartMain:u|Led:l"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "io_led\[0\] u " "Port \"io_led\[0\]\" does not exist in macrofunction \"u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687820 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "io_led\[1\] u " "Port \"io_led\[1\]\" does not exist in macrofunction \"u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687820 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "io_led\[2\] u " "Port \"io_led\[2\]\" does not exist in macrofunction \"u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687821 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "io_led\[3\] u " "Port \"io_led\[3\]\" does not exist in macrofunction \"u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687821 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "io_led\[4\] u " "Port \"io_led\[4\]\" does not exist in macrofunction \"u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687821 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "io_led\[5\] u " "Port \"io_led\[5\]\" does not exist in macrofunction \"u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687821 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "io_led\[6\] u " "Port \"io_led\[6\]\" does not exist in macrofunction \"u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687821 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "io_led\[7\] u " "Port \"io_led\[7\]\" does not exist in macrofunction \"u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687821 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "io_led\[8\] u " "Port \"io_led\[8\]\" does not exist in macrofunction \"u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687821 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "io_led\[9\] u " "Port \"io_led\[9\]\" does not exist in macrofunction \"u\"" {  } { { "../../vhdl/uart_top.vhdl" "u" { Text "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/vhdl/uart_top.vhdl" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519131687821 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1519131687828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/quartus/altde2-115/uart.map.smsg " "Generated suppressed messages file /home/maze/Files/Studies/Master/Advanced-Computer-Architectures/ACA-2018/examples/quartus/altde2-115/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519131687879 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519131687916 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 20 14:01:27 2018 " "Processing ended: Tue Feb 20 14:01:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519131687916 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519131687916 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519131687916 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519131687916 ""}
