Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Disp7Segmentos/sevenSeg.v" in library work
Compiling verilog file "Transmitter.v" in library work
Module <sevenSeg> compiled
Compiling verilog file "Transistor.v" in library work
Module <Transmitter> compiled
Compiling verilog file "Receiver.v" in library work
Module <Transistor> compiled
Compiling verilog file "GTV.v" in library work
Module <Receiver> compiled
Compiling verilog file "Top.v" in library work
Module <GTV> compiled
Module <Top> compiled
No errors in compilation
Analysis of file <"Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top> in library <work>.

Analyzing hierarchy for module <Transmitter> in library <work>.

Analyzing hierarchy for module <Receiver> in library <work>.

Analyzing hierarchy for module <GTV> in library <work>.

Analyzing hierarchy for module <Transistor> in library <work>.

Analyzing hierarchy for module <sevenSeg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top>.
WARNING:Xst:863 - "Top.v" line 30: Name conflict (<reset> and <RESET>, renaming reset as reset_rnm0).
Module <Top> is correct for synthesis.
 
Analyzing module <Transmitter> in library <work>.
Module <Transmitter> is correct for synthesis.
 
Analyzing module <Receiver> in library <work>.
Module <Receiver> is correct for synthesis.
 
Analyzing module <GTV> in library <work>.
Module <GTV> is correct for synthesis.
 
Analyzing module <Transistor> in library <work>.
Module <Transistor> is correct for synthesis.
 
Analyzing module <sevenSeg> in library <work>.
Module <sevenSeg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <count> in unit <GTV> has a constant value of 000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Transmitter>.
    Related source file is "Transmitter.v".
WARNING:Xst:646 - Signal <localDatatToDisplay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <localDestinationSW>.
    Found 2-bit register for signal <localOriginSW>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Transmitter> synthesized.


Synthesizing Unit <Receiver>.
    Related source file is "Receiver.v".
WARNING:Xst:647 - Input <origin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <localDisplayData>.
    Found 2-bit comparator equal for signal <localDisplayData$cmp_eq0000> created at line 37.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Receiver> synthesized.


Synthesizing Unit <GTV>.
    Related source file is "GTV.v".
    Found 2-bit register for signal <localGTV>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <GTV> synthesized.


Synthesizing Unit <Transistor>.
    Related source file is "Transistor.v".
WARNING:Xst:1305 - Output <transistor> is never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <transitor> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Transistor> synthesized.


Synthesizing Unit <sevenSeg>.
    Related source file is "../Disp7Segmentos/sevenSeg.v".
    Found 1-bit xor2 for signal <a$xor0000> created at line 41.
    Found 1-bit xor2 for signal <a$xor0001> created at line 41.
Unit <sevenSeg> synthesized.


Synthesizing Unit <Top>.
    Related source file is "Top.v".
WARNING:Xst:653 - Signal <reset_rnm0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 2-bit register                                        : 3
 4-bit register                                        : 1
# Comparators                                          : 1
 2-bit comparator equal                                : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <localGTV_0> in Unit <gtv> is equivalent to the following FF/Latch, which will be removed : <localGTV_1> 
WARNING:Xst:1710 - FF/Latch <localGTV_0> (without init value) has a constant value of 0 in block <gtv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <localGTV<1:0>> (without init value) have a constant value of 0 in block <GTV>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 1
 2-bit comparator equal                                : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...

Optimizing unit <Receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.
FlipFlop receiver/localDisplayData_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop receiver/localDisplayData_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop receiver/localDisplayData_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop receiver/localDisplayData_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 14
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 4
#      LUT4                        : 8
# FlipFlops/Latches                : 12
#      FDC                         : 8
#      FDE                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 11
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                        7  out of    960     0%  
 Number of Slice Flip Flops:              4  out of   1920     0%  
 Number of 4 input LUTs:                 13  out of   1920     0%  
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of     83    36%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 3.781ns
   Maximum output required time after clock: 5.406ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 48 / 16
-------------------------------------------------------------------------
Offset:              3.781ns (Levels of Logic = 3)
  Source:            DESTINATION<0> (PAD)
  Destination:       receiver/localDisplayData_3 (FF)
  Destination Clock: CLK rising

  Data Path: DESTINATION<0> to receiver/localDisplayData_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  DESTINATION_0_IBUF (DESTINATION_0_IBUF)
     LUT4:I0->O            4   0.612   0.651  receiver/localDisplayData_cmp_eq000021 (receiver/localDisplayData_cmp_eq0000)
     LUT2:I0->O            2   0.612   0.000  receiver/localDisplayData_mux0000<3>1 (receiver/localDisplayData_mux0000<3>)
     FDC:D                     0.268          receiver/localDisplayData_3
    ----------------------------------------
    Total                      3.781ns (2.598ns logic, 1.183ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 36 / 15
-------------------------------------------------------------------------
Offset:              5.406ns (Levels of Logic = 2)
  Source:            receiver/localDisplayData_0 (FF)
  Destination:       A (PAD)
  Source Clock:      CLK rising

  Data Path: receiver/localDisplayData_0 to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.514   0.754  receiver/localDisplayData_0 (receiver/localDisplayData_0)
     LUT4:I0->O            1   0.612   0.357  display/d1 (D_OBUF)
     OBUF:I->O                 3.169          D_OBUF (D)
    ----------------------------------------
    Total                      5.406ns (4.295ns logic, 1.111ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.86 secs
 
--> 

Total memory usage is 4498180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

