Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Aryan/Documents/University/Computer Architecture/Session5/basic_multiplier_tb_isim_beh.exe -prj C:/Users/Aryan/Documents/University/Computer Architecture/Session5/basic_multiplier_tb_beh.prj work.basic_multiplier_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Aryan/Documents/University/Computer Architecture/Session5/half_adder.vhd" into library work
Parsing VHDL file "C:/Users/Aryan/Documents/University/Computer Architecture/Session5/full_adder.vhd" into library work
Parsing VHDL file "C:/Users/Aryan/Documents/University/Computer Architecture/Session5/and2.vhd" into library work
Parsing VHDL file "C:/Users/Aryan/Documents/University/Computer Architecture/Session5/basic_multiplier.vhd" into library work
Parsing VHDL file "C:/Users/Aryan/Documents/University/Computer Architecture/Session5/basic_multiplier_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity and2 [and2_default]
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture structure of entity full_adder [full_adder_default]
Compiling architecture structure of entity basic_multiplier [basic_multiplier_default]
Compiling architecture behavior of entity basic_multiplier_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/Aryan/Documents/University/Computer Architecture/Session5/basic_multiplier_tb_isim_beh.exe
Fuse Memory Usage: 35696 KB
Fuse CPU Usage: 905 ms
