// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "09/10/2021 14:01:21"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module beep (
	rst,
	clk,
	cnt,
	cnt_500ms,
	freq_cnt,
	freq_data,
	beep);
input 	rst;
input 	clk;
output 	[24:0] cnt;
output 	[2:0] cnt_500ms;
output 	[17:0] freq_cnt;
output 	[17:0] freq_data;
output 	beep;

// Design Ports Information
// cnt[0]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[2]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[3]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[4]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[5]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[6]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[7]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[8]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[9]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[10]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[11]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[12]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[13]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[14]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[15]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[16]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[17]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[18]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[19]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[20]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[21]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[22]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[23]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[24]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_500ms[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_500ms[1]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_500ms[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[2]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[3]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[4]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[6]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[7]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[8]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[9]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[10]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[11]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[12]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[13]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[14]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[15]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[16]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_cnt[17]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[0]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[3]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[4]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[5]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[6]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[7]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[8]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[9]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[10]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[11]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[12]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[13]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[14]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[15]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[16]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_data[17]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// beep	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \cnt[0]~output_o ;
wire \cnt[1]~output_o ;
wire \cnt[2]~output_o ;
wire \cnt[3]~output_o ;
wire \cnt[4]~output_o ;
wire \cnt[5]~output_o ;
wire \cnt[6]~output_o ;
wire \cnt[7]~output_o ;
wire \cnt[8]~output_o ;
wire \cnt[9]~output_o ;
wire \cnt[10]~output_o ;
wire \cnt[11]~output_o ;
wire \cnt[12]~output_o ;
wire \cnt[13]~output_o ;
wire \cnt[14]~output_o ;
wire \cnt[15]~output_o ;
wire \cnt[16]~output_o ;
wire \cnt[17]~output_o ;
wire \cnt[18]~output_o ;
wire \cnt[19]~output_o ;
wire \cnt[20]~output_o ;
wire \cnt[21]~output_o ;
wire \cnt[22]~output_o ;
wire \cnt[23]~output_o ;
wire \cnt[24]~output_o ;
wire \cnt_500ms[0]~output_o ;
wire \cnt_500ms[1]~output_o ;
wire \cnt_500ms[2]~output_o ;
wire \freq_cnt[0]~output_o ;
wire \freq_cnt[1]~output_o ;
wire \freq_cnt[2]~output_o ;
wire \freq_cnt[3]~output_o ;
wire \freq_cnt[4]~output_o ;
wire \freq_cnt[5]~output_o ;
wire \freq_cnt[6]~output_o ;
wire \freq_cnt[7]~output_o ;
wire \freq_cnt[8]~output_o ;
wire \freq_cnt[9]~output_o ;
wire \freq_cnt[10]~output_o ;
wire \freq_cnt[11]~output_o ;
wire \freq_cnt[12]~output_o ;
wire \freq_cnt[13]~output_o ;
wire \freq_cnt[14]~output_o ;
wire \freq_cnt[15]~output_o ;
wire \freq_cnt[16]~output_o ;
wire \freq_cnt[17]~output_o ;
wire \freq_data[0]~output_o ;
wire \freq_data[1]~output_o ;
wire \freq_data[2]~output_o ;
wire \freq_data[3]~output_o ;
wire \freq_data[4]~output_o ;
wire \freq_data[5]~output_o ;
wire \freq_data[6]~output_o ;
wire \freq_data[7]~output_o ;
wire \freq_data[8]~output_o ;
wire \freq_data[9]~output_o ;
wire \freq_data[10]~output_o ;
wire \freq_data[11]~output_o ;
wire \freq_data[12]~output_o ;
wire \freq_data[13]~output_o ;
wire \freq_data[14]~output_o ;
wire \freq_data[15]~output_o ;
wire \freq_data[16]~output_o ;
wire \freq_data[17]~output_o ;
wire \beep~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Add0~0_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \cnt[0]~reg0_q ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \cnt[1]~reg0_q ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \cnt[2]~reg0_q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \cnt[3]~reg0_q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \cnt[4]~reg0_q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \cnt[5]~reg0_q ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \cnt[7]~reg0_q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \cnt[8]~reg0_q ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \cnt[9]~reg0_q ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \cnt[10]~reg0_q ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \cnt~1_combout ;
wire \cnt[11]~reg0_q ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \cnt~2_combout ;
wire \cnt[12]~reg0_q ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \cnt~3_combout ;
wire \cnt[13]~reg0_q ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \cnt~4_combout ;
wire \cnt[14]~reg0_q ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \cnt[15]~reg0_q ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \cnt~5_combout ;
wire \cnt[16]~reg0_q ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \cnt[17]~reg0_q ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \cnt~6_combout ;
wire \cnt[18]~reg0_q ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \cnt~7_combout ;
wire \cnt[19]~reg0_q ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \cnt~8_combout ;
wire \cnt[20]~reg0_q ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \cnt~9_combout ;
wire \cnt[21]~reg0_q ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \cnt~10_combout ;
wire \cnt[22]~reg0_q ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \cnt[23]~reg0_q ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \cnt~11_combout ;
wire \cnt[24]~reg0_q ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal0~7_combout ;
wire \Add0~12_combout ;
wire \cnt~0_combout ;
wire \cnt[6]~reg0_q ;
wire \cnt_500ms[1]~1_combout ;
wire \cnt_500ms[1]~reg0_q ;
wire \cnt_500ms[2]~2_combout ;
wire \cnt_500ms[2]~reg0_q ;
wire \cnt_500ms[0]~0_combout ;
wire \cnt_500ms[0]~reg0_q ;
wire \freq_cnt[0]~18_combout ;
wire \freq_cnt[0]~19 ;
wire \freq_cnt[1]~20_combout ;
wire \freq_cnt[1]~reg0_q ;
wire \freq_cnt[1]~21 ;
wire \freq_cnt[2]~22_combout ;
wire \freq_cnt[2]~reg0_q ;
wire \freq_cnt[2]~23 ;
wire \freq_cnt[3]~24_combout ;
wire \freq_cnt[3]~reg0_q ;
wire \freq_cnt[3]~25 ;
wire \freq_cnt[4]~26_combout ;
wire \freq_cnt[4]~reg0_q ;
wire \freq_cnt[4]~27 ;
wire \freq_cnt[5]~28_combout ;
wire \freq_cnt[5]~reg0_q ;
wire \freq_cnt[5]~29 ;
wire \freq_cnt[6]~30_combout ;
wire \freq_cnt[6]~reg0_q ;
wire \freq_cnt[6]~31 ;
wire \freq_cnt[7]~32_combout ;
wire \freq_cnt[7]~reg0_q ;
wire \freq_cnt[7]~33 ;
wire \freq_cnt[8]~34_combout ;
wire \freq_cnt[8]~reg0_q ;
wire \freq_cnt[8]~35 ;
wire \freq_cnt[9]~36_combout ;
wire \freq_cnt[9]~reg0_q ;
wire \freq_cnt[9]~37 ;
wire \freq_cnt[10]~38_combout ;
wire \freq_cnt[10]~reg0_q ;
wire \freq_cnt[10]~39 ;
wire \freq_cnt[11]~40_combout ;
wire \freq_cnt[11]~reg0_q ;
wire \Decoder0~2_combout ;
wire \freq_data[11]~reg0_q ;
wire \Decoder1~0_combout ;
wire \freq_data[15]~reg0_q ;
wire \Equal2~7_combout ;
wire \WideOr4~0_combout ;
wire \freq_data[9]~reg0_q ;
wire \freq_data~2_combout ;
wire \freq_data[8]~reg0_q ;
wire \Equal2~6_combout ;
wire \WideOr1~0_combout ;
wire \freq_data[14]~reg0_q ;
wire \freq_cnt[11]~41 ;
wire \freq_cnt[12]~42_combout ;
wire \freq_cnt[12]~reg0_q ;
wire \freq_cnt[12]~43 ;
wire \freq_cnt[13]~44_combout ;
wire \freq_cnt[13]~reg0_q ;
wire \freq_cnt[13]~45 ;
wire \freq_cnt[14]~46_combout ;
wire \freq_cnt[14]~reg0_q ;
wire \freq_cnt[14]~47 ;
wire \freq_cnt[15]~48_combout ;
wire \freq_cnt[15]~reg0_q ;
wire \Equal2~9_combout ;
wire \WideOr3~0_combout ;
wire \freq_data[12]~reg0_q ;
wire \WideOr2~0_combout ;
wire \freq_data[13]~reg0_q ;
wire \Equal2~8_combout ;
wire \Equal2~10_combout ;
wire \freq_cnt[15]~49 ;
wire \freq_cnt[16]~50_combout ;
wire \freq_cnt[16]~reg0_q ;
wire \freq_cnt[16]~51 ;
wire \freq_cnt[17]~52_combout ;
wire \freq_cnt[17]~reg0_q ;
wire \WideOr0~0_combout ;
wire \freq_data[17]~reg0_q ;
wire \Equal2~5_combout ;
wire \freq_data~0_combout ;
wire \freq_data[4]~reg0_q ;
wire \Equal2~2_combout ;
wire \WideOr6~0_combout ;
wire \freq_data[3]~reg0_q ;
wire \WideOr7~0_combout ;
wire \freq_data[2]~reg0_q ;
wire \Equal2~1_combout ;
wire \freq_data~1_combout ;
wire \freq_data[6]~reg0_q ;
wire \Decoder0~1_combout ;
wire \freq_data[7]~reg0_q ;
wire \Equal2~3_combout ;
wire \WideOr8~0_combout ;
wire \freq_data[0]~reg0_q ;
wire \Decoder0~0_combout ;
wire \freq_data[1]~reg0_q ;
wire \Equal2~0_combout ;
wire \Equal2~4_combout ;
wire \always2~0_combout ;
wire \freq_cnt[0]~reg0_q ;
wire \LessThan0~17_combout ;
wire \LessThan0~19_combout ;
wire \LessThan0~18_combout ;
wire \LessThan0~20_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~21_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~22_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~23_combout ;
wire \LessThan0~24_combout ;
wire \beep~reg0_q ;


// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \cnt[0]~output (
	.i(\cnt[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[0]~output .bus_hold = "false";
defparam \cnt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \cnt[1]~output (
	.i(\cnt[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[1]~output .bus_hold = "false";
defparam \cnt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \cnt[2]~output (
	.i(\cnt[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[2]~output .bus_hold = "false";
defparam \cnt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \cnt[3]~output (
	.i(\cnt[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[3]~output .bus_hold = "false";
defparam \cnt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \cnt[4]~output (
	.i(\cnt[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[4]~output .bus_hold = "false";
defparam \cnt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneive_io_obuf \cnt[5]~output (
	.i(\cnt[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[5]~output .bus_hold = "false";
defparam \cnt[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \cnt[6]~output (
	.i(\cnt[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[6]~output .bus_hold = "false";
defparam \cnt[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \cnt[7]~output (
	.i(\cnt[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[7]~output .bus_hold = "false";
defparam \cnt[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \cnt[8]~output (
	.i(\cnt[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[8]~output .bus_hold = "false";
defparam \cnt[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \cnt[9]~output (
	.i(\cnt[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[9]~output .bus_hold = "false";
defparam \cnt[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \cnt[10]~output (
	.i(\cnt[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[10]~output .bus_hold = "false";
defparam \cnt[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \cnt[11]~output (
	.i(\cnt[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[11]~output .bus_hold = "false";
defparam \cnt[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \cnt[12]~output (
	.i(\cnt[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[12]~output .bus_hold = "false";
defparam \cnt[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \cnt[13]~output (
	.i(\cnt[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[13]~output .bus_hold = "false";
defparam \cnt[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \cnt[14]~output (
	.i(\cnt[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[14]~output .bus_hold = "false";
defparam \cnt[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \cnt[15]~output (
	.i(\cnt[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[15]~output .bus_hold = "false";
defparam \cnt[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \cnt[16]~output (
	.i(\cnt[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[16]~output .bus_hold = "false";
defparam \cnt[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \cnt[17]~output (
	.i(\cnt[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[17]~output .bus_hold = "false";
defparam \cnt[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \cnt[18]~output (
	.i(\cnt[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[18]~output .bus_hold = "false";
defparam \cnt[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \cnt[19]~output (
	.i(\cnt[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[19]~output .bus_hold = "false";
defparam \cnt[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \cnt[20]~output (
	.i(\cnt[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[20]~output .bus_hold = "false";
defparam \cnt[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \cnt[21]~output (
	.i(\cnt[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[21]~output .bus_hold = "false";
defparam \cnt[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \cnt[22]~output (
	.i(\cnt[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[22]~output .bus_hold = "false";
defparam \cnt[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \cnt[23]~output (
	.i(\cnt[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[23]~output .bus_hold = "false";
defparam \cnt[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \cnt[24]~output (
	.i(\cnt[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[24]~output .bus_hold = "false";
defparam \cnt[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \cnt_500ms[0]~output (
	.i(\cnt_500ms[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt_500ms[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt_500ms[0]~output .bus_hold = "false";
defparam \cnt_500ms[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \cnt_500ms[1]~output (
	.i(\cnt_500ms[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt_500ms[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt_500ms[1]~output .bus_hold = "false";
defparam \cnt_500ms[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \cnt_500ms[2]~output (
	.i(\cnt_500ms[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt_500ms[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt_500ms[2]~output .bus_hold = "false";
defparam \cnt_500ms[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \freq_cnt[0]~output (
	.i(\freq_cnt[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[0]~output .bus_hold = "false";
defparam \freq_cnt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \freq_cnt[1]~output (
	.i(\freq_cnt[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[1]~output .bus_hold = "false";
defparam \freq_cnt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \freq_cnt[2]~output (
	.i(\freq_cnt[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[2]~output .bus_hold = "false";
defparam \freq_cnt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \freq_cnt[3]~output (
	.i(\freq_cnt[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[3]~output .bus_hold = "false";
defparam \freq_cnt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \freq_cnt[4]~output (
	.i(\freq_cnt[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[4]~output .bus_hold = "false";
defparam \freq_cnt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \freq_cnt[5]~output (
	.i(\freq_cnt[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[5]~output .bus_hold = "false";
defparam \freq_cnt[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \freq_cnt[6]~output (
	.i(\freq_cnt[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[6]~output .bus_hold = "false";
defparam \freq_cnt[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \freq_cnt[7]~output (
	.i(\freq_cnt[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[7]~output .bus_hold = "false";
defparam \freq_cnt[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \freq_cnt[8]~output (
	.i(\freq_cnt[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[8]~output .bus_hold = "false";
defparam \freq_cnt[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \freq_cnt[9]~output (
	.i(\freq_cnt[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[9]~output .bus_hold = "false";
defparam \freq_cnt[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \freq_cnt[10]~output (
	.i(\freq_cnt[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[10]~output .bus_hold = "false";
defparam \freq_cnt[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \freq_cnt[11]~output (
	.i(\freq_cnt[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[11]~output .bus_hold = "false";
defparam \freq_cnt[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \freq_cnt[12]~output (
	.i(\freq_cnt[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[12]~output .bus_hold = "false";
defparam \freq_cnt[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \freq_cnt[13]~output (
	.i(\freq_cnt[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[13]~output .bus_hold = "false";
defparam \freq_cnt[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \freq_cnt[14]~output (
	.i(\freq_cnt[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[14]~output .bus_hold = "false";
defparam \freq_cnt[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \freq_cnt[15]~output (
	.i(\freq_cnt[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[15]~output .bus_hold = "false";
defparam \freq_cnt[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \freq_cnt[16]~output (
	.i(\freq_cnt[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[16]~output .bus_hold = "false";
defparam \freq_cnt[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \freq_cnt[17]~output (
	.i(\freq_cnt[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_cnt[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_cnt[17]~output .bus_hold = "false";
defparam \freq_cnt[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \freq_data[0]~output (
	.i(!\freq_data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[0]~output .bus_hold = "false";
defparam \freq_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \freq_data[1]~output (
	.i(!\freq_data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[1]~output .bus_hold = "false";
defparam \freq_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \freq_data[2]~output (
	.i(!\freq_data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[2]~output .bus_hold = "false";
defparam \freq_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \freq_data[3]~output (
	.i(\freq_data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[3]~output .bus_hold = "false";
defparam \freq_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \freq_data[4]~output (
	.i(!\freq_data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[4]~output .bus_hold = "false";
defparam \freq_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \freq_data[5]~output (
	.i(!\freq_data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[5]~output .bus_hold = "false";
defparam \freq_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \freq_data[6]~output (
	.i(!\freq_data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[6]~output .bus_hold = "false";
defparam \freq_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \freq_data[7]~output (
	.i(\freq_data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[7]~output .bus_hold = "false";
defparam \freq_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \freq_data[8]~output (
	.i(!\freq_data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[8]~output .bus_hold = "false";
defparam \freq_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \freq_data[9]~output (
	.i(\freq_data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[9]~output .bus_hold = "false";
defparam \freq_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \freq_data[10]~output (
	.i(\freq_data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[10]~output .bus_hold = "false";
defparam \freq_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \freq_data[11]~output (
	.i(!\freq_data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[11]~output .bus_hold = "false";
defparam \freq_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \freq_data[12]~output (
	.i(\freq_data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[12]~output .bus_hold = "false";
defparam \freq_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \freq_data[13]~output (
	.i(!\freq_data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[13]~output .bus_hold = "false";
defparam \freq_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \freq_data[14]~output (
	.i(!\freq_data[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[14]~output .bus_hold = "false";
defparam \freq_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \freq_data[15]~output (
	.i(!\freq_data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[15]~output .bus_hold = "false";
defparam \freq_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \freq_data[16]~output (
	.i(\freq_data[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[16]~output .bus_hold = "false";
defparam \freq_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \freq_data[17]~output (
	.i(!\freq_data[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\freq_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \freq_data[17]~output .bus_hold = "false";
defparam \freq_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \beep~output (
	.i(\beep~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\beep~output_o ),
	.obar());
// synopsys translate_off
defparam \beep~output .bus_hold = "false";
defparam \beep~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \cnt[0]~reg0_q  $ (VCC)
// \Add0~1  = CARRY(\cnt[0]~reg0_q )

	.dataa(gnd),
	.datab(\cnt[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \cnt[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[0]~reg0 .is_wysiwyg = "true";
defparam \cnt[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\cnt[1]~reg0_q  & (!\Add0~1 )) # (!\cnt[1]~reg0_q  & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!\cnt[1]~reg0_q ))

	.dataa(\cnt[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \cnt[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[1]~reg0 .is_wysiwyg = "true";
defparam \cnt[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\cnt[2]~reg0_q  & (\Add0~3  $ (GND))) # (!\cnt[2]~reg0_q  & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((\cnt[2]~reg0_q  & !\Add0~3 ))

	.dataa(\cnt[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \cnt[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[2]~reg0 .is_wysiwyg = "true";
defparam \cnt[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\cnt[3]~reg0_q  & (!\Add0~5 )) # (!\cnt[3]~reg0_q  & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!\cnt[3]~reg0_q ))

	.dataa(gnd),
	.datab(\cnt[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \cnt[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[3]~reg0 .is_wysiwyg = "true";
defparam \cnt[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\cnt[4]~reg0_q  & (\Add0~7  $ (GND))) # (!\cnt[4]~reg0_q  & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((\cnt[4]~reg0_q  & !\Add0~7 ))

	.dataa(gnd),
	.datab(\cnt[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \cnt[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[4]~reg0 .is_wysiwyg = "true";
defparam \cnt[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\cnt[5]~reg0_q  & (!\Add0~9 )) # (!\cnt[5]~reg0_q  & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!\cnt[5]~reg0_q ))

	.dataa(gnd),
	.datab(\cnt[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \cnt[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[5]~reg0 .is_wysiwyg = "true";
defparam \cnt[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\cnt[6]~reg0_q  & (\Add0~11  $ (GND))) # (!\cnt[6]~reg0_q  & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((\cnt[6]~reg0_q  & !\Add0~11 ))

	.dataa(gnd),
	.datab(\cnt[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\cnt[7]~reg0_q  & (!\Add0~13 )) # (!\cnt[7]~reg0_q  & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!\cnt[7]~reg0_q ))

	.dataa(\cnt[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h5A5F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \cnt[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[7]~reg0 .is_wysiwyg = "true";
defparam \cnt[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\cnt[8]~reg0_q  & (\Add0~15  $ (GND))) # (!\cnt[8]~reg0_q  & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((\cnt[8]~reg0_q  & !\Add0~15 ))

	.dataa(gnd),
	.datab(\cnt[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \cnt[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[8]~reg0 .is_wysiwyg = "true";
defparam \cnt[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!\cnt[7]~reg0_q  & (!\cnt[6]~reg0_q  & (!\cnt[8]~reg0_q  & \cnt[5]~reg0_q )))

	.dataa(\cnt[7]~reg0_q ),
	.datab(\cnt[6]~reg0_q ),
	.datac(\cnt[8]~reg0_q ),
	.datad(\cnt[5]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0100;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\cnt[1]~reg0_q  & (\cnt[4]~reg0_q  & (\cnt[3]~reg0_q  & \cnt[2]~reg0_q )))

	.dataa(\cnt[1]~reg0_q ),
	.datab(\cnt[4]~reg0_q ),
	.datac(\cnt[3]~reg0_q ),
	.datad(\cnt[2]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8000;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\cnt[9]~reg0_q  & (!\Add0~17 )) # (!\cnt[9]~reg0_q  & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!\cnt[9]~reg0_q ))

	.dataa(\cnt[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \cnt[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[9]~reg0 .is_wysiwyg = "true";
defparam \cnt[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\cnt[10]~reg0_q  & (\Add0~19  $ (GND))) # (!\cnt[10]~reg0_q  & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((\cnt[10]~reg0_q  & !\Add0~19 ))

	.dataa(gnd),
	.datab(\cnt[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \cnt[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[10]~reg0 .is_wysiwyg = "true";
defparam \cnt[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\cnt[11]~reg0_q  & (!\Add0~21 )) # (!\cnt[11]~reg0_q  & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!\cnt[11]~reg0_q ))

	.dataa(\cnt[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \cnt~1 (
// Equation(s):
// \cnt~1_combout  = (\Add0~22_combout  & !\Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~22_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~1 .lut_mask = 16'h00F0;
defparam \cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \cnt[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[11]~reg0 .is_wysiwyg = "true";
defparam \cnt[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\cnt[12]~reg0_q  & (\Add0~23  $ (GND))) # (!\cnt[12]~reg0_q  & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((\cnt[12]~reg0_q  & !\Add0~23 ))

	.dataa(\cnt[12]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \cnt~2 (
// Equation(s):
// \cnt~2_combout  = (\Add0~24_combout  & !\Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~24_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~2 .lut_mask = 16'h00F0;
defparam \cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \cnt[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[12]~reg0 .is_wysiwyg = "true";
defparam \cnt[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\cnt[13]~reg0_q  & (!\Add0~25 )) # (!\cnt[13]~reg0_q  & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!\cnt[13]~reg0_q ))

	.dataa(\cnt[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \cnt~3 (
// Equation(s):
// \cnt~3_combout  = (!\Equal0~7_combout  & \Add0~26_combout )

	.dataa(gnd),
	.datab(\Equal0~7_combout ),
	.datac(\Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~3 .lut_mask = 16'h3030;
defparam \cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \cnt[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[13]~reg0 .is_wysiwyg = "true";
defparam \cnt[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (\cnt[14]~reg0_q  & (\Add0~27  $ (GND))) # (!\cnt[14]~reg0_q  & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((\cnt[14]~reg0_q  & !\Add0~27 ))

	.dataa(\cnt[14]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \cnt~4 (
// Equation(s):
// \cnt~4_combout  = (!\Equal0~7_combout  & \Add0~28_combout )

	.dataa(gnd),
	.datab(\Equal0~7_combout ),
	.datac(gnd),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~4 .lut_mask = 16'h3300;
defparam \cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \cnt[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[14]~reg0 .is_wysiwyg = "true";
defparam \cnt[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\cnt[15]~reg0_q  & (!\Add0~29 )) # (!\cnt[15]~reg0_q  & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!\cnt[15]~reg0_q ))

	.dataa(\cnt[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \cnt[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[15]~reg0 .is_wysiwyg = "true";
defparam \cnt[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\cnt[16]~reg0_q  & (\Add0~31  $ (GND))) # (!\cnt[16]~reg0_q  & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((\cnt[16]~reg0_q  & !\Add0~31 ))

	.dataa(gnd),
	.datab(\cnt[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \cnt~5 (
// Equation(s):
// \cnt~5_combout  = (\Add0~32_combout  & !\Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~32_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~5 .lut_mask = 16'h00F0;
defparam \cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \cnt[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[16]~reg0 .is_wysiwyg = "true";
defparam \cnt[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\cnt[17]~reg0_q  & (!\Add0~33 )) # (!\cnt[17]~reg0_q  & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!\cnt[17]~reg0_q ))

	.dataa(\cnt[17]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h5A5F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \cnt[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[17]~reg0 .is_wysiwyg = "true";
defparam \cnt[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (\cnt[18]~reg0_q  & (\Add0~35  $ (GND))) # (!\cnt[18]~reg0_q  & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((\cnt[18]~reg0_q  & !\Add0~35 ))

	.dataa(\cnt[18]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hA50A;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \cnt~6 (
// Equation(s):
// \cnt~6_combout  = (!\Equal0~7_combout  & \Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~7_combout ),
	.datad(\Add0~36_combout ),
	.cin(gnd),
	.combout(\cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~6 .lut_mask = 16'h0F00;
defparam \cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \cnt[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[18]~reg0 .is_wysiwyg = "true";
defparam \cnt[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\cnt[19]~reg0_q  & (!\Add0~37 )) # (!\cnt[19]~reg0_q  & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!\cnt[19]~reg0_q ))

	.dataa(gnd),
	.datab(\cnt[19]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h3C3F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \cnt~7 (
// Equation(s):
// \cnt~7_combout  = (!\Equal0~7_combout  & \Add0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~7_combout ),
	.datad(\Add0~38_combout ),
	.cin(gnd),
	.combout(\cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~7 .lut_mask = 16'h0F00;
defparam \cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N29
dffeas \cnt[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[19]~reg0 .is_wysiwyg = "true";
defparam \cnt[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\cnt[20]~reg0_q  & (\Add0~39  $ (GND))) # (!\cnt[20]~reg0_q  & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((\cnt[20]~reg0_q  & !\Add0~39 ))

	.dataa(gnd),
	.datab(\cnt[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \cnt~8 (
// Equation(s):
// \cnt~8_combout  = (!\Equal0~7_combout  & \Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~7_combout ),
	.datad(\Add0~40_combout ),
	.cin(gnd),
	.combout(\cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~8 .lut_mask = 16'h0F00;
defparam \cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \cnt[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[20]~reg0 .is_wysiwyg = "true";
defparam \cnt[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\cnt[21]~reg0_q  & (!\Add0~41 )) # (!\cnt[21]~reg0_q  & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!\cnt[21]~reg0_q ))

	.dataa(gnd),
	.datab(\cnt[21]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h3C3F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \cnt~9 (
// Equation(s):
// \cnt~9_combout  = (!\Equal0~7_combout  & \Add0~42_combout )

	.dataa(gnd),
	.datab(\Equal0~7_combout ),
	.datac(gnd),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~9 .lut_mask = 16'h3300;
defparam \cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \cnt[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[21]~reg0 .is_wysiwyg = "true";
defparam \cnt[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (\cnt[22]~reg0_q  & (\Add0~43  $ (GND))) # (!\cnt[22]~reg0_q  & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((\cnt[22]~reg0_q  & !\Add0~43 ))

	.dataa(\cnt[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \cnt~10 (
// Equation(s):
// \cnt~10_combout  = (\Add0~44_combout  & !\Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~44_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~10 .lut_mask = 16'h00F0;
defparam \cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \cnt[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[22]~reg0 .is_wysiwyg = "true";
defparam \cnt[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\cnt[23]~reg0_q  & (!\Add0~45 )) # (!\cnt[23]~reg0_q  & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!\cnt[23]~reg0_q ))

	.dataa(\cnt[23]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h5A5F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \cnt[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[23]~reg0 .is_wysiwyg = "true";
defparam \cnt[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = \Add0~47  $ (!\cnt[24]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cnt[24]~reg0_q ),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hF00F;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \cnt~11 (
// Equation(s):
// \cnt~11_combout  = (!\Equal0~7_combout  & \Add0~48_combout )

	.dataa(gnd),
	.datab(\Equal0~7_combout ),
	.datac(gnd),
	.datad(\Add0~48_combout ),
	.cin(gnd),
	.combout(\cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~11 .lut_mask = 16'h3300;
defparam \cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \cnt[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[24]~reg0 .is_wysiwyg = "true";
defparam \cnt[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\cnt[22]~reg0_q  & (\cnt[21]~reg0_q  & (\cnt[24]~reg0_q  & !\cnt[23]~reg0_q )))

	.dataa(\cnt[22]~reg0_q ),
	.datab(\cnt[21]~reg0_q ),
	.datac(\cnt[24]~reg0_q ),
	.datad(\cnt[23]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0080;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\cnt[11]~reg0_q  & (\cnt[12]~reg0_q  & (!\cnt[10]~reg0_q  & !\cnt[9]~reg0_q )))

	.dataa(\cnt[11]~reg0_q ),
	.datab(\cnt[12]~reg0_q ),
	.datac(\cnt[10]~reg0_q ),
	.datad(\cnt[9]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0008;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\cnt[17]~reg0_q  & (\cnt[20]~reg0_q  & (\cnt[18]~reg0_q  & \cnt[19]~reg0_q )))

	.dataa(\cnt[17]~reg0_q ),
	.datab(\cnt[20]~reg0_q ),
	.datac(\cnt[18]~reg0_q ),
	.datad(\cnt[19]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h4000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\cnt[16]~reg0_q  & (\cnt[14]~reg0_q  & (\cnt[13]~reg0_q  & !\cnt[15]~reg0_q )))

	.dataa(\cnt[16]~reg0_q ),
	.datab(\cnt[14]~reg0_q ),
	.datac(\cnt[13]~reg0_q ),
	.datad(\cnt[15]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0080;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~3_combout  & (\Equal0~1_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\Equal0~5_combout  & (\cnt[0]~reg0_q  & (\Equal0~6_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~5_combout ),
	.datab(\cnt[0]~reg0_q ),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h8000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \cnt~0 (
// Equation(s):
// \cnt~0_combout  = (!\Equal0~7_combout  & \Add0~12_combout )

	.dataa(gnd),
	.datab(\Equal0~7_combout ),
	.datac(\Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~0 .lut_mask = 16'h3030;
defparam \cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \cnt[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[6]~reg0 .is_wysiwyg = "true";
defparam \cnt[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \cnt_500ms[1]~1 (
// Equation(s):
// \cnt_500ms[1]~1_combout  = (\cnt_500ms[0]~reg0_q  & ((\cnt_500ms[1]~reg0_q  $ (\Equal0~7_combout )))) # (!\cnt_500ms[0]~reg0_q  & (\cnt_500ms[1]~reg0_q  & ((!\Equal0~7_combout ) # (!\cnt_500ms[2]~reg0_q ))))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[2]~reg0_q ),
	.datac(\cnt_500ms[1]~reg0_q ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\cnt_500ms[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms[1]~1 .lut_mask = 16'h1AF0;
defparam \cnt_500ms[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N15
dffeas \cnt_500ms[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_500ms[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_500ms[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[1]~reg0 .is_wysiwyg = "true";
defparam \cnt_500ms[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \cnt_500ms[2]~2 (
// Equation(s):
// \cnt_500ms[2]~2_combout  = (\cnt_500ms[1]~reg0_q  & ((\cnt_500ms[2]~reg0_q  & ((!\Equal0~7_combout ))) # (!\cnt_500ms[2]~reg0_q  & (\cnt_500ms[0]~reg0_q  & \Equal0~7_combout )))) # (!\cnt_500ms[1]~reg0_q  & (((\cnt_500ms[2]~reg0_q ))))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[2]~reg0_q ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\cnt_500ms[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms[2]~2 .lut_mask = 16'h38F0;
defparam \cnt_500ms[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \cnt_500ms[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_500ms[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_500ms[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[2]~reg0 .is_wysiwyg = "true";
defparam \cnt_500ms[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \cnt_500ms[0]~0 (
// Equation(s):
// \cnt_500ms[0]~0_combout  = (\cnt_500ms[0]~reg0_q  & (((!\Equal0~7_combout )))) # (!\cnt_500ms[0]~reg0_q  & (\Equal0~7_combout  & ((!\cnt_500ms[1]~reg0_q ) # (!\cnt_500ms[2]~reg0_q ))))

	.dataa(\cnt_500ms[2]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[0]~reg0_q ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\cnt_500ms[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms[0]~0 .lut_mask = 16'h07F0;
defparam \cnt_500ms[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \cnt_500ms[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_500ms[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_500ms[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[0]~reg0 .is_wysiwyg = "true";
defparam \cnt_500ms[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \freq_cnt[0]~18 (
// Equation(s):
// \freq_cnt[0]~18_combout  = \freq_cnt[0]~reg0_q  $ (VCC)
// \freq_cnt[0]~19  = CARRY(\freq_cnt[0]~reg0_q )

	.dataa(\freq_cnt[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\freq_cnt[0]~18_combout ),
	.cout(\freq_cnt[0]~19 ));
// synopsys translate_off
defparam \freq_cnt[0]~18 .lut_mask = 16'h55AA;
defparam \freq_cnt[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \freq_cnt[1]~20 (
// Equation(s):
// \freq_cnt[1]~20_combout  = (\freq_cnt[1]~reg0_q  & (!\freq_cnt[0]~19 )) # (!\freq_cnt[1]~reg0_q  & ((\freq_cnt[0]~19 ) # (GND)))
// \freq_cnt[1]~21  = CARRY((!\freq_cnt[0]~19 ) # (!\freq_cnt[1]~reg0_q ))

	.dataa(gnd),
	.datab(\freq_cnt[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[0]~19 ),
	.combout(\freq_cnt[1]~20_combout ),
	.cout(\freq_cnt[1]~21 ));
// synopsys translate_off
defparam \freq_cnt[1]~20 .lut_mask = 16'h3C3F;
defparam \freq_cnt[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \freq_cnt[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[1]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[1]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \freq_cnt[2]~22 (
// Equation(s):
// \freq_cnt[2]~22_combout  = (\freq_cnt[2]~reg0_q  & (\freq_cnt[1]~21  $ (GND))) # (!\freq_cnt[2]~reg0_q  & (!\freq_cnt[1]~21  & VCC))
// \freq_cnt[2]~23  = CARRY((\freq_cnt[2]~reg0_q  & !\freq_cnt[1]~21 ))

	.dataa(gnd),
	.datab(\freq_cnt[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[1]~21 ),
	.combout(\freq_cnt[2]~22_combout ),
	.cout(\freq_cnt[2]~23 ));
// synopsys translate_off
defparam \freq_cnt[2]~22 .lut_mask = 16'hC30C;
defparam \freq_cnt[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \freq_cnt[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[2]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[2]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \freq_cnt[3]~24 (
// Equation(s):
// \freq_cnt[3]~24_combout  = (\freq_cnt[3]~reg0_q  & (!\freq_cnt[2]~23 )) # (!\freq_cnt[3]~reg0_q  & ((\freq_cnt[2]~23 ) # (GND)))
// \freq_cnt[3]~25  = CARRY((!\freq_cnt[2]~23 ) # (!\freq_cnt[3]~reg0_q ))

	.dataa(\freq_cnt[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[2]~23 ),
	.combout(\freq_cnt[3]~24_combout ),
	.cout(\freq_cnt[3]~25 ));
// synopsys translate_off
defparam \freq_cnt[3]~24 .lut_mask = 16'h5A5F;
defparam \freq_cnt[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \freq_cnt[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[3]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[3]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \freq_cnt[4]~26 (
// Equation(s):
// \freq_cnt[4]~26_combout  = (\freq_cnt[4]~reg0_q  & (\freq_cnt[3]~25  $ (GND))) # (!\freq_cnt[4]~reg0_q  & (!\freq_cnt[3]~25  & VCC))
// \freq_cnt[4]~27  = CARRY((\freq_cnt[4]~reg0_q  & !\freq_cnt[3]~25 ))

	.dataa(\freq_cnt[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[3]~25 ),
	.combout(\freq_cnt[4]~26_combout ),
	.cout(\freq_cnt[4]~27 ));
// synopsys translate_off
defparam \freq_cnt[4]~26 .lut_mask = 16'hA50A;
defparam \freq_cnt[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \freq_cnt[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[4]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[4]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \freq_cnt[5]~28 (
// Equation(s):
// \freq_cnt[5]~28_combout  = (\freq_cnt[5]~reg0_q  & (!\freq_cnt[4]~27 )) # (!\freq_cnt[5]~reg0_q  & ((\freq_cnt[4]~27 ) # (GND)))
// \freq_cnt[5]~29  = CARRY((!\freq_cnt[4]~27 ) # (!\freq_cnt[5]~reg0_q ))

	.dataa(\freq_cnt[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[4]~27 ),
	.combout(\freq_cnt[5]~28_combout ),
	.cout(\freq_cnt[5]~29 ));
// synopsys translate_off
defparam \freq_cnt[5]~28 .lut_mask = 16'h5A5F;
defparam \freq_cnt[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \freq_cnt[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[5]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[5]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \freq_cnt[6]~30 (
// Equation(s):
// \freq_cnt[6]~30_combout  = (\freq_cnt[6]~reg0_q  & (\freq_cnt[5]~29  $ (GND))) # (!\freq_cnt[6]~reg0_q  & (!\freq_cnt[5]~29  & VCC))
// \freq_cnt[6]~31  = CARRY((\freq_cnt[6]~reg0_q  & !\freq_cnt[5]~29 ))

	.dataa(\freq_cnt[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[5]~29 ),
	.combout(\freq_cnt[6]~30_combout ),
	.cout(\freq_cnt[6]~31 ));
// synopsys translate_off
defparam \freq_cnt[6]~30 .lut_mask = 16'hA50A;
defparam \freq_cnt[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \freq_cnt[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[6]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[6]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \freq_cnt[7]~32 (
// Equation(s):
// \freq_cnt[7]~32_combout  = (\freq_cnt[7]~reg0_q  & (!\freq_cnt[6]~31 )) # (!\freq_cnt[7]~reg0_q  & ((\freq_cnt[6]~31 ) # (GND)))
// \freq_cnt[7]~33  = CARRY((!\freq_cnt[6]~31 ) # (!\freq_cnt[7]~reg0_q ))

	.dataa(\freq_cnt[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[6]~31 ),
	.combout(\freq_cnt[7]~32_combout ),
	.cout(\freq_cnt[7]~33 ));
// synopsys translate_off
defparam \freq_cnt[7]~32 .lut_mask = 16'h5A5F;
defparam \freq_cnt[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \freq_cnt[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[7]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[7]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \freq_cnt[8]~34 (
// Equation(s):
// \freq_cnt[8]~34_combout  = (\freq_cnt[8]~reg0_q  & (\freq_cnt[7]~33  $ (GND))) # (!\freq_cnt[8]~reg0_q  & (!\freq_cnt[7]~33  & VCC))
// \freq_cnt[8]~35  = CARRY((\freq_cnt[8]~reg0_q  & !\freq_cnt[7]~33 ))

	.dataa(\freq_cnt[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[7]~33 ),
	.combout(\freq_cnt[8]~34_combout ),
	.cout(\freq_cnt[8]~35 ));
// synopsys translate_off
defparam \freq_cnt[8]~34 .lut_mask = 16'hA50A;
defparam \freq_cnt[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \freq_cnt[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[8]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[8]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \freq_cnt[9]~36 (
// Equation(s):
// \freq_cnt[9]~36_combout  = (\freq_cnt[9]~reg0_q  & (!\freq_cnt[8]~35 )) # (!\freq_cnt[9]~reg0_q  & ((\freq_cnt[8]~35 ) # (GND)))
// \freq_cnt[9]~37  = CARRY((!\freq_cnt[8]~35 ) # (!\freq_cnt[9]~reg0_q ))

	.dataa(gnd),
	.datab(\freq_cnt[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[8]~35 ),
	.combout(\freq_cnt[9]~36_combout ),
	.cout(\freq_cnt[9]~37 ));
// synopsys translate_off
defparam \freq_cnt[9]~36 .lut_mask = 16'h3C3F;
defparam \freq_cnt[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \freq_cnt[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[9]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[9]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \freq_cnt[10]~38 (
// Equation(s):
// \freq_cnt[10]~38_combout  = (\freq_cnt[10]~reg0_q  & (\freq_cnt[9]~37  $ (GND))) # (!\freq_cnt[10]~reg0_q  & (!\freq_cnt[9]~37  & VCC))
// \freq_cnt[10]~39  = CARRY((\freq_cnt[10]~reg0_q  & !\freq_cnt[9]~37 ))

	.dataa(gnd),
	.datab(\freq_cnt[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[9]~37 ),
	.combout(\freq_cnt[10]~38_combout ),
	.cout(\freq_cnt[10]~39 ));
// synopsys translate_off
defparam \freq_cnt[10]~38 .lut_mask = 16'hC30C;
defparam \freq_cnt[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \freq_cnt[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[10]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[10]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \freq_cnt[11]~40 (
// Equation(s):
// \freq_cnt[11]~40_combout  = (\freq_cnt[11]~reg0_q  & (!\freq_cnt[10]~39 )) # (!\freq_cnt[11]~reg0_q  & ((\freq_cnt[10]~39 ) # (GND)))
// \freq_cnt[11]~41  = CARRY((!\freq_cnt[10]~39 ) # (!\freq_cnt[11]~reg0_q ))

	.dataa(gnd),
	.datab(\freq_cnt[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[10]~39 ),
	.combout(\freq_cnt[11]~40_combout ),
	.cout(\freq_cnt[11]~41 ));
// synopsys translate_off
defparam \freq_cnt[11]~40 .lut_mask = 16'h3C3F;
defparam \freq_cnt[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \freq_cnt[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[11]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[11]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (!\cnt_500ms[0]~reg0_q  & (!\cnt_500ms[1]~reg0_q  & \cnt_500ms[2]~reg0_q ))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(gnd),
	.datac(\cnt_500ms[1]~reg0_q ),
	.datad(\cnt_500ms[2]~reg0_q ),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h0500;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \freq_data[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Decoder0~2_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[11]~reg0 .is_wysiwyg = "true";
defparam \freq_data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = (\cnt_500ms[1]~reg0_q  & !\cnt_500ms[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cnt_500ms[1]~reg0_q ),
	.datad(\cnt_500ms[2]~reg0_q ),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~0 .lut_mask = 16'h00F0;
defparam \Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \freq_data[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Decoder1~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[15]~reg0 .is_wysiwyg = "true";
defparam \freq_data[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (\freq_cnt[11]~reg0_q  & (!\freq_data[11]~reg0_q  & (\freq_cnt[10]~reg0_q  $ (!\freq_data[15]~reg0_q )))) # (!\freq_cnt[11]~reg0_q  & (\freq_data[11]~reg0_q  & (\freq_cnt[10]~reg0_q  $ (!\freq_data[15]~reg0_q ))))

	.dataa(\freq_cnt[11]~reg0_q ),
	.datab(\freq_data[11]~reg0_q ),
	.datac(\freq_cnt[10]~reg0_q ),
	.datad(\freq_data[15]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = 16'h6006;
defparam \Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (\cnt_500ms[2]~reg0_q  & ((!\cnt_500ms[0]~reg0_q ) # (!\cnt_500ms[1]~reg0_q ))) # (!\cnt_500ms[2]~reg0_q  & (\cnt_500ms[1]~reg0_q ))

	.dataa(\cnt_500ms[2]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = 16'h6E6E;
defparam \WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \freq_data[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[9]~reg0 .is_wysiwyg = "true";
defparam \freq_data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \freq_data~2 (
// Equation(s):
// \freq_data~2_combout  = (!\cnt_500ms[1]~reg0_q  & (\cnt_500ms[0]~reg0_q  $ (\cnt_500ms[2]~reg0_q )))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\freq_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \freq_data~2 .lut_mask = 16'h1212;
defparam \freq_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \freq_data[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_data~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[8]~reg0 .is_wysiwyg = "true";
defparam \freq_data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (\freq_data[9]~reg0_q  & (\freq_cnt[9]~reg0_q  & (\freq_cnt[8]~reg0_q  $ (\freq_data[8]~reg0_q )))) # (!\freq_data[9]~reg0_q  & (!\freq_cnt[9]~reg0_q  & (\freq_cnt[8]~reg0_q  $ (\freq_data[8]~reg0_q ))))

	.dataa(\freq_data[9]~reg0_q ),
	.datab(\freq_cnt[8]~reg0_q ),
	.datac(\freq_data[8]~reg0_q ),
	.datad(\freq_cnt[9]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'h2814;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = \cnt_500ms[0]~reg0_q  $ (((\cnt_500ms[1]~reg0_q  & \cnt_500ms[2]~reg0_q )))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(gnd),
	.datac(\cnt_500ms[1]~reg0_q ),
	.datad(\cnt_500ms[2]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'h5AAA;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \freq_data[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WideOr1~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[14]~reg0 .is_wysiwyg = "true";
defparam \freq_data[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \freq_cnt[12]~42 (
// Equation(s):
// \freq_cnt[12]~42_combout  = (\freq_cnt[12]~reg0_q  & (\freq_cnt[11]~41  $ (GND))) # (!\freq_cnt[12]~reg0_q  & (!\freq_cnt[11]~41  & VCC))
// \freq_cnt[12]~43  = CARRY((\freq_cnt[12]~reg0_q  & !\freq_cnt[11]~41 ))

	.dataa(\freq_cnt[12]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[11]~41 ),
	.combout(\freq_cnt[12]~42_combout ),
	.cout(\freq_cnt[12]~43 ));
// synopsys translate_off
defparam \freq_cnt[12]~42 .lut_mask = 16'hA50A;
defparam \freq_cnt[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \freq_cnt[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[12]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[12]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \freq_cnt[13]~44 (
// Equation(s):
// \freq_cnt[13]~44_combout  = (\freq_cnt[13]~reg0_q  & (!\freq_cnt[12]~43 )) # (!\freq_cnt[13]~reg0_q  & ((\freq_cnt[12]~43 ) # (GND)))
// \freq_cnt[13]~45  = CARRY((!\freq_cnt[12]~43 ) # (!\freq_cnt[13]~reg0_q ))

	.dataa(gnd),
	.datab(\freq_cnt[13]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[12]~43 ),
	.combout(\freq_cnt[13]~44_combout ),
	.cout(\freq_cnt[13]~45 ));
// synopsys translate_off
defparam \freq_cnt[13]~44 .lut_mask = 16'h3C3F;
defparam \freq_cnt[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N9
dffeas \freq_cnt[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[13]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[13]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \freq_cnt[14]~46 (
// Equation(s):
// \freq_cnt[14]~46_combout  = (\freq_cnt[14]~reg0_q  & (\freq_cnt[13]~45  $ (GND))) # (!\freq_cnt[14]~reg0_q  & (!\freq_cnt[13]~45  & VCC))
// \freq_cnt[14]~47  = CARRY((\freq_cnt[14]~reg0_q  & !\freq_cnt[13]~45 ))

	.dataa(\freq_cnt[14]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[13]~45 ),
	.combout(\freq_cnt[14]~46_combout ),
	.cout(\freq_cnt[14]~47 ));
// synopsys translate_off
defparam \freq_cnt[14]~46 .lut_mask = 16'hA50A;
defparam \freq_cnt[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \freq_cnt[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[14]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[14]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \freq_cnt[15]~48 (
// Equation(s):
// \freq_cnt[15]~48_combout  = (\freq_cnt[15]~reg0_q  & (!\freq_cnt[14]~47 )) # (!\freq_cnt[15]~reg0_q  & ((\freq_cnt[14]~47 ) # (GND)))
// \freq_cnt[15]~49  = CARRY((!\freq_cnt[14]~47 ) # (!\freq_cnt[15]~reg0_q ))

	.dataa(\freq_cnt[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[14]~47 ),
	.combout(\freq_cnt[15]~48_combout ),
	.cout(\freq_cnt[15]~49 ));
// synopsys translate_off
defparam \freq_cnt[15]~48 .lut_mask = 16'h5A5F;
defparam \freq_cnt[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \freq_cnt[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[15]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[15]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = (\freq_data[14]~reg0_q  & (!\freq_cnt[14]~reg0_q  & (\freq_cnt[15]~reg0_q  $ (\freq_data[15]~reg0_q )))) # (!\freq_data[14]~reg0_q  & (\freq_cnt[14]~reg0_q  & (\freq_cnt[15]~reg0_q  $ (\freq_data[15]~reg0_q ))))

	.dataa(\freq_data[14]~reg0_q ),
	.datab(\freq_cnt[15]~reg0_q ),
	.datac(\freq_cnt[14]~reg0_q ),
	.datad(\freq_data[15]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~9 .lut_mask = 16'h1248;
defparam \Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (!\cnt_500ms[1]~reg0_q  & ((\cnt_500ms[0]~reg0_q ) # (\cnt_500ms[2]~reg0_q )))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[2]~reg0_q ),
	.datac(\cnt_500ms[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'h0E0E;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \freq_data[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[12]~reg0 .is_wysiwyg = "true";
defparam \freq_data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\cnt_500ms[0]~reg0_q  & (!\cnt_500ms[1]~reg0_q  & !\cnt_500ms[2]~reg0_q )) # (!\cnt_500ms[0]~reg0_q  & (\cnt_500ms[1]~reg0_q ))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'h4646;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \freq_data[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[13]~reg0 .is_wysiwyg = "true";
defparam \freq_data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (\freq_data[12]~reg0_q  & (\freq_cnt[12]~reg0_q  & (\freq_cnt[13]~reg0_q  $ (\freq_data[13]~reg0_q )))) # (!\freq_data[12]~reg0_q  & (!\freq_cnt[12]~reg0_q  & (\freq_cnt[13]~reg0_q  $ (\freq_data[13]~reg0_q ))))

	.dataa(\freq_data[12]~reg0_q ),
	.datab(\freq_cnt[13]~reg0_q ),
	.datac(\freq_data[13]~reg0_q ),
	.datad(\freq_cnt[12]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = 16'h2814;
defparam \Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \Equal2~10 (
// Equation(s):
// \Equal2~10_combout  = (\Equal2~7_combout  & (\Equal2~6_combout  & (\Equal2~9_combout  & \Equal2~8_combout )))

	.dataa(\Equal2~7_combout ),
	.datab(\Equal2~6_combout ),
	.datac(\Equal2~9_combout ),
	.datad(\Equal2~8_combout ),
	.cin(gnd),
	.combout(\Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~10 .lut_mask = 16'h8000;
defparam \Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \freq_cnt[16]~50 (
// Equation(s):
// \freq_cnt[16]~50_combout  = (\freq_cnt[16]~reg0_q  & (\freq_cnt[15]~49  $ (GND))) # (!\freq_cnt[16]~reg0_q  & (!\freq_cnt[15]~49  & VCC))
// \freq_cnt[16]~51  = CARRY((\freq_cnt[16]~reg0_q  & !\freq_cnt[15]~49 ))

	.dataa(gnd),
	.datab(\freq_cnt[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_cnt[15]~49 ),
	.combout(\freq_cnt[16]~50_combout ),
	.cout(\freq_cnt[16]~51 ));
// synopsys translate_off
defparam \freq_cnt[16]~50 .lut_mask = 16'hC30C;
defparam \freq_cnt[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N15
dffeas \freq_cnt[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[16]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[16]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \freq_cnt[17]~52 (
// Equation(s):
// \freq_cnt[17]~52_combout  = \freq_cnt[16]~51  $ (\freq_cnt[17]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\freq_cnt[17]~reg0_q ),
	.cin(\freq_cnt[16]~51 ),
	.combout(\freq_cnt[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \freq_cnt[17]~52 .lut_mask = 16'h0FF0;
defparam \freq_cnt[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \freq_cnt[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[17]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[17]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\cnt_500ms[2]~reg0_q  & ((!\cnt_500ms[1]~reg0_q ) # (!\cnt_500ms[0]~reg0_q )))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[2]~reg0_q ),
	.datac(\cnt_500ms[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h4C4C;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \freq_data[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[17]~reg0 .is_wysiwyg = "true";
defparam \freq_data[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (\freq_cnt[17]~reg0_q  & (!\freq_cnt[16]~reg0_q  & !\freq_data[17]~reg0_q )) # (!\freq_cnt[17]~reg0_q  & (\freq_cnt[16]~reg0_q  & \freq_data[17]~reg0_q ))

	.dataa(gnd),
	.datab(\freq_cnt[17]~reg0_q ),
	.datac(\freq_cnt[16]~reg0_q ),
	.datad(\freq_data[17]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'h300C;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \freq_data~0 (
// Equation(s):
// \freq_data~0_combout  = (\cnt_500ms[0]~reg0_q  & (\cnt_500ms[1]~reg0_q  $ (\cnt_500ms[2]~reg0_q )))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\freq_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_data~0 .lut_mask = 16'h2828;
defparam \freq_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \freq_data[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_data~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[4]~reg0 .is_wysiwyg = "true";
defparam \freq_data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (\freq_cnt[4]~reg0_q  & (!\freq_data[4]~reg0_q  & (\freq_data[13]~reg0_q  $ (\freq_cnt[5]~reg0_q )))) # (!\freq_cnt[4]~reg0_q  & (\freq_data[4]~reg0_q  & (\freq_data[13]~reg0_q  $ (\freq_cnt[5]~reg0_q ))))

	.dataa(\freq_cnt[4]~reg0_q ),
	.datab(\freq_data[13]~reg0_q ),
	.datac(\freq_data[4]~reg0_q ),
	.datad(\freq_cnt[5]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h1248;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (!\cnt_500ms[0]~reg0_q  & ((\cnt_500ms[1]~reg0_q ) # (\cnt_500ms[2]~reg0_q )))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = 16'h5454;
defparam \WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \freq_data[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[3]~reg0 .is_wysiwyg = "true";
defparam \freq_data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (!\cnt_500ms[2]~reg0_q  & ((\cnt_500ms[0]~reg0_q ) # (\cnt_500ms[1]~reg0_q )))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = 16'h0E0E;
defparam \WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \freq_data[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[2]~reg0 .is_wysiwyg = "true";
defparam \freq_data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (\freq_cnt[3]~reg0_q  & (\freq_data[3]~reg0_q  & (\freq_data[2]~reg0_q  $ (\freq_cnt[2]~reg0_q )))) # (!\freq_cnt[3]~reg0_q  & (!\freq_data[3]~reg0_q  & (\freq_data[2]~reg0_q  $ (\freq_cnt[2]~reg0_q ))))

	.dataa(\freq_cnt[3]~reg0_q ),
	.datab(\freq_data[3]~reg0_q ),
	.datac(\freq_data[2]~reg0_q ),
	.datad(\freq_cnt[2]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0990;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \freq_data~1 (
// Equation(s):
// \freq_data~1_combout  = (\cnt_500ms[0]~reg0_q  & (\cnt_500ms[1]~reg0_q  & !\cnt_500ms[2]~reg0_q )) # (!\cnt_500ms[0]~reg0_q  & (!\cnt_500ms[1]~reg0_q  & \cnt_500ms[2]~reg0_q ))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\freq_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \freq_data~1 .lut_mask = 16'h1818;
defparam \freq_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \freq_data[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_data~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[6]~reg0 .is_wysiwyg = "true";
defparam \freq_data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!\cnt_500ms[1]~reg0_q  & \cnt_500ms[0]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cnt_500ms[1]~reg0_q ),
	.datad(\cnt_500ms[0]~reg0_q ),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h0F00;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \freq_data[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Decoder0~1_combout ),
	.asdata(\cnt_500ms[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cnt_500ms[2]~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[7]~reg0 .is_wysiwyg = "true";
defparam \freq_data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (\freq_data[6]~reg0_q  & (!\freq_cnt[6]~reg0_q  & (\freq_data[7]~reg0_q  $ (!\freq_cnt[7]~reg0_q )))) # (!\freq_data[6]~reg0_q  & (\freq_cnt[6]~reg0_q  & (\freq_data[7]~reg0_q  $ (!\freq_cnt[7]~reg0_q ))))

	.dataa(\freq_data[6]~reg0_q ),
	.datab(\freq_cnt[6]~reg0_q ),
	.datac(\freq_data[7]~reg0_q ),
	.datad(\freq_cnt[7]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h6006;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = (\cnt_500ms[0]~reg0_q  & (\cnt_500ms[1]~reg0_q  $ (\cnt_500ms[2]~reg0_q ))) # (!\cnt_500ms[0]~reg0_q  & (\cnt_500ms[1]~reg0_q  & \cnt_500ms[2]~reg0_q ))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr8~0 .lut_mask = 16'h6868;
defparam \WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \freq_data[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[0]~reg0 .is_wysiwyg = "true";
defparam \freq_data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (\cnt_500ms[0]~reg0_q  & (!\cnt_500ms[1]~reg0_q  & \cnt_500ms[2]~reg0_q ))

	.dataa(\cnt_500ms[0]~reg0_q ),
	.datab(\cnt_500ms[1]~reg0_q ),
	.datac(\cnt_500ms[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h2020;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \freq_data[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_data[1]~reg0 .is_wysiwyg = "true";
defparam \freq_data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\freq_data[0]~reg0_q  & (!\freq_cnt[0]~reg0_q  & (\freq_cnt[1]~reg0_q  $ (\freq_data[1]~reg0_q )))) # (!\freq_data[0]~reg0_q  & (\freq_cnt[0]~reg0_q  & (\freq_cnt[1]~reg0_q  $ (\freq_data[1]~reg0_q ))))

	.dataa(\freq_data[0]~reg0_q ),
	.datab(\freq_cnt[1]~reg0_q ),
	.datac(\freq_cnt[0]~reg0_q ),
	.datad(\freq_data[1]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h1248;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~2_combout  & (\Equal2~1_combout  & (\Equal2~3_combout  & \Equal2~0_combout )))

	.dataa(\Equal2~2_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\Equal2~3_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h8000;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = (\Equal0~7_combout ) # ((\Equal2~10_combout  & (\Equal2~5_combout  & \Equal2~4_combout )))

	.dataa(\Equal2~10_combout ),
	.datab(\Equal2~5_combout ),
	.datac(\Equal2~4_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'hFF80;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \freq_cnt[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_cnt[0]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_cnt[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_cnt[0]~reg0 .is_wysiwyg = "true";
defparam \freq_cnt[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = (\freq_cnt[14]~reg0_q  & (!\freq_cnt[13]~reg0_q  & (!\freq_data[14]~reg0_q  & !\freq_data[15]~reg0_q ))) # (!\freq_cnt[14]~reg0_q  & (((!\freq_cnt[13]~reg0_q  & !\freq_data[14]~reg0_q )) # (!\freq_data[15]~reg0_q )))

	.dataa(\freq_cnt[14]~reg0_q ),
	.datab(\freq_cnt[13]~reg0_q ),
	.datac(\freq_data[14]~reg0_q ),
	.datad(\freq_data[15]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~17_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~17 .lut_mask = 16'h0157;
defparam \LessThan0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = (!\freq_cnt[11]~reg0_q  & \freq_data[12]~reg0_q )

	.dataa(\freq_cnt[11]~reg0_q ),
	.datab(gnd),
	.datac(\freq_data[12]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~19_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~19 .lut_mask = 16'h5050;
defparam \LessThan0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = (\freq_cnt[14]~reg0_q  & (!\freq_data[15]~reg0_q  & (\freq_cnt[13]~reg0_q  $ (\freq_data[14]~reg0_q )))) # (!\freq_cnt[14]~reg0_q  & (\freq_data[15]~reg0_q  & (\freq_cnt[13]~reg0_q  $ (\freq_data[14]~reg0_q ))))

	.dataa(\freq_cnt[14]~reg0_q ),
	.datab(\freq_cnt[13]~reg0_q ),
	.datac(\freq_data[15]~reg0_q ),
	.datad(\freq_data[14]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~18_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~18 .lut_mask = 16'h1248;
defparam \LessThan0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = (\LessThan0~18_combout  & ((\freq_cnt[12]~reg0_q  & (!\freq_data[13]~reg0_q  & \LessThan0~19_combout )) # (!\freq_cnt[12]~reg0_q  & ((\LessThan0~19_combout ) # (!\freq_data[13]~reg0_q )))))

	.dataa(\freq_cnt[12]~reg0_q ),
	.datab(\freq_data[13]~reg0_q ),
	.datac(\LessThan0~19_combout ),
	.datad(\LessThan0~18_combout ),
	.cin(gnd),
	.combout(\LessThan0~20_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~20 .lut_mask = 16'h7100;
defparam \LessThan0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = (\freq_cnt[12]~reg0_q  & (!\freq_data[13]~reg0_q  & (\freq_data[12]~reg0_q  $ (!\freq_cnt[11]~reg0_q )))) # (!\freq_cnt[12]~reg0_q  & (\freq_data[13]~reg0_q  & (\freq_data[12]~reg0_q  $ (!\freq_cnt[11]~reg0_q ))))

	.dataa(\freq_cnt[12]~reg0_q ),
	.datab(\freq_data[13]~reg0_q ),
	.datac(\freq_data[12]~reg0_q ),
	.datad(\freq_cnt[11]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h6006;
defparam \LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = (!\freq_cnt[10]~reg0_q  & (!\freq_data[11]~reg0_q  & (\freq_cnt[14]~reg0_q  $ (\freq_data[15]~reg0_q ))))

	.dataa(\freq_cnt[14]~reg0_q ),
	.datab(\freq_cnt[10]~reg0_q ),
	.datac(\freq_data[11]~reg0_q ),
	.datad(\freq_data[15]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~15_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~15 .lut_mask = 16'h0102;
defparam \LessThan0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = (\LessThan0~9_combout  & (\LessThan0~15_combout  & (\freq_cnt[13]~reg0_q  $ (\freq_data[14]~reg0_q ))))

	.dataa(\LessThan0~9_combout ),
	.datab(\freq_cnt[13]~reg0_q ),
	.datac(\LessThan0~15_combout ),
	.datad(\freq_data[14]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~16_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~16 .lut_mask = 16'h2080;
defparam \LessThan0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = (\freq_data[9]~reg0_q  & !\freq_cnt[8]~reg0_q )

	.dataa(gnd),
	.datab(\freq_data[9]~reg0_q ),
	.datac(\freq_cnt[8]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~13_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~13 .lut_mask = 16'h0C0C;
defparam \LessThan0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (\freq_cnt[14]~reg0_q  & (!\freq_data[15]~reg0_q  & (\freq_data[11]~reg0_q  $ (\freq_cnt[10]~reg0_q )))) # (!\freq_cnt[14]~reg0_q  & (\freq_data[15]~reg0_q  & (\freq_data[11]~reg0_q  $ (\freq_cnt[10]~reg0_q ))))

	.dataa(\freq_cnt[14]~reg0_q ),
	.datab(\freq_data[11]~reg0_q ),
	.datac(\freq_cnt[10]~reg0_q ),
	.datad(\freq_data[15]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = 16'h1428;
defparam \LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = (\LessThan0~9_combout  & (\LessThan0~8_combout  & (\freq_data[14]~reg0_q  $ (\freq_cnt[13]~reg0_q ))))

	.dataa(\freq_data[14]~reg0_q ),
	.datab(\freq_cnt[13]~reg0_q ),
	.datac(\LessThan0~9_combout ),
	.datad(\LessThan0~8_combout ),
	.cin(gnd),
	.combout(\LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~10 .lut_mask = 16'h6000;
defparam \LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = (\LessThan0~10_combout  & ((\freq_data[15]~reg0_q  & ((\LessThan0~13_combout ) # (!\freq_cnt[9]~reg0_q ))) # (!\freq_data[15]~reg0_q  & (\LessThan0~13_combout  & !\freq_cnt[9]~reg0_q ))))

	.dataa(\freq_data[15]~reg0_q ),
	.datab(\LessThan0~13_combout ),
	.datac(\freq_cnt[9]~reg0_q ),
	.datad(\LessThan0~10_combout ),
	.cin(gnd),
	.combout(\LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~14 .lut_mask = 16'h8E00;
defparam \LessThan0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \LessThan0~21 (
// Equation(s):
// \LessThan0~21_combout  = (\LessThan0~17_combout ) # ((\LessThan0~20_combout ) # ((\LessThan0~16_combout ) # (\LessThan0~14_combout )))

	.dataa(\LessThan0~17_combout ),
	.datab(\LessThan0~20_combout ),
	.datac(\LessThan0~16_combout ),
	.datad(\LessThan0~14_combout ),
	.cin(gnd),
	.combout(\LessThan0~21_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~21 .lut_mask = 16'hFFFE;
defparam \LessThan0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = (\LessThan0~10_combout  & (\freq_data[15]~reg0_q  $ (!\freq_cnt[9]~reg0_q )))

	.dataa(\freq_data[15]~reg0_q ),
	.datab(gnd),
	.datac(\freq_cnt[9]~reg0_q ),
	.datad(\LessThan0~10_combout ),
	.cin(gnd),
	.combout(\LessThan0~11_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~11 .lut_mask = 16'hA500;
defparam \LessThan0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (\freq_data[2]~reg0_q  & (!\freq_data[1]~reg0_q  & (!\freq_cnt[0]~reg0_q  & !\freq_cnt[1]~reg0_q ))) # (!\freq_data[2]~reg0_q  & (((!\freq_data[1]~reg0_q  & !\freq_cnt[0]~reg0_q )) # (!\freq_cnt[1]~reg0_q )))

	.dataa(\freq_data[1]~reg0_q ),
	.datab(\freq_cnt[0]~reg0_q ),
	.datac(\freq_data[2]~reg0_q ),
	.datad(\freq_cnt[1]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h011F;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\freq_data[3]~reg0_q  & ((\LessThan0~2_combout ) # (!\freq_cnt[2]~reg0_q ))) # (!\freq_data[3]~reg0_q  & (\LessThan0~2_combout  & !\freq_cnt[2]~reg0_q ))

	.dataa(gnd),
	.datab(\freq_data[3]~reg0_q ),
	.datac(\LessThan0~2_combout ),
	.datad(\freq_cnt[2]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hC0FC;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\freq_data[4]~reg0_q  & ((\freq_cnt[3]~reg0_q ) # (!\LessThan0~3_combout ))) # (!\freq_data[4]~reg0_q  & (\freq_cnt[3]~reg0_q  & !\LessThan0~3_combout ))

	.dataa(\freq_data[4]~reg0_q ),
	.datab(gnd),
	.datac(\freq_cnt[3]~reg0_q ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'hA0FA;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \LessThan0~22 (
// Equation(s):
// \LessThan0~22_combout  = (\freq_data[13]~reg0_q  & ((\freq_cnt[4]~reg0_q ) # (\LessThan0~4_combout ))) # (!\freq_data[13]~reg0_q  & (\freq_cnt[4]~reg0_q  & \LessThan0~4_combout ))

	.dataa(gnd),
	.datab(\freq_data[13]~reg0_q ),
	.datac(\freq_cnt[4]~reg0_q ),
	.datad(\LessThan0~4_combout ),
	.cin(gnd),
	.combout(\LessThan0~22_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~22 .lut_mask = 16'hFCC0;
defparam \LessThan0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (\freq_data[6]~reg0_q  & ((\freq_cnt[5]~reg0_q ) # (\LessThan0~22_combout ))) # (!\freq_data[6]~reg0_q  & (\freq_cnt[5]~reg0_q  & \LessThan0~22_combout ))

	.dataa(gnd),
	.datab(\freq_data[6]~reg0_q ),
	.datac(\freq_cnt[5]~reg0_q ),
	.datad(\LessThan0~22_combout ),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'hFCC0;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (\freq_data[7]~reg0_q  & (\freq_cnt[6]~reg0_q  & \LessThan0~5_combout )) # (!\freq_data[7]~reg0_q  & ((\freq_cnt[6]~reg0_q ) # (\LessThan0~5_combout )))

	.dataa(\freq_data[7]~reg0_q ),
	.datab(gnd),
	.datac(\freq_cnt[6]~reg0_q ),
	.datad(\LessThan0~5_combout ),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'hF550;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (\freq_data[8]~reg0_q  & (!\LessThan0~6_combout  & !\freq_cnt[7]~reg0_q )) # (!\freq_data[8]~reg0_q  & ((!\freq_cnt[7]~reg0_q ) # (!\LessThan0~6_combout )))

	.dataa(\freq_data[8]~reg0_q ),
	.datab(gnd),
	.datac(\LessThan0~6_combout ),
	.datad(\freq_cnt[7]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h055F;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = (\LessThan0~11_combout  & (\LessThan0~7_combout  & (\freq_data[9]~reg0_q  $ (!\freq_cnt[8]~reg0_q ))))

	.dataa(\freq_data[9]~reg0_q ),
	.datab(\freq_cnt[8]~reg0_q ),
	.datac(\LessThan0~11_combout ),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\LessThan0~12_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~12 .lut_mask = 16'h9000;
defparam \LessThan0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_combout  = (\freq_cnt[15]~reg0_q  & (!\freq_cnt[16]~reg0_q  & ((\LessThan0~21_combout ) # (\LessThan0~12_combout )))) # (!\freq_cnt[15]~reg0_q  & (((\LessThan0~21_combout ) # (\LessThan0~12_combout )) # (!\freq_cnt[16]~reg0_q )))

	.dataa(\freq_cnt[15]~reg0_q ),
	.datab(\freq_cnt[16]~reg0_q ),
	.datac(\LessThan0~21_combout ),
	.datad(\LessThan0~12_combout ),
	.cin(gnd),
	.combout(\LessThan0~23_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~23 .lut_mask = 16'h7771;
defparam \LessThan0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \LessThan0~24 (
// Equation(s):
// \LessThan0~24_combout  = (\freq_cnt[17]~reg0_q ) # ((\freq_data[17]~reg0_q  & ((\freq_cnt[16]~reg0_q ) # (!\LessThan0~23_combout ))) # (!\freq_data[17]~reg0_q  & (\freq_cnt[16]~reg0_q  & !\LessThan0~23_combout )))

	.dataa(\freq_data[17]~reg0_q ),
	.datab(\freq_cnt[17]~reg0_q ),
	.datac(\freq_cnt[16]~reg0_q ),
	.datad(\LessThan0~23_combout ),
	.cin(gnd),
	.combout(\LessThan0~24_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~24 .lut_mask = 16'hECFE;
defparam \LessThan0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N21
dffeas \beep~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LessThan0~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \beep~reg0 .is_wysiwyg = "true";
defparam \beep~reg0 .power_up = "low";
// synopsys translate_on

assign cnt[0] = \cnt[0]~output_o ;

assign cnt[1] = \cnt[1]~output_o ;

assign cnt[2] = \cnt[2]~output_o ;

assign cnt[3] = \cnt[3]~output_o ;

assign cnt[4] = \cnt[4]~output_o ;

assign cnt[5] = \cnt[5]~output_o ;

assign cnt[6] = \cnt[6]~output_o ;

assign cnt[7] = \cnt[7]~output_o ;

assign cnt[8] = \cnt[8]~output_o ;

assign cnt[9] = \cnt[9]~output_o ;

assign cnt[10] = \cnt[10]~output_o ;

assign cnt[11] = \cnt[11]~output_o ;

assign cnt[12] = \cnt[12]~output_o ;

assign cnt[13] = \cnt[13]~output_o ;

assign cnt[14] = \cnt[14]~output_o ;

assign cnt[15] = \cnt[15]~output_o ;

assign cnt[16] = \cnt[16]~output_o ;

assign cnt[17] = \cnt[17]~output_o ;

assign cnt[18] = \cnt[18]~output_o ;

assign cnt[19] = \cnt[19]~output_o ;

assign cnt[20] = \cnt[20]~output_o ;

assign cnt[21] = \cnt[21]~output_o ;

assign cnt[22] = \cnt[22]~output_o ;

assign cnt[23] = \cnt[23]~output_o ;

assign cnt[24] = \cnt[24]~output_o ;

assign cnt_500ms[0] = \cnt_500ms[0]~output_o ;

assign cnt_500ms[1] = \cnt_500ms[1]~output_o ;

assign cnt_500ms[2] = \cnt_500ms[2]~output_o ;

assign freq_cnt[0] = \freq_cnt[0]~output_o ;

assign freq_cnt[1] = \freq_cnt[1]~output_o ;

assign freq_cnt[2] = \freq_cnt[2]~output_o ;

assign freq_cnt[3] = \freq_cnt[3]~output_o ;

assign freq_cnt[4] = \freq_cnt[4]~output_o ;

assign freq_cnt[5] = \freq_cnt[5]~output_o ;

assign freq_cnt[6] = \freq_cnt[6]~output_o ;

assign freq_cnt[7] = \freq_cnt[7]~output_o ;

assign freq_cnt[8] = \freq_cnt[8]~output_o ;

assign freq_cnt[9] = \freq_cnt[9]~output_o ;

assign freq_cnt[10] = \freq_cnt[10]~output_o ;

assign freq_cnt[11] = \freq_cnt[11]~output_o ;

assign freq_cnt[12] = \freq_cnt[12]~output_o ;

assign freq_cnt[13] = \freq_cnt[13]~output_o ;

assign freq_cnt[14] = \freq_cnt[14]~output_o ;

assign freq_cnt[15] = \freq_cnt[15]~output_o ;

assign freq_cnt[16] = \freq_cnt[16]~output_o ;

assign freq_cnt[17] = \freq_cnt[17]~output_o ;

assign freq_data[0] = \freq_data[0]~output_o ;

assign freq_data[1] = \freq_data[1]~output_o ;

assign freq_data[2] = \freq_data[2]~output_o ;

assign freq_data[3] = \freq_data[3]~output_o ;

assign freq_data[4] = \freq_data[4]~output_o ;

assign freq_data[5] = \freq_data[5]~output_o ;

assign freq_data[6] = \freq_data[6]~output_o ;

assign freq_data[7] = \freq_data[7]~output_o ;

assign freq_data[8] = \freq_data[8]~output_o ;

assign freq_data[9] = \freq_data[9]~output_o ;

assign freq_data[10] = \freq_data[10]~output_o ;

assign freq_data[11] = \freq_data[11]~output_o ;

assign freq_data[12] = \freq_data[12]~output_o ;

assign freq_data[13] = \freq_data[13]~output_o ;

assign freq_data[14] = \freq_data[14]~output_o ;

assign freq_data[15] = \freq_data[15]~output_o ;

assign freq_data[16] = \freq_data[16]~output_o ;

assign freq_data[17] = \freq_data[17]~output_o ;

assign beep = \beep~output_o ;

endmodule
